
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Mon Sep 08 22:00:34 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.09 seconds. CPU system time: 1.35 seconds. Elapsed time: 10.97 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,492 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 273,357 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91,322 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90,392 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 25, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 1, 25, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 25 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 25 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 83 seconds. CPU system time: 1.45 seconds. Elapsed time: 87.85 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.543 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.583 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>4'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>'... converting 1201 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>'... converting 2401 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1, 3>' (firmware/hls_dummy.cpp:134:69)...1175 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2, 3>' (firmware/hls_dummy.cpp:134:24)...2350 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.78 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.9 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 31.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 31.25 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 25>4' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,2,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.891 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 128.46 seconds. CPU system time: 0.14 seconds. Elapsed time: 128.82 seconds; current allocated memory: 2.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 48.02 seconds. CPU system time: 0.12 seconds. Elapsed time: 48.18 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 130.18 seconds. CPU system time: 0.37 seconds. Elapsed time: 130.77 seconds; current allocated memory: 2.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 54.42 seconds. CPU system time: 0.12 seconds. Elapsed time: 54.57 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.84 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.11 seconds; current allocated memory: 2.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.84 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' is 19486 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 1225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.9 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.79 seconds; current allocated memory: 2.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s' is 18475 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_12ns_26ns_26_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13s_26_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 69.71 seconds. CPU system time: 3.37 seconds. Elapsed time: 73.57 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 57.09 seconds. CPU system time: 3.33 seconds. Elapsed time: 60.53 seconds; current allocated memory: 3.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_40_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_41_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_42_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_43_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_44_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_45_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_46_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_47_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_48_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_49_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.33 seconds. Elapsed time: 12.47 seconds; current allocated memory: 3.231 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 62.52 seconds. CPU system time: 0.48 seconds. Elapsed time: 63.19 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.96 seconds. CPU system time: 0.21 seconds. Elapsed time: 8.17 seconds; current allocated memory: 3.429 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 282.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 725.95 seconds. CPU system time: 12.49 seconds. Elapsed time: 760.87 seconds; current allocated memory: 1.980 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h12m40s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.816 ; gain = 114.023 ; free physical = 686471 ; free virtual = 959964
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1047565
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2877.555 ; gain = 444.742 ; free physical = 685183 ; free virtual = 958677
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6640]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6641]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6642]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6643]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6644]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6645]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6646]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6647]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6648]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6649]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6650]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6651]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6652]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6653]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6654]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6655]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6656]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6657]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6658]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6659]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6660]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6661]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6662]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6663]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6664]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6665]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6666]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6667]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6668]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6669]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6670]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6671]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6672]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6673]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6674]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6675]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6676]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6677]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6678]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6679]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6680]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6681]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6682]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6683]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6684]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6685]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6686]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6687]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6688]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6689]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6690]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6691]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6692]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6693]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6694]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6695]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6696]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6697]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6698]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6699]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6700]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6701]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6702]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6703]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6704]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6705]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6706]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6707]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6708]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6709]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6710]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6711]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6712]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6713]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6714]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6715]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6716]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6717]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6718]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6719]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:6720]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_13s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3517.617 ; gain = 1084.805 ; free physical = 685283 ; free virtual = 958788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3517.617 ; gain = 1084.805 ; free physical = 685330 ; free virtual = 958835
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 4512.531 ; gain = 2079.719 ; free physical = 673628 ; free virtual = 947145
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 375   
	   3 Input   16 Bit       Adders := 350   
	  11 Input   16 Bit       Adders := 50    
	  13 Input   16 Bit       Adders := 25    
	   2 Input    6 Bit       Adders := 2400  
	   3 Input    5 Bit       Adders := 2400  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1200  
	   4 Input    4 Bit       Adders := 1200  
	   2 Input    2 Bit       Adders := 400   
+---XORs : 
	   2 Input      1 Bit         XORs := 301   
+---Registers : 
	               26 Bit    Registers := 4     
	               16 Bit    Registers := 1951  
	               15 Bit    Registers := 2650  
	               12 Bit    Registers := 26    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 476   
	                2 Bit    Registers := 200   
	                1 Bit    Registers := 2409  
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1966  
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 225   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 298   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 203   
	   2 Input    1 Bit        Muxes := 845   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U857/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U857/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U857/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U858/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U858/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U858/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U565/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U565/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U564/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U564/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U566/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U566/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U560/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U560/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U559/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U559/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP select_ln134_1066_reg_135825_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_1066_reg_135825_reg is absorbed into DSP select_ln134_1066_reg_135825_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP select_ln134_1066_reg_135825_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U513/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U513/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U513/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U514/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U514/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U514/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U382/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1027/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1027/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1027/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1029/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1029/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1029/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U611/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U611/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U610/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U610/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U612/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U612/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U490/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U490/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U490/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U491/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U491/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U491/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U451/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U451/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U972/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U972/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U972/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U973/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U973/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U860/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U860/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U860/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U859/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U859/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U859/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U862/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U862/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U862/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U855/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U855/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U855/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U854/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U854/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U854/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U880/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U880/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U880/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U881/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U881/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U881/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U808/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U808/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U809/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U809/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1004/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1004/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1004/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1006/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1006/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1006/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U820/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U820/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U820/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U822/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U822/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U822/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1016/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1016/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1016/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U832/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U832/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U832/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U726/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U726/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U726/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U725/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U725/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U725/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U727/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U727/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U727/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U542/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U542/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U541/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U541/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U543/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U543/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U561/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U561/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U843/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U843/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U843/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U845/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U845/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U845/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U815/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U815/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U815/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U813/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U813/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U813/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U816/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U816/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U816/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U864/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U864/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U864/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U865/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U865/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U865/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U588/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U588/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U587/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U587/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U589/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U589/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U886/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U886/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U886/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U887/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U887/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U887/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U888/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U888/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U888/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U949/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U949/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U950/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U950/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U950/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U749/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U749/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U749/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U748/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U748/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U748/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U750/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U750/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U750/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U838/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U838/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U838/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U836/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U836/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U836/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U839/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U839/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U839/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U883/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U883/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U883/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U882/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U882/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U882/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U885/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U885/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U885/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U473/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U473/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U473/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U472/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U472/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U472/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U474/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U474/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U474/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U751/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U751/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U751/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U753/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U753/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U753/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U844/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U844/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U844/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U833/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U833/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U833/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U834/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U834/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U834/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U835/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U835/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U835/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U828/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U828/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U828/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U830/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U830/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U830/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U831/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U831/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U831/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U476/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U476/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U476/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U475/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U475/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U475/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U477/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U477/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U477/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U466/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U466/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U466/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U467/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U467/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U467/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U468/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U468/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U468/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U460/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U460/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U460/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U463/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U463/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U463/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U465/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U465/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U465/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U464/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U464/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U464/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U879/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U879/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U879/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U876/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U876/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U876/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U454/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U444/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U856/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U856/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U856/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U853/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U853/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U853/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U715/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U715/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U715/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1015/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1015/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1015/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U539/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U539/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U538/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U538/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U538/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U540/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U540/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U728/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U728/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U728/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U730/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U730/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U730/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U821/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U821/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U821/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U810/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U810/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U810/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U805/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U805/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U591/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U591/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U581/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U581/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U582/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U582/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U583/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U583/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U570/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U570/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U571/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U571/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U575/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U575/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U577/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U577/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U577/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U580/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U580/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U578/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U578/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U568/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U568/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U568/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U567/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U567/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U569/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U569/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U569/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U552/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U552/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U562/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U562/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U563/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U563/tmp_product.
DSP Report: Generating DSP tmp_592_reg_138474_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_592_reg_138474_reg is absorbed into DSP tmp_592_reg_138474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1981/tmp_product is absorbed into DSP tmp_592_reg_138474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1141_reg_138479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_132989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_33_reg_132989_reg is absorbed into DSP tmp_33_reg_132989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1422/tmp_product is absorbed into DSP tmp_33_reg_132989_reg.
DSP Report: Generating DSP tmp_591_reg_138464_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_591_reg_138464_reg is absorbed into DSP tmp_591_reg_138464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1980/tmp_product is absorbed into DSP tmp_591_reg_138464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1139_reg_138469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_97_reg_133154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2063/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_586_reg_138414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_586_reg_138414_reg is absorbed into DSP tmp_586_reg_138414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1975/tmp_product is absorbed into DSP tmp_586_reg_138414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1129_reg_138419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_575_reg_138304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_575_reg_138304_reg is absorbed into DSP tmp_575_reg_138304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1964/tmp_product is absorbed into DSP tmp_575_reg_138304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1107_reg_138309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_564_reg_138199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_564_reg_138199_reg is absorbed into DSP tmp_564_reg_138199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1953/tmp_product is absorbed into DSP tmp_564_reg_138199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1087_reg_138204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_563_reg_138189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_563_reg_138189_reg is absorbed into DSP tmp_563_reg_138189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1952/tmp_product is absorbed into DSP tmp_563_reg_138189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1085_reg_138194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_560_reg_138159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_560_reg_138159_reg is absorbed into DSP tmp_560_reg_138159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1949/tmp_product is absorbed into DSP tmp_560_reg_138159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_294_reg_135549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_294_reg_135549_reg is absorbed into DSP tmp_294_reg_135549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1683/tmp_product is absorbed into DSP tmp_294_reg_135549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_567_reg_135554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_559_reg_138149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_559_reg_138149_reg is absorbed into DSP tmp_559_reg_138149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1948/tmp_product is absorbed into DSP tmp_559_reg_138149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_126_reg_133904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_126_reg_133904_reg is absorbed into DSP tmp_126_reg_133904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1515/tmp_product is absorbed into DSP tmp_126_reg_133904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_245_reg_133909_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_554_reg_138099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_554_reg_138099_reg is absorbed into DSP tmp_554_reg_138099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1943/tmp_product is absorbed into DSP tmp_554_reg_138099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_276_reg_135374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_276_reg_135374_reg is absorbed into DSP tmp_276_reg_135374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1665/tmp_product is absorbed into DSP tmp_276_reg_135374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_533_reg_135379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_550_reg_138059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_550_reg_138059_reg is absorbed into DSP tmp_550_reg_138059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1939/tmp_product is absorbed into DSP tmp_550_reg_138059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1059_reg_138064_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_390_reg_136489_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_390_reg_136489_reg is absorbed into DSP tmp_390_reg_136489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1779/tmp_product is absorbed into DSP tmp_390_reg_136489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_751_reg_136494_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_388_reg_136474_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_388_reg_136474_reg is absorbed into DSP tmp_388_reg_136474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1777/tmp_product is absorbed into DSP tmp_388_reg_136474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_749_reg_136479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_391_reg_136499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_391_reg_136499_reg is absorbed into DSP tmp_391_reg_136499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1780/tmp_product is absorbed into DSP tmp_391_reg_136499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_753_reg_136504_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_215_reg_134774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_215_reg_134774_reg is absorbed into DSP tmp_215_reg_134774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1604/tmp_product is absorbed into DSP tmp_215_reg_134774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_415_reg_134779_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_214_reg_134764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_214_reg_134764_reg is absorbed into DSP tmp_214_reg_134764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1603/tmp_product is absorbed into DSP tmp_214_reg_134764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_413_reg_134769_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_481_reg_135114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_278_reg_135394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_278_reg_135394_reg is absorbed into DSP tmp_278_reg_135394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1667/tmp_product is absorbed into DSP tmp_278_reg_135394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_537_reg_135399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_467_reg_137249_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_467_reg_137249_reg is absorbed into DSP tmp_467_reg_137249_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1856/tmp_product is absorbed into DSP tmp_467_reg_137249_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2481/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_865_reg_137074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_450_reg_137079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_450_reg_137079_reg is absorbed into DSP tmp_450_reg_137079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1839/tmp_product is absorbed into DSP tmp_450_reg_137079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_867_reg_137084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_133089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_43_reg_133089_reg is absorbed into DSP tmp_43_reg_133089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1432/tmp_product is absorbed into DSP tmp_43_reg_133089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_85_reg_133094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2057/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_133079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_42_reg_133079_reg is absorbed into DSP tmp_42_reg_133079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1431/tmp_product is absorbed into DSP tmp_42_reg_133079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_83_reg_133084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2056/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_44_reg_133099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_44_reg_133099_reg is absorbed into DSP tmp_44_reg_133099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1433/tmp_product is absorbed into DSP tmp_44_reg_133099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_87_reg_133104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2058/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_290_reg_135509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_290_reg_135509_reg is absorbed into DSP tmp_290_reg_135509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1679/tmp_product is absorbed into DSP tmp_290_reg_135509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_559_reg_135514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1015_reg_137839_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1013_reg_137829_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1017_reg_137849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_539_reg_137954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_539_reg_137954_reg is absorbed into DSP tmp_539_reg_137954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1928/tmp_product is absorbed into DSP tmp_539_reg_137954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1039_reg_137959_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_538_reg_137944_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_538_reg_137944_reg is absorbed into DSP tmp_538_reg_137944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1927/tmp_product is absorbed into DSP tmp_538_reg_137944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1037_reg_137949_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_540_reg_137964_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_540_reg_137964_reg is absorbed into DSP tmp_540_reg_137964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1929/tmp_product is absorbed into DSP tmp_540_reg_137964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1041_reg_137969_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_439_reg_136974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_439_reg_136974_reg is absorbed into DSP tmp_439_reg_136974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1828/tmp_product is absorbed into DSP tmp_439_reg_136974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_847_reg_136979_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_438_reg_136964_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_438_reg_136964_reg is absorbed into DSP tmp_438_reg_136964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1827/tmp_product is absorbed into DSP tmp_438_reg_136964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_845_reg_136969_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_440_reg_136984_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_440_reg_136984_reg is absorbed into DSP tmp_440_reg_136984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1829/tmp_product is absorbed into DSP tmp_440_reg_136984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_849_reg_136989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_517_reg_137739_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_517_reg_137739_reg is absorbed into DSP tmp_517_reg_137739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1906/tmp_product is absorbed into DSP tmp_517_reg_137739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_997_reg_137744_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_516_reg_137729_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_516_reg_137729_reg is absorbed into DSP tmp_516_reg_137729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1905/tmp_product is absorbed into DSP tmp_516_reg_137729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_995_reg_137734_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_510_reg_137669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_510_reg_137669_reg is absorbed into DSP tmp_510_reg_137669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1899/tmp_product is absorbed into DSP tmp_510_reg_137669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_509_reg_137659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_509_reg_137659_reg is absorbed into DSP tmp_509_reg_137659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1898/tmp_product is absorbed into DSP tmp_509_reg_137659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_496_reg_137529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_496_reg_137529_reg is absorbed into DSP tmp_496_reg_137529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1885/tmp_product is absorbed into DSP tmp_496_reg_137529_reg.
DSP Report: Generating DSP tmp_504_reg_137609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_504_reg_137609_reg is absorbed into DSP tmp_504_reg_137609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1893/tmp_product is absorbed into DSP tmp_504_reg_137609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_605_reg_138599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_605_reg_138599_reg is absorbed into DSP tmp_605_reg_138599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1994/tmp_product is absorbed into DSP tmp_605_reg_138599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1165_reg_138604_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_291_reg_135519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_291_reg_135519_reg is absorbed into DSP tmp_291_reg_135519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1680/tmp_product is absorbed into DSP tmp_291_reg_135519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_561_reg_135524_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_494_reg_137509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_494_reg_137509_reg is absorbed into DSP tmp_494_reg_137509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1883/tmp_product is absorbed into DSP tmp_494_reg_137509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_951_reg_137514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_607_reg_138619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_607_reg_138619_reg is absorbed into DSP tmp_607_reg_138619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1996/tmp_product is absorbed into DSP tmp_607_reg_138619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_490_reg_137474_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_490_reg_137474_reg is absorbed into DSP tmp_490_reg_137474_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1879/tmp_product is absorbed into DSP tmp_490_reg_137474_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_945_reg_137479_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_489_reg_137464_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_489_reg_137464_reg is absorbed into DSP tmp_489_reg_137464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1878/tmp_product is absorbed into DSP tmp_489_reg_137464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_943_reg_137469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_525_reg_137814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_525_reg_137814_reg is absorbed into DSP tmp_525_reg_137814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1914/tmp_product is absorbed into DSP tmp_525_reg_137814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1011_reg_137819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_484_reg_137414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_484_reg_137414_reg is absorbed into DSP tmp_484_reg_137414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1873/tmp_product is absorbed into DSP tmp_484_reg_137414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_146_reg_134099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_146_reg_134099_reg is absorbed into DSP tmp_146_reg_134099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1535/tmp_product is absorbed into DSP tmp_146_reg_134099_reg.
DSP Report: Generating DSP tmp_609_reg_138639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_609_reg_138639_reg is absorbed into DSP tmp_609_reg_138639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1998/tmp_product is absorbed into DSP tmp_609_reg_138639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_482_reg_137394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_482_reg_137394_reg is absorbed into DSP tmp_482_reg_137394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1871/tmp_product is absorbed into DSP tmp_482_reg_137394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_133029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_133029_reg is absorbed into DSP tmp_37_reg_133029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1426/tmp_product is absorbed into DSP tmp_37_reg_133029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_73_reg_133034_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2051/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_479_reg_137364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_479_reg_137364_reg is absorbed into DSP tmp_479_reg_137364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1868/tmp_product is absorbed into DSP tmp_479_reg_137364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_371_reg_136304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_371_reg_136304_reg is absorbed into DSP tmp_371_reg_136304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1760/tmp_product is absorbed into DSP tmp_371_reg_136304_reg.
DSP Report: Generating DSP tmp_612_reg_138669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_612_reg_138669_reg is absorbed into DSP tmp_612_reg_138669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2001/tmp_product is absorbed into DSP tmp_612_reg_138669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1179_reg_138674_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_615_reg_138699_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_615_reg_138699_reg is absorbed into DSP tmp_615_reg_138699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2004/tmp_product is absorbed into DSP tmp_615_reg_138699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1185_reg_138704_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_616_reg_138709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_616_reg_138709_reg is absorbed into DSP tmp_616_reg_138709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2005/tmp_product is absorbed into DSP tmp_616_reg_138709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1187_reg_138714_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_542_reg_137984_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_542_reg_137984_reg is absorbed into DSP tmp_542_reg_137984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1931/tmp_product is absorbed into DSP tmp_542_reg_137984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1045_reg_137989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_541_reg_137974_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_541_reg_137974_reg is absorbed into DSP tmp_541_reg_137974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1930/tmp_product is absorbed into DSP tmp_541_reg_137974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1043_reg_137979_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_543_reg_137994_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_543_reg_137994_reg is absorbed into DSP tmp_543_reg_137994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1932/tmp_product is absorbed into DSP tmp_543_reg_137994_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1047_reg_137999_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_455_reg_137129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_455_reg_137129_reg is absorbed into DSP tmp_455_reg_137129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1844/tmp_product is absorbed into DSP tmp_455_reg_137129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_877_reg_137134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_606_reg_138609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_606_reg_138609_reg is absorbed into DSP tmp_606_reg_138609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1995/tmp_product is absorbed into DSP tmp_606_reg_138609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1167_reg_138614_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_456_reg_137139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_456_reg_137139_reg is absorbed into DSP tmp_456_reg_137139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1845/tmp_product is absorbed into DSP tmp_456_reg_137139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_879_reg_137144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_125_reg_133894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_125_reg_133894_reg is absorbed into DSP tmp_125_reg_133894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1514/tmp_product is absorbed into DSP tmp_125_reg_133894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_243_reg_133899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_444_reg_137019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_444_reg_137019_reg is absorbed into DSP tmp_444_reg_137019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1833/tmp_product is absorbed into DSP tmp_444_reg_137019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_855_reg_137024_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_442_reg_136999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_442_reg_136999_reg is absorbed into DSP tmp_442_reg_136999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1831/tmp_product is absorbed into DSP tmp_442_reg_136999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_851_reg_137004_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_433_reg_136914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_433_reg_136914_reg is absorbed into DSP tmp_433_reg_136914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1822/tmp_product is absorbed into DSP tmp_433_reg_136914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_835_reg_136919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_430_reg_136884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_430_reg_136884_reg is absorbed into DSP tmp_430_reg_136884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1819/tmp_product is absorbed into DSP tmp_430_reg_136884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_829_reg_136889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_296_reg_135569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_135569_reg is absorbed into DSP tmp_296_reg_135569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1685/tmp_product is absorbed into DSP tmp_296_reg_135569_reg.
DSP Report: Generating DSP tmp_300_reg_135609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_300_reg_135609_reg is absorbed into DSP tmp_300_reg_135609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1689/tmp_product is absorbed into DSP tmp_300_reg_135609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_579_reg_135614_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_425_reg_136834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_425_reg_136834_reg is absorbed into DSP tmp_425_reg_136834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1814/tmp_product is absorbed into DSP tmp_425_reg_136834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_819_reg_136839_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_128_reg_133924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_128_reg_133924_reg is absorbed into DSP tmp_128_reg_133924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1517/tmp_product is absorbed into DSP tmp_128_reg_133924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_249_reg_133929_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_413_reg_136719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_413_reg_136719_reg is absorbed into DSP tmp_413_reg_136719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1802/tmp_product is absorbed into DSP tmp_413_reg_136719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_797_reg_136724_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_406_reg_136649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_406_reg_136649_reg is absorbed into DSP tmp_406_reg_136649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1795/tmp_product is absorbed into DSP tmp_406_reg_136649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_783_reg_136654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_403_reg_136619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_403_reg_136619_reg is absorbed into DSP tmp_403_reg_136619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1792/tmp_product is absorbed into DSP tmp_403_reg_136619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_777_reg_136624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_218_reg_134804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_218_reg_134804_reg is absorbed into DSP tmp_218_reg_134804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1607/tmp_product is absorbed into DSP tmp_218_reg_134804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_421_reg_134809_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_217_reg_134794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_134794_reg is absorbed into DSP tmp_217_reg_134794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1606/tmp_product is absorbed into DSP tmp_217_reg_134794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_419_reg_134799_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_219_reg_134814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_134814_reg is absorbed into DSP tmp_219_reg_134814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1608/tmp_product is absorbed into DSP tmp_219_reg_134814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_423_reg_134819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_392_reg_136509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_392_reg_136509_reg is absorbed into DSP tmp_392_reg_136509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1781/tmp_product is absorbed into DSP tmp_392_reg_136509_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_755_reg_136514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_427_reg_136854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_427_reg_136854_reg is absorbed into DSP tmp_427_reg_136854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1816/tmp_product is absorbed into DSP tmp_427_reg_136854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_823_reg_136859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_426_reg_136844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_426_reg_136844_reg is absorbed into DSP tmp_426_reg_136844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1815/tmp_product is absorbed into DSP tmp_426_reg_136844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_821_reg_136849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_428_reg_136864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_428_reg_136864_reg is absorbed into DSP tmp_428_reg_136864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1817/tmp_product is absorbed into DSP tmp_428_reg_136864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_825_reg_136869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_132754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_9_reg_132754_reg is absorbed into DSP tmp_9_reg_132754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1398/tmp_product is absorbed into DSP tmp_9_reg_132754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_19_reg_132759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2023/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_346_reg_136059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_346_reg_136059_reg is absorbed into DSP tmp_346_reg_136059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1735/tmp_product is absorbed into DSP tmp_346_reg_136059_reg.
DSP Report: Generating DSP tmp_301_reg_135619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_reg_135619_reg is absorbed into DSP tmp_301_reg_135619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1690/tmp_product is absorbed into DSP tmp_301_reg_135619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_581_reg_135624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_383_reg_136424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_383_reg_136424_reg is absorbed into DSP tmp_383_reg_136424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1772/tmp_product is absorbed into DSP tmp_383_reg_136424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_739_reg_136429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_315_reg_135754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_315_reg_135754_reg is absorbed into DSP tmp_315_reg_135754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1704/tmp_product is absorbed into DSP tmp_315_reg_135754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_607_reg_135759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_314_reg_135744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_314_reg_135744_reg is absorbed into DSP tmp_314_reg_135744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1703/tmp_product is absorbed into DSP tmp_314_reg_135744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_605_reg_135749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_316_reg_135764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_316_reg_135764_reg is absorbed into DSP tmp_316_reg_135764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1705/tmp_product is absorbed into DSP tmp_316_reg_135764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_609_reg_135769_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_377_reg_136364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_377_reg_136364_reg is absorbed into DSP tmp_377_reg_136364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1766/tmp_product is absorbed into DSP tmp_377_reg_136364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_727_reg_136369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_360_reg_136199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_360_reg_136199_reg is absorbed into DSP tmp_360_reg_136199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1749/tmp_product is absorbed into DSP tmp_360_reg_136199_reg.
DSP Report: Generating DSP tmp_611_reg_138659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_611_reg_138659_reg is absorbed into DSP tmp_611_reg_138659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2000/tmp_product is absorbed into DSP tmp_611_reg_138659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1177_reg_138664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_375_reg_136344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_375_reg_136344_reg is absorbed into DSP tmp_375_reg_136344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1764/tmp_product is absorbed into DSP tmp_375_reg_136344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_723_reg_136349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_373_reg_136324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_373_reg_136324_reg is absorbed into DSP tmp_373_reg_136324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1762/tmp_product is absorbed into DSP tmp_373_reg_136324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_719_reg_136329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_475_reg_137324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_475_reg_137324_reg is absorbed into DSP tmp_475_reg_137324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1864/tmp_product is absorbed into DSP tmp_475_reg_137324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_915_reg_137329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_365_reg_136244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_365_reg_136244_reg is absorbed into DSP tmp_365_reg_136244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1754/tmp_product is absorbed into DSP tmp_365_reg_136244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_703_reg_136249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_364_reg_136234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_364_reg_136234_reg is absorbed into DSP tmp_364_reg_136234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1753/tmp_product is absorbed into DSP tmp_364_reg_136234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_701_reg_136239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_434_reg_136924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_434_reg_136924_reg is absorbed into DSP tmp_434_reg_136924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1823/tmp_product is absorbed into DSP tmp_434_reg_136924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_71_reg_133364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_71_reg_133364_reg is absorbed into DSP tmp_71_reg_133364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1460/tmp_product is absorbed into DSP tmp_71_reg_133364_reg.
DSP Report: Generating DSP tmp_359_reg_136189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_136189_reg is absorbed into DSP tmp_359_reg_136189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1748/tmp_product is absorbed into DSP tmp_359_reg_136189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_265_reg_135264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_265_reg_135264_reg is absorbed into DSP tmp_265_reg_135264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1654/tmp_product is absorbed into DSP tmp_265_reg_135264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_511_reg_135269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_264_reg_135254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_264_reg_135254_reg is absorbed into DSP tmp_264_reg_135254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1653/tmp_product is absorbed into DSP tmp_264_reg_135254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_509_reg_135259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_266_reg_135274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_266_reg_135274_reg is absorbed into DSP tmp_266_reg_135274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1655/tmp_product is absorbed into DSP tmp_266_reg_135274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_513_reg_135279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_357_reg_136169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_357_reg_136169_reg is absorbed into DSP tmp_357_reg_136169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1746/tmp_product is absorbed into DSP tmp_357_reg_136169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_354_reg_136139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_354_reg_136139_reg is absorbed into DSP tmp_354_reg_136139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1743/tmp_product is absorbed into DSP tmp_354_reg_136139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_230_reg_134924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_230_reg_134924_reg is absorbed into DSP tmp_230_reg_134924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1619/tmp_product is absorbed into DSP tmp_230_reg_134924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_445_reg_134929_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_231_reg_134934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_reg_134934_reg is absorbed into DSP tmp_231_reg_134934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1620/tmp_product is absorbed into DSP tmp_231_reg_134934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_447_reg_134939_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_344_reg_136039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_344_reg_136039_reg is absorbed into DSP tmp_344_reg_136039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1733/tmp_product is absorbed into DSP tmp_344_reg_136039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_663_reg_136044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_589_reg_138444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_589_reg_138444_reg is absorbed into DSP tmp_589_reg_138444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1978/tmp_product is absorbed into DSP tmp_589_reg_138444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1135_reg_138449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_590_reg_138454_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_590_reg_138454_reg is absorbed into DSP tmp_590_reg_138454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1979/tmp_product is absorbed into DSP tmp_590_reg_138454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1137_reg_138459_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_132784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_12_reg_132784_reg is absorbed into DSP tmp_12_reg_132784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1401/tmp_product is absorbed into DSP tmp_12_reg_132784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_25_reg_132789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2026/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_335_reg_135954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_335_reg_135954_reg is absorbed into DSP tmp_335_reg_135954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1724/tmp_product is absorbed into DSP tmp_335_reg_135954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_334_reg_135944_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_334_reg_135944_reg is absorbed into DSP tmp_334_reg_135944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1723/tmp_product is absorbed into DSP tmp_334_reg_135944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_332_reg_135924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_332_reg_135924_reg is absorbed into DSP tmp_332_reg_135924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1721/tmp_product is absorbed into DSP tmp_332_reg_135924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_19_reg_132854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_19_reg_132854_reg is absorbed into DSP tmp_19_reg_132854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1408/tmp_product is absorbed into DSP tmp_19_reg_132854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_39_reg_132859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2033/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_329_reg_135894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_135894_reg is absorbed into DSP tmp_329_reg_135894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1718/tmp_product is absorbed into DSP tmp_329_reg_135894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_408_reg_136669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_408_reg_136669_reg is absorbed into DSP tmp_408_reg_136669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1797/tmp_product is absorbed into DSP tmp_408_reg_136669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_787_reg_136674_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_50_reg_133159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_50_reg_133159_reg is absorbed into DSP tmp_50_reg_133159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1439/tmp_product is absorbed into DSP tmp_50_reg_133159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_99_reg_133164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2064/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_577_reg_138324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_577_reg_138324_reg is absorbed into DSP tmp_577_reg_138324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1966/tmp_product is absorbed into DSP tmp_577_reg_138324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1111_reg_138329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_578_reg_138334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_578_reg_138334_reg is absorbed into DSP tmp_578_reg_138334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1967/tmp_product is absorbed into DSP tmp_578_reg_138334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1113_reg_138339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_227_reg_134894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_reg_134894_reg is absorbed into DSP tmp_227_reg_134894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1616/tmp_product is absorbed into DSP tmp_227_reg_134894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_439_reg_134899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_437_reg_134889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_228_reg_134904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_228_reg_134904_reg is absorbed into DSP tmp_228_reg_134904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1617/tmp_product is absorbed into DSP tmp_228_reg_134904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_441_reg_134909_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_200_reg_134629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_200_reg_134629_reg is absorbed into DSP tmp_200_reg_134629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1589/tmp_product is absorbed into DSP tmp_200_reg_134629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_387_reg_134634_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_518_reg_137749_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_518_reg_137749_reg is absorbed into DSP tmp_518_reg_137749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1907/tmp_product is absorbed into DSP tmp_518_reg_137749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_999_reg_137754_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_500_reg_137569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_500_reg_137569_reg is absorbed into DSP tmp_500_reg_137569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1889/tmp_product is absorbed into DSP tmp_500_reg_137569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_963_reg_137574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_340_reg_135999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_340_reg_135999_reg is absorbed into DSP tmp_340_reg_135999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1729/tmp_product is absorbed into DSP tmp_340_reg_135999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_655_reg_136004_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_339_reg_135989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_339_reg_135989_reg is absorbed into DSP tmp_339_reg_135989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1728/tmp_product is absorbed into DSP tmp_339_reg_135989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_653_reg_135994_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_341_reg_136009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_341_reg_136009_reg is absorbed into DSP tmp_341_reg_136009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1730/tmp_product is absorbed into DSP tmp_341_reg_136009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_657_reg_136014_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_348_reg_136079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_348_reg_136079_reg is absorbed into DSP tmp_348_reg_136079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1737/tmp_product is absorbed into DSP tmp_348_reg_136079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_671_reg_136084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_333_reg_135934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_333_reg_135934_reg is absorbed into DSP tmp_333_reg_135934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1722/tmp_product is absorbed into DSP tmp_333_reg_135934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_643_reg_135939_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_361_reg_134504_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2201/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_363_reg_134514_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2202/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_461_reg_137189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_461_reg_137189_reg is absorbed into DSP tmp_461_reg_137189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1850/tmp_product is absorbed into DSP tmp_461_reg_137189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_889_reg_137194_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_458_reg_137159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_458_reg_137159_reg is absorbed into DSP tmp_458_reg_137159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1847/tmp_product is absorbed into DSP tmp_458_reg_137159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_883_reg_137164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_529_reg_135359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_236_reg_134979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_236_reg_134979_reg is absorbed into DSP tmp_236_reg_134979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1625/tmp_product is absorbed into DSP tmp_236_reg_134979_reg.
DSP Report: Generating DSP tmp_134_reg_133979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_134_reg_133979_reg is absorbed into DSP tmp_134_reg_133979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1523/tmp_product is absorbed into DSP tmp_134_reg_133979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_259_reg_133984_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_132724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_3_reg_132724_reg is absorbed into DSP tmp_3_reg_132724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1395/tmp_product is absorbed into DSP tmp_3_reg_132724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_13_reg_132729_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2020/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_273_reg_135344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_135344_reg is absorbed into DSP tmp_273_reg_135344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1662/tmp_product is absorbed into DSP tmp_273_reg_135344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_527_reg_135349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_258_reg_135199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_258_reg_135199_reg is absorbed into DSP tmp_258_reg_135199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1647/tmp_product is absorbed into DSP tmp_258_reg_135199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_499_reg_135204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_235_reg_134969_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_reg_134969_reg is absorbed into DSP tmp_235_reg_134969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1624/tmp_product is absorbed into DSP tmp_235_reg_134969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_232_reg_134944_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_232_reg_134944_reg is absorbed into DSP tmp_232_reg_134944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1621/tmp_product is absorbed into DSP tmp_232_reg_134944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_229_reg_134914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_229_reg_134914_reg is absorbed into DSP tmp_229_reg_134914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1618/tmp_product is absorbed into DSP tmp_229_reg_134914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_176_reg_134394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_176_reg_134394_reg is absorbed into DSP tmp_176_reg_134394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1565/tmp_product is absorbed into DSP tmp_176_reg_134394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_341_reg_134399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2190/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_178_reg_134414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_178_reg_134414_reg is absorbed into DSP tmp_178_reg_134414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1567/tmp_product is absorbed into DSP tmp_178_reg_134414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_345_reg_134419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2192/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_352_reg_136119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_352_reg_136119_reg is absorbed into DSP tmp_352_reg_136119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1741/tmp_product is absorbed into DSP tmp_352_reg_136119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_679_reg_136124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_471_reg_137284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_471_reg_137284_reg is absorbed into DSP tmp_471_reg_137284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1860/tmp_product is absorbed into DSP tmp_471_reg_137284_reg.
DSP Report: Generating DSP tmp_192_reg_134549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_192_reg_134549_reg is absorbed into DSP tmp_192_reg_134549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1581/tmp_product is absorbed into DSP tmp_192_reg_134549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_371_reg_134554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2206/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_411_reg_134759_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_271_reg_135324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_135324_reg is absorbed into DSP tmp_271_reg_135324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1660/tmp_product is absorbed into DSP tmp_271_reg_135324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_261_reg_135224_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_261_reg_135224_reg is absorbed into DSP tmp_261_reg_135224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1650/tmp_product is absorbed into DSP tmp_261_reg_135224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_254_reg_135159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_254_reg_135159_reg is absorbed into DSP tmp_254_reg_135159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1643/tmp_product is absorbed into DSP tmp_254_reg_135159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_260_reg_135214_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_260_reg_135214_reg is absorbed into DSP tmp_260_reg_135214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1649/tmp_product is absorbed into DSP tmp_260_reg_135214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_257_reg_135189_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_257_reg_135189_reg is absorbed into DSP tmp_257_reg_135189_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1646/tmp_product is absorbed into DSP tmp_257_reg_135189_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_255_reg_135169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_reg_135169_reg is absorbed into DSP tmp_255_reg_135169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1644/tmp_product is absorbed into DSP tmp_255_reg_135169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_252_reg_135139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_135139_reg is absorbed into DSP tmp_252_reg_135139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1641/tmp_product is absorbed into DSP tmp_252_reg_135139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_253_reg_135149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_135149_reg is absorbed into DSP tmp_253_reg_135149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1642/tmp_product is absorbed into DSP tmp_253_reg_135149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_240_reg_135019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_240_reg_135019_reg is absorbed into DSP tmp_240_reg_135019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1629/tmp_product is absorbed into DSP tmp_240_reg_135019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_239_reg_135009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_135009_reg is absorbed into DSP tmp_239_reg_135009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1628/tmp_product is absorbed into DSP tmp_239_reg_135009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_241_reg_135029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_135029_reg is absorbed into DSP tmp_241_reg_135029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1630/tmp_product is absorbed into DSP tmp_241_reg_135029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_313_reg_134259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2176/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_152_reg_134159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_152_reg_134159_reg is absorbed into DSP tmp_152_reg_134159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1541/tmp_product is absorbed into DSP tmp_152_reg_134159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_295_reg_134164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_368_reg_136274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_368_reg_136274_reg is absorbed into DSP tmp_368_reg_136274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1757/tmp_product is absorbed into DSP tmp_368_reg_136274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_367_reg_136264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_367_reg_136264_reg is absorbed into DSP tmp_367_reg_136264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1756/tmp_product is absorbed into DSP tmp_367_reg_136264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_369_reg_136284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_369_reg_136284_reg is absorbed into DSP tmp_369_reg_136284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1758/tmp_product is absorbed into DSP tmp_369_reg_136284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_361_reg_136209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_136209_reg is absorbed into DSP tmp_361_reg_136209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1750/tmp_product is absorbed into DSP tmp_361_reg_136209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_362_reg_136219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_362_reg_136219_reg is absorbed into DSP tmp_362_reg_136219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1751/tmp_product is absorbed into DSP tmp_362_reg_136219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_133839_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2133/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_227_reg_133819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2131/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2125/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2119/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_279_reg_134084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_580_reg_138354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_580_reg_138354_reg is absorbed into DSP tmp_580_reg_138354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1969/tmp_product is absorbed into DSP tmp_580_reg_138354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1117_reg_138359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_581_reg_138364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_581_reg_138364_reg is absorbed into DSP tmp_581_reg_138364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1970/tmp_product is absorbed into DSP tmp_581_reg_138364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1119_reg_138369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_327_reg_135874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_327_reg_135874_reg is absorbed into DSP tmp_327_reg_135874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1716/tmp_product is absorbed into DSP tmp_327_reg_135874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_631_reg_135879_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_331_reg_135914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_135914_reg is absorbed into DSP tmp_331_reg_135914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1720/tmp_product is absorbed into DSP tmp_331_reg_135914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_639_reg_135919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_393_reg_136519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_393_reg_136519_reg is absorbed into DSP tmp_393_reg_136519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1782/tmp_product is absorbed into DSP tmp_393_reg_136519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_394_reg_136529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_394_reg_136529_reg is absorbed into DSP tmp_394_reg_136529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1783/tmp_product is absorbed into DSP tmp_394_reg_136529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_132874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_21_reg_132874_reg is absorbed into DSP tmp_21_reg_132874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1410/tmp_product is absorbed into DSP tmp_21_reg_132874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2035/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_171_reg_134344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_171_reg_134344_reg is absorbed into DSP tmp_171_reg_134344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1560/tmp_product is absorbed into DSP tmp_171_reg_134344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1999/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1999/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1999/tmp_product.
DSP Report: Generating DSP tmp_68_reg_133334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_68_reg_133334_reg is absorbed into DSP tmp_68_reg_133334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1457/tmp_product is absorbed into DSP tmp_68_reg_133334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_133_reg_133339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2082/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2094/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_302_reg_135629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_302_reg_135629_reg is absorbed into DSP tmp_302_reg_135629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1691/tmp_product is absorbed into DSP tmp_302_reg_135629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_303_reg_135639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_reg_135639_reg is absorbed into DSP tmp_303_reg_135639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1692/tmp_product is absorbed into DSP tmp_303_reg_135639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_585_reg_135644_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_561_reg_138169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_561_reg_138169_reg is absorbed into DSP tmp_561_reg_138169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1950/tmp_product is absorbed into DSP tmp_561_reg_138169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_562_reg_138179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_562_reg_138179_reg is absorbed into DSP tmp_562_reg_138179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1951/tmp_product is absorbed into DSP tmp_562_reg_138179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1876/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1876/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1876/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1874/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1874/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1874/tmp_product.
DSP Report: Generating DSP tmp_46_reg_133119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_46_reg_133119_reg is absorbed into DSP tmp_46_reg_133119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1435/tmp_product is absorbed into DSP tmp_46_reg_133119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2060/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_133019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_36_reg_133019_reg is absorbed into DSP tmp_36_reg_133019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1425/tmp_product is absorbed into DSP tmp_36_reg_133019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2050/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_133039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_38_reg_133039_reg is absorbed into DSP tmp_38_reg_133039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1427/tmp_product is absorbed into DSP tmp_38_reg_133039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2052/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_132959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_30_reg_132959_reg is absorbed into DSP tmp_30_reg_132959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1419/tmp_product is absorbed into DSP tmp_30_reg_132959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2044/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_133009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_35_reg_133009_reg is absorbed into DSP tmp_35_reg_133009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1424/tmp_product is absorbed into DSP tmp_35_reg_133009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2049/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_132969_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_31_reg_132969_reg is absorbed into DSP tmp_31_reg_132969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1420/tmp_product is absorbed into DSP tmp_31_reg_132969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_61_reg_132974_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2045/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_132979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_32_reg_132979_reg is absorbed into DSP tmp_32_reg_132979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1421/tmp_product is absorbed into DSP tmp_32_reg_132979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_63_reg_132984_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2046/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_132939_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_28_reg_132939_reg is absorbed into DSP tmp_28_reg_132939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1417/tmp_product is absorbed into DSP tmp_28_reg_132939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_55_reg_132944_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2042/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_132929_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_132929_reg is absorbed into DSP tmp_27_reg_132929_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1416/tmp_product is absorbed into DSP tmp_27_reg_132929_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_53_reg_132934_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2041/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_29_reg_132949_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_29_reg_132949_reg is absorbed into DSP tmp_29_reg_132949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1418/tmp_product is absorbed into DSP tmp_29_reg_132949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_57_reg_132954_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2043/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_133059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_40_reg_133059_reg is absorbed into DSP tmp_40_reg_133059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1429/tmp_product is absorbed into DSP tmp_40_reg_133059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_79_reg_133064_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2054/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_39_reg_133049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_133049_reg is absorbed into DSP tmp_39_reg_133049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1428/tmp_product is absorbed into DSP tmp_39_reg_133049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_77_reg_133054_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2053/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_133069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_133069_reg is absorbed into DSP tmp_41_reg_133069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1430/tmp_product is absorbed into DSP tmp_41_reg_133069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_81_reg_133074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2055/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_380_reg_136394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_380_reg_136394_reg is absorbed into DSP tmp_380_reg_136394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1769/tmp_product is absorbed into DSP tmp_380_reg_136394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_381_reg_136404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_381_reg_136404_reg is absorbed into DSP tmp_381_reg_136404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1770/tmp_product is absorbed into DSP tmp_381_reg_136404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_237_reg_134989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_134989_reg is absorbed into DSP tmp_237_reg_134989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1626/tmp_product is absorbed into DSP tmp_237_reg_134989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_238_reg_134999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_238_reg_134999_reg is absorbed into DSP tmp_238_reg_134999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1627/tmp_product is absorbed into DSP tmp_238_reg_134999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_161_reg_134244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_134244_reg is absorbed into DSP tmp_161_reg_134244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1550/tmp_product is absorbed into DSP tmp_161_reg_134244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_457_reg_137149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_457_reg_137149_reg is absorbed into DSP tmp_457_reg_137149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1846/tmp_product is absorbed into DSP tmp_457_reg_137149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_460_reg_137179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_460_reg_137179_reg is absorbed into DSP tmp_460_reg_137179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1849/tmp_product is absorbed into DSP tmp_460_reg_137179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_287_reg_135479_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_287_reg_135479_reg is absorbed into DSP tmp_287_reg_135479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1676/tmp_product is absorbed into DSP tmp_287_reg_135479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_288_reg_135489_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_288_reg_135489_reg is absorbed into DSP tmp_288_reg_135489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1677/tmp_product is absorbed into DSP tmp_288_reg_135489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_446_reg_137039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_446_reg_137039_reg is absorbed into DSP tmp_446_reg_137039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1835/tmp_product is absorbed into DSP tmp_446_reg_137039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_435_reg_136934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_435_reg_136934_reg is absorbed into DSP tmp_435_reg_136934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1824/tmp_product is absorbed into DSP tmp_435_reg_136934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_436_reg_136944_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_436_reg_136944_reg is absorbed into DSP tmp_436_reg_136944_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1825/tmp_product is absorbed into DSP tmp_436_reg_136944_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_437_reg_136954_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_437_reg_136954_reg is absorbed into DSP tmp_437_reg_136954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1826/tmp_product is absorbed into DSP tmp_437_reg_136954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_429_reg_136874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_429_reg_136874_reg is absorbed into DSP tmp_429_reg_136874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1818/tmp_product is absorbed into DSP tmp_429_reg_136874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_432_reg_136904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_432_reg_136904_reg is absorbed into DSP tmp_432_reg_136904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1821/tmp_product is absorbed into DSP tmp_432_reg_136904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_431_reg_136894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_431_reg_136894_reg is absorbed into DSP tmp_431_reg_136894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1820/tmp_product is absorbed into DSP tmp_431_reg_136894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_507_reg_137639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_507_reg_137639_reg is absorbed into DSP tmp_507_reg_137639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1896/tmp_product is absorbed into DSP tmp_507_reg_137639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_521_reg_137774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_521_reg_137774_reg is absorbed into DSP tmp_521_reg_137774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1910/tmp_product is absorbed into DSP tmp_521_reg_137774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_225_reg_133809_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2130/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_177_reg_134404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_177_reg_134404_reg is absorbed into DSP tmp_177_reg_134404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1566/tmp_product is absorbed into DSP tmp_177_reg_134404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2191/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_553_reg_138089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_553_reg_138089_reg is absorbed into DSP tmp_553_reg_138089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1942/tmp_product is absorbed into DSP tmp_553_reg_138089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1065_reg_138094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_569_reg_138249_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_569_reg_138249_reg is absorbed into DSP tmp_569_reg_138249_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1958/tmp_product is absorbed into DSP tmp_569_reg_138249_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1097_reg_138254_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_217_reg_133769_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2126/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_160_reg_134234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_160_reg_134234_reg is absorbed into DSP tmp_160_reg_134234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1549/tmp_product is absorbed into DSP tmp_160_reg_134234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_134664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_492_reg_137494_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_492_reg_137494_reg is absorbed into DSP tmp_492_reg_137494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1881/tmp_product is absorbed into DSP tmp_492_reg_137494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_491_reg_137484_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_491_reg_137484_reg is absorbed into DSP tmp_491_reg_137484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1880/tmp_product is absorbed into DSP tmp_491_reg_137484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_389_reg_134644_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_418_reg_136764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_418_reg_136764_reg is absorbed into DSP tmp_418_reg_136764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1807/tmp_product is absorbed into DSP tmp_418_reg_136764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_805_reg_136769_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_417_reg_136754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_417_reg_136754_reg is absorbed into DSP tmp_417_reg_136754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1806/tmp_product is absorbed into DSP tmp_417_reg_136754_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_419_reg_136774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_419_reg_136774_reg is absorbed into DSP tmp_419_reg_136774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1808/tmp_product is absorbed into DSP tmp_419_reg_136774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_511_reg_137679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_511_reg_137679_reg is absorbed into DSP tmp_511_reg_137679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1900/tmp_product is absorbed into DSP tmp_511_reg_137679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_512_reg_137689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_512_reg_137689_reg is absorbed into DSP tmp_512_reg_137689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1901/tmp_product is absorbed into DSP tmp_512_reg_137689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_391_reg_134654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_514_reg_137709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_514_reg_137709_reg is absorbed into DSP tmp_514_reg_137709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1903/tmp_product is absorbed into DSP tmp_514_reg_137709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_513_reg_137699_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_513_reg_137699_reg is absorbed into DSP tmp_513_reg_137699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1902/tmp_product is absorbed into DSP tmp_513_reg_137699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_515_reg_137719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_515_reg_137719_reg is absorbed into DSP tmp_515_reg_137719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1904/tmp_product is absorbed into DSP tmp_515_reg_137719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_409_reg_134749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U461/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q763_reg is absorbed into DSP mul_16s_15s_26_1_1_U461/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U461/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U461/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U890/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q353_reg is absorbed into DSP mul_16s_15s_26_1_1_U890/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U890/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U890/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U829/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q411_reg is absorbed into DSP mul_16s_15s_26_1_1_U829/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U829/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U829/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U875/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U875/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U875/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U875/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U874/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q368_reg is absorbed into DSP mul_16s_15s_26_1_1_U874/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U874/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U874/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U867/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q375_reg is absorbed into DSP mul_16s_15s_26_1_1_U867/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U867/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U867/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U852/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q389_reg is absorbed into DSP mul_16s_15s_26_1_1_U852/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U852/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U852/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U851/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q390_reg is absorbed into DSP mul_16s_15s_26_1_1_U851/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U851/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U851/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U714/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q521_reg is absorbed into DSP mul_16s_15s_26_1_1_U714/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U714/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U714/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U806/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q433_reg is absorbed into DSP mul_16s_15s_26_1_1_U806/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U806/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q785_reg is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U576/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q653_reg is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U576/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1099_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1099_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1098_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1098_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1097_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1097_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1096_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1096_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1095_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1095_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1094_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1094_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1093_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1093_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1092_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1092_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1091_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1091_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1090_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1090_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1089_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1089_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1088_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1088_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1087_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1087_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1086_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1086_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1085_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1085_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1084_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1084_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1083_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1083_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1082_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1082_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1081_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1081_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1080_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1080_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1079_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1079_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1078_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1078_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1077_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1076_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1075_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1074_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1073_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1072_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1071_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1070_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1069_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1068_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1067_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1066_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1065_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1063_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1062_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1061_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1060_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1059_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1058_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1057_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1056_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1055_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1055_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1054_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1054_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1053_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1053_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1052_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1052_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1051_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1051_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1050_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1050_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1049_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1049_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1048_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1048_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1047_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1047_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1046_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1046_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1045_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1045_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1044_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1044_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1043_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1043_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1042_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1042_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1041_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1041_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1040_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1040_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1039_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q1039_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'w2_U/q99_reg[0]' (FDE) to 'w2_U/q98_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q98_reg[0]' (FDE) to 'w2_U/q96_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q97_reg[0]' (FDE) to 'w2_U/q96_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q96_reg[0]' (FDE) to 'w2_U/q94_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q95_reg[0]' (FDE) to 'w2_U/q94_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q94_reg[0]' (FDE) to 'w2_U/q92_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q93_reg[0]' (FDE) to 'w2_U/q92_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q92_reg[0]' (FDE) to 'w2_U/q90_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q91_reg[0]' (FDE) to 'w2_U/q90_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q90_reg[0]' (FDE) to 'w2_U/q88_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q89_reg[0]' (FDE) to 'w2_U/q88_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q88_reg[0]' (FDE) to 'w2_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q87_reg[0]' (FDE) to 'w2_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q87_reg[14]' (FDE) to 'w2_U/q86_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q86_reg[0]' (FDE) to 'w2_U/q86_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q86_reg[14]' (FDE) to 'w2_U/q84_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q85_reg[0]' (FDE) to 'w2_U/q84_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q84_reg[0]' (FDE) to 'w2_U/q82_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q83_reg[0]' (FDE) to 'w2_U/q82_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q83_reg[14]' (FDE) to 'w2_U/q82_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q82_reg[0]' (FDE) to 'w2_U/q82_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q82_reg[14]' (FDE) to 'w2_U/q80_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q81_reg[0]' (FDE) to 'w2_U/q80_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q80_reg[0]' (FDE) to 'w2_U/q78_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q79_reg[0]' (FDE) to 'w2_U/q78_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q79_reg[14]' (FDE) to 'w2_U/q78_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q78_reg[0]' (FDE) to 'w2_U/q78_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q78_reg[14]' (FDE) to 'w2_U/q76_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q77_reg[0]' (FDE) to 'w2_U/q76_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q76_reg[0]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q75_reg[0]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q75_reg[14]' (FDE) to 'w2_U/q74_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q74_reg[0]' (FDE) to 'w2_U/q74_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q74_reg[14]' (FDE) to 'w2_U/q72_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q73_reg[0]' (FDE) to 'w2_U/q72_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q72_reg[0]' (FDE) to 'w2_U/q70_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q71_reg[0]' (FDE) to 'w2_U/q70_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q71_reg[14]' (FDE) to 'w2_U/q70_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q70_reg[0]' (FDE) to 'w2_U/q70_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q70_reg[14]' (FDE) to 'w2_U/q68_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q69_reg[0]' (FDE) to 'w2_U/q68_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q68_reg[0]' (FDE) to 'w2_U/q66_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q67_reg[0]' (FDE) to 'w2_U/q66_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q67_reg[14]' (FDE) to 'w2_U/q66_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q66_reg[0]' (FDE) to 'w2_U/q66_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q66_reg[14]' (FDE) to 'w2_U/q64_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q65_reg[0]' (FDE) to 'w2_U/q64_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q64_reg[0]' (FDE) to 'w2_U/q62_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q63_reg[0]' (FDE) to 'w2_U/q62_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q62_reg[0]' (FDE) to 'w2_U/q60_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q61_reg[0]' (FDE) to 'w2_U/q60_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q60_reg[0]' (FDE) to 'w2_U/q58_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q59_reg[0]' (FDE) to 'w2_U/q58_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q58_reg[0]' (FDE) to 'w2_U/q56_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q57_reg[0]' (FDE) to 'w2_U/q56_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q56_reg[0]' (FDE) to 'w2_U/q54_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q55_reg[0]' (FDE) to 'w2_U/q54_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q54_reg[0]' (FDE) to 'w2_U/q52_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q53_reg[0]' (FDE) to 'w2_U/q52_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q52_reg[0]' (FDE) to 'w2_U/q50_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q51_reg[0]' (FDE) to 'w2_U/q50_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q50_reg[0]' (FDE) to 'w2_U/q48_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q49_reg[0]' (FDE) to 'w2_U/q48_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q48_reg[0]' (FDE) to 'w2_U/q46_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q47_reg[0]' (FDE) to 'w2_U/q46_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q46_reg[0]' (FDE) to 'w2_U/q44_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q45_reg[0]' (FDE) to 'w2_U/q44_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q44_reg[0]' (FDE) to 'w2_U/q42_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q43_reg[0]' (FDE) to 'w2_U/q42_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q43_reg[14]' (FDE) to 'w2_U/q42_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q42_reg[0]' (FDE) to 'w2_U/q42_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q42_reg[14]' (FDE) to 'w2_U/q40_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q41_reg[0]' (FDE) to 'w2_U/q40_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q40_reg[0]' (FDE) to 'w2_U/q38_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q39_reg[0]' (FDE) to 'w2_U/q38_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q39_reg[14]' (FDE) to 'w2_U/q38_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q38_reg[0]' (FDE) to 'w2_U/q38_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q38_reg[14]' (FDE) to 'w2_U/q36_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q37_reg[0]' (FDE) to 'w2_U/q36_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q36_reg[0]' (FDE) to 'w2_U/q34_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q35_reg[0]' (FDE) to 'w2_U/q34_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q35_reg[14]' (FDE) to 'w2_U/q34_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q34_reg[0]' (FDE) to 'w2_U/q34_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q34_reg[14]' (FDE) to 'w2_U/q32_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q33_reg[0]' (FDE) to 'w2_U/q32_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q32_reg[0]' (FDE) to 'w2_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q31_reg[0]' (FDE) to 'w2_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q31_reg[14]' (FDE) to 'w2_U/q30_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q30_reg[0]' (FDE) to 'w2_U/q30_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q30_reg[14]' (FDE) to 'w2_U/q28_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q29_reg[0]' (FDE) to 'w2_U/q28_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q28_reg[0]' (FDE) to 'w2_U/q26_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q27_reg[0]' (FDE) to 'w2_U/q26_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q27_reg[14]' (FDE) to 'w2_U/q26_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q26_reg[0]' (FDE) to 'w2_U/q26_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q26_reg[14]' (FDE) to 'w2_U/q24_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q25_reg[0]' (FDE) to 'w2_U/q24_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q24_reg[0]' (FDE) to 'w2_U/q22_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q23_reg[0]' (FDE) to 'w2_U/q22_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q23_reg[14]' (FDE) to 'w2_U/q22_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U866/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U866/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U866/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U868/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U868/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U868/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U631/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U631/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U631/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U630/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U630/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U630/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U632/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U632/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U619/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U619/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U618/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U618/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U620/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U620/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U849/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U849/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U849/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U848/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U848/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U848/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U850/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U850/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U850/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1005/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1005/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1005/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U994/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U994/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U994/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U995/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U995/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U995/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U996/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U996/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U996/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1001/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1001/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1001/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1000/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1000/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1000/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1003/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1003/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1003/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U984/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U984/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U985/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U985/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U989/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U989/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U989/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U990/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U990/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U990/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U991/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U991/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U991/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U987/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U987/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U987/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U986/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U986/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U988/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U988/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U988/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U998/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U998/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U998/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U997/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U997/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U997/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U999/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U999/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U999/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U872/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U872/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U872/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U871/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U871/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U871/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U873/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U873/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U873/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U982/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U982/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U982/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U981/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U981/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U981/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U983/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U983/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U971/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U971/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U979/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U979/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U977/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U977/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U980/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U980/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U966/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U966/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U967/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U967/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U967/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U968/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U968/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U964/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U964/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U963/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U963/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U965/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U965/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U965/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U975/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U975/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U974/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U974/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U976/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U976/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U976/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U970/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U970/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U969/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U969/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U863/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U863/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U863/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U628/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U628/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U629/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U629/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U737/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U737/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U737/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U738/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U738/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U738/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U470/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U470/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U470/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U469/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U469/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U469/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U471/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U471/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U471/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U754/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U754/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U754/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U755/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U755/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U755/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U759/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U759/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U759/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U760/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U760/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U760/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U761/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U761/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U761/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U757/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U757/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U757/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U756/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U756/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U756/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U758/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U758/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U758/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U769/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U769/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U768/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U768/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U768/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U770/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U770/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U770/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U762/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U762/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U762/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U651/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U651/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U652/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U652/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U677/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U677/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U677/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U676/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U676/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U676/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U678/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U678/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U823/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U823/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U823/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U824/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U824/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U824/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U841/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U841/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U841/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U840/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U840/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U840/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U842/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U842/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U842/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U792/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U792/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U791/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U791/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U793/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U793/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1028/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1028/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1028/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1017/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1017/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1017/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1018/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1018/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1018/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1019/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1019/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1019/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1024/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1024/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1024/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1023/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1023/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1023/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1026/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1026/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1026/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1012/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1012/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1012/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1013/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1013/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1013/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1014/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1014/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1014/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1010/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1010/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1010/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1009/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1009/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1009/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1011/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1011/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1011/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1021/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1021/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1021/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1020/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1020/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1020/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1022/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1022/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1022/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U436/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U436/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U936/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U936/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U936/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U935/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U935/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U937/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U937/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U925/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U925/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U925/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U926/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U926/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U927/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U927/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U933/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U933/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U932/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U932/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U934/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U934/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U934/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U915/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U915/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U916/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U916/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U920/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U920/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U921/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U921/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U921/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U922/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U922/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U918/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U918/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U917/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U917/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U919/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U919/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U919/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U929/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U929/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U928/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U928/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U930/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U930/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U959/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U959/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U958/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U958/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U960/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U960/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U948/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U948/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U956/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U956/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U956/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U954/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U954/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U954/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U957/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U957/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U943/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U943/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U944/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U944/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U945/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U945/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U941/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U941/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U941/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U940/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U940/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U942/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U942/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U952/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U952/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U952/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U951/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U951/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U947/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U947/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U946/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U946/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U691/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U691/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U691/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U692/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U692/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U692/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U499/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U499/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U499/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U498/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U498/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U498/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U500/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U500/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U500/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U489/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U489/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U489/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U496/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U496/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U496/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U495/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U495/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U495/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U497/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U497/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U497/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U478/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U478/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U478/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U479/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U479/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U479/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U483/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U483/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U483/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U484/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U484/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U484/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U485/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U485/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U485/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U481/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U481/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U481/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U480/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U480/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U480/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U482/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U482/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U482/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U493/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U493/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U493/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U492/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U492/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U492/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U494/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U494/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U494/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U488/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U488/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U488/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U487/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U487/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U487/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U818/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U818/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U818/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U817/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U817/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U817/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U819/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U819/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U819/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U800/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U800/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U801/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U801/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U801/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U668/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U668/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U669/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U669/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U669/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U379/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U553/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U553/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U553/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U554/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U554/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U550/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U550/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U549/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U549/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U551/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U551/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U573/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U573/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U572/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U572/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U574/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U574/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U413/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U522/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U522/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U522/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U521/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U521/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U521/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U523/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U523/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U523/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U512/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U512/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U512/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U519/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U519/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U519/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U518/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U518/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U518/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U520/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U520/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U520/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U501/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U501/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U501/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U502/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U502/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U502/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U506/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U506/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U506/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U507/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U507/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U507/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U508/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U508/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U508/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U504/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U504/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U504/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U503/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U503/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U503/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U505/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U505/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U505/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U516/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U516/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U516/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U515/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U515/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U515/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U517/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U517/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U517/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U511/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U511/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U511/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U510/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U510/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U510/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U590/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U590/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U592/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U592/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U592/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U913/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U913/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U913/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U912/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U912/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U912/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U914/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U914/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U902/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U902/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U902/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U910/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U910/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U910/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U909/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U909/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U909/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U911/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U911/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U911/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U892/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U892/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U892/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U893/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U893/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U893/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U897/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U897/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U897/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U898/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U898/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U898/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U899/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U899/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U899/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U895/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U895/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U895/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U894/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U894/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U894/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U896/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U896/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U896/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U906/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U906/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U906/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U905/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U905/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U905/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U907/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U907/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U907/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1056/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1056/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1056/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1055/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1055/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1055/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1057/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1057/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1057/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U420/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U585/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U585/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U584/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U584/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U584/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U586/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U586/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U683/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U683/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U682/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U682/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U684/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U684/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U684/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U672/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U672/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U674/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U674/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U675/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U675/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U680/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U680/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U679/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U679/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U681/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U681/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U662/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U662/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U662/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U663/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U663/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U667/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U667/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U665/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U665/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U664/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U664/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U666/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U666/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U666/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U671/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U671/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U670/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U670/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U351/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U706/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U706/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U706/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U705/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U705/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U705/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U707/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U707/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U707/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U695/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U695/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U695/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U697/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U697/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U697/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U698/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U698/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U698/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U703/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U703/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U703/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U702/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U702/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U702/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U704/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U704/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U704/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U685/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U685/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U685/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U686/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U686/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U686/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U690/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U690/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U690/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U688/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U688/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U688/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U687/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U687/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U687/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U689/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U689/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U689/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U700/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U700/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U700/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U699/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U699/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U699/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U701/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U701/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U701/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U694/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U694/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U694/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U693/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U693/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U693/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U811/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U811/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U811/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U812/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U812/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U812/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1033/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1033/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1033/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1032/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1032/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1032/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1034/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1034/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1034/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U608/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U608/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U607/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U607/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U609/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U609/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1007/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1007/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1007/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1008/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1008/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1008/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U798/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U798/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U798/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U797/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U797/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U799/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U799/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U787/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U787/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U788/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U788/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U789/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U789/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U789/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U795/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U795/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U795/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U794/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U794/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U796/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U796/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U777/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U777/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U778/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U778/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U782/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U782/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U783/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U783/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U783/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U784/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U784/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U780/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U780/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U779/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U779/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U779/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U781/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U781/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U786/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U786/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U786/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U785/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U785/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U878/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U878/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U878/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U877/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U877/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U877/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U711/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U711/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U711/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U710/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U710/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U710/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U712/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U712/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U712/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U320/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U723/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U723/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U723/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U722/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U722/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U722/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U724/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U724/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U724/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U763/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U763/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U763/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U807/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U807/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U297/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U734/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U734/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U734/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U733/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U733/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U733/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U735/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U735/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U735/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U993/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U993/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U993/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U992/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U992/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U992/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U289/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U289/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U258/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U637/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U637/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U636/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U636/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U638/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U638/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U638/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U627/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U627/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U634/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U634/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U633/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U633/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U635/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U635/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U616/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U616/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U617/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U617/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U621/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U621/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U622/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U622/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U623/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U623/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U623/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U625/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U625/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U625/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U624/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U624/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U746/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U746/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U746/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U745/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U745/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U745/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U747/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U747/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U747/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U660/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U660/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U660/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U659/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U659/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U661/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U661/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U650/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U650/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U657/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U657/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U656/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U656/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U658/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U658/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U639/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U639/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U640/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U640/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U644/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U644/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U645/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U645/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U645/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U646/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U646/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U646/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U642/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U642/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U641/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U641/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U643/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U643/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U654/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U654/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U653/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U653/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U655/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U655/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U648/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U648/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U647/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U647/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U826/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U826/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U826/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U825/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U825/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U825/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U827/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U827/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U827/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U803/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U803/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U802/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U802/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U804/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U804/tmp_product.
DSP Report: Generating DSP select_ln134_1292_reg_136325_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_1292_reg_136325_reg is absorbed into DSP select_ln134_1292_reg_136325_reg.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP select_ln134_1292_reg_136325_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U774/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U774/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U776/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U776/tmp_product.
DSP Report: Generating DSP select_ln134_1282_reg_136320_reg, operation Mode is: (A*B)'.
DSP Report: register select_ln134_1282_reg_136320_reg is absorbed into DSP select_ln134_1282_reg_136320_reg.
DSP Report: operator mul_16s_15s_26_1_1_U764/tmp_product is absorbed into DSP select_ln134_1282_reg_136320_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U765/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U765/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U766/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U766/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U772/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U772/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U771/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U771/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U773/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U773/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U861/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U861/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U861/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U846/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U846/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U846/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U847/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U847/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U847/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U889/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U889/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U889/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U891/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U891/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U891/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U884/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U884/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U884/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U869/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U869/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U869/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U870/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U870/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U870/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U316/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U338/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U614/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U614/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U614/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U613/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U613/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U615/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U615/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U615/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U604/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U604/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U605/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U605/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U606/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U606/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U593/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U593/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U594/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U594/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U598/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U598/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U599/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U599/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U599/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U600/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U600/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U600/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U596/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U596/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U595/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U595/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U597/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U597/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U603/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U603/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U601/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U601/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U372/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U903/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U903/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U903/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U904/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U904/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U904/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U901/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U901/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U901/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U900/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U900/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U900/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U406/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U408/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U387/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U557/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U557/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U555/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U555/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U547/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U547/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U548/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U548/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U545/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U545/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U544/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U544/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U546/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U546/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U535/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U535/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U535/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U536/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U536/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U536/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U537/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U537/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U537/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U524/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U524/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U524/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U525/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U525/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U525/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U529/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U529/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U529/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U530/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U530/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U530/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U531/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U531/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U531/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U527/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U527/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U527/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U526/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U526/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U526/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U528/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U528/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U528/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U534/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U534/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U534/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U532/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U532/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U532/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U924/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U924/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U923/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U923/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U729/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U729/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U729/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U718/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U718/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U718/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U719/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U719/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U719/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U721/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U721/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U721/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U708/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U708/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U708/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U709/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U709/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U709/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U713/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U713/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U713/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U717/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U717/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U717/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U716/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U716/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U716/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U649/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U649/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U752/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U752/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U752/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U741/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U741/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U741/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U742/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U742/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U742/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U744/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U744/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U744/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U731/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U731/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U731/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U732/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U732/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U732/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U736/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U736/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U736/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U740/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U740/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U740/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U739/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U739/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U739/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U157/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U110/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U110/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1267_reg_125708_reg' and it is trimmed from '26' to '16' bits. [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:43899]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1269_reg_125732_reg' and it is trimmed from '26' to '16' bits. [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:43900]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1295_reg_125909_reg' and it is trimmed from '26' to '16' bits. [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:43901]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_1297_reg_125961_reg' and it is trimmed from '26' to '16' bits. [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s.v:43902]
DSP Report: Generating DSP mul_16s_15s_26_1_1_U953/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U953/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U978/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U978/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U961/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U961/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U962/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U962/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U955/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U955/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U955/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U938/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U938/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U939/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U939/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1051/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1051/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1051/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1050/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1050/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1050/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1052/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1052/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1052/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1052/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1040/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1040/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1040/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1041/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1041/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1041/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1042/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1042/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1042/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1047/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1047/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1047/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1046/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1046/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1046/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1048/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1048/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1048/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1049/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U1049/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1049/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1030/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1030/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1030/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1031/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1031/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1031/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1035/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1035/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1035/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1036/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1036/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1036/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1037/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1037/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1037/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1044/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1044/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1044/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1043/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1043/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1043/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1045/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1045/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1045/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1039/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1039/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1039/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1039/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1038/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1038/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1038/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1074/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1074/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1074/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1073/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1073/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1073/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1075/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1075/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1075/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1075/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1063/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1063/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1063/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1064/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1064/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1064/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1065/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1065/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1065/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1070/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1070/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1070/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1069/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1069/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1069/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1071/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1071/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1071/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1072/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U1072/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1072/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1053/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1053/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1053/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1054/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1054/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1054/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1058/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1058/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1058/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1059/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1059/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1059/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1060/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1060/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1060/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1067/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1067/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1067/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1066/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1066/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1066/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1068/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1068/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1068/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1062/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1062/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1062/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1062/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1061/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1061/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1061/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1097/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1097/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1097/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1095/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1095/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1095/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1098/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1098/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1098/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1098/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1086/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1086/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1086/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1087/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1087/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1087/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1088/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1088/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1088/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1093/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1093/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1093/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1092/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1092/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1092/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1094/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1094/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1094/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1096/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U1096/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1096/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1076/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1076/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1076/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1077/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1077/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1077/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1081/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1081/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1081/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1082/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1082/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1082/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1083/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1083/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1083/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1079/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1079/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1079/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1078/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1078/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1078/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1080/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1080/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1080/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1090/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1090/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1090/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1089/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1089/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1089/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1091/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1091/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1091/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1085/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1085/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1085/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1085/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1084/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1084/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1084/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1118/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1121/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1111/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1119/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U1119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1099/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1099/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1099/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1113/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1112/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1108/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1108/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1142/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1141/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1144/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1144/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1134/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1140/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1140/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1143/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U1143/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1127/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1126/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1131/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1131/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1165/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1165/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1164/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1167/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1167/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1155/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1156/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1157/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1161/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1163/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1166/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U1166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1158/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1160/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1154/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1154/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1188/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1187/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1189/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1179/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1180/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1185/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1184/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1186/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1186/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1190/tmp_product, operation Mode is: A2*(B:0x25c6).
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15ns_26_1_1_U1190/tmp_product.
DSP Report: operator mul_16s_15ns_26_1_1_U1190/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1168/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1169/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1174/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1175/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1171/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1170/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1172/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1181/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1183/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1177/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1176/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U103/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1211/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1201/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1202/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1203/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1208/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1207/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1213/tmp_product, operation Mode is: A2*(B:0x3c756).
DSP Report: register sext_ln148_1295_reg_125909_reg is absorbed into DSP mul_16s_15s_26_1_1_U1213/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1192/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1196/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1196/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1198/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1193/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1200/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1200/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1199/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1233/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1231/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1232/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1232/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1236/tmp_product, operation Mode is: A2*(B:0x25c6).
DSP Report: register sext_ln148_1297_reg_125961_reg is absorbed into DSP mul_16s_15ns_26_1_1_U1236/tmp_product.
DSP Report: operator mul_16s_15ns_26_1_1_U1236/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1214/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1217/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1216/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1218/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1228/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1227/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1229/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1223/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1223/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1223/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1222/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U72/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1257/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1256/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1258/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1258/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1247/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1248/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1248/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1253/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1255/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1259/tmp_product, operation Mode is: A2*(B:0x3c756).
DSP Report: register sext_ln148_1297_reg_125961_reg is absorbed into DSP mul_16s_15s_26_1_1_U1259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1242/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1242/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1243/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1244/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1251/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1250/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1252/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1246/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U1246/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U1245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U10/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1025/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U1025/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1025/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U1002/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U1002/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U1002/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U931/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U931/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U908/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U908/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U908/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U837/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U837/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U837/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U814/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U814/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U814/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U790/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U790/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U767/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U767/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U767/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U743/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U743/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U743/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U720/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U720/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U720/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U696/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U696/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U696/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U673/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U673/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U673/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U626/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U626/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U626/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U602/tmp_product, operation Mode is: A2*(B:0x3c756).
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U602/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U579/tmp_product, operation Mode is: A2*(B:0x25c6).
DSP Report: register sext_ln148_1269_reg_125732_reg is absorbed into DSP mul_16s_15ns_26_1_1_U579/tmp_product.
DSP Report: operator mul_16s_15ns_26_1_1_U579/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U579/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U556/tmp_product, operation Mode is: A2*(B:0x3c756).
DSP Report: register sext_ln148_1267_reg_125708_reg is absorbed into DSP mul_16s_15s_26_1_1_U556/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U556/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U533/tmp_product, operation Mode is: A2*(B:0x25c6).
DSP Report: register sext_ln148_1267_reg_125708_reg is absorbed into DSP mul_16s_15ns_26_1_1_U533/tmp_product.
DSP Report: operator mul_16s_15ns_26_1_1_U533/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U533/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U509/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U509/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U509/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U486/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U486/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U486/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U462/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U462/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U462/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U439/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U392/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U345/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U298/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U251/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U227/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U204/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2100/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2160/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2124/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2122/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2085/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2047/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2110/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q1030_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_49_reg_132909_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2038/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q428_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_721_reg_136339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q686_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_433_reg_134869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q385_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_769_reg_136584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2099/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2097/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U1551/tmp_product, operation Mode is: A*B2.
DSP Report: register w4_U/q796_reg is absorbed into DSP mul_16s_15s_26_1_1_U1551/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U1551/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U1551/tmp_product.
DSP Report: Generating DSP tmp_523_reg_137794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_523_reg_137794_reg is absorbed into DSP tmp_523_reg_137794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1912/tmp_product is absorbed into DSP tmp_523_reg_137794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_508_reg_137649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_508_reg_137649_reg is absorbed into DSP tmp_508_reg_137649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1897/tmp_product is absorbed into DSP tmp_508_reg_137649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_256_reg_135179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_256_reg_135179_reg is absorbed into DSP tmp_256_reg_135179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1645/tmp_product is absorbed into DSP tmp_256_reg_135179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_144_reg_134079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_144_reg_134079_reg is absorbed into DSP tmp_144_reg_134079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1533/tmp_product is absorbed into DSP tmp_144_reg_134079_reg.
DSP Report: Generating DSP tmp_443_reg_137009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_443_reg_137009_reg is absorbed into DSP tmp_443_reg_137009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1832/tmp_product is absorbed into DSP tmp_443_reg_137009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_411_reg_136699_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_411_reg_136699_reg is absorbed into DSP tmp_411_reg_136699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1800/tmp_product is absorbed into DSP tmp_411_reg_136699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_412_reg_136709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_412_reg_136709_reg is absorbed into DSP tmp_412_reg_136709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1801/tmp_product is absorbed into DSP tmp_412_reg_136709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_56_reg_133214_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_56_reg_133214_reg is absorbed into DSP tmp_56_reg_133214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1445/tmp_product is absorbed into DSP tmp_56_reg_133214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2070/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_57_reg_133224_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_57_reg_133224_reg is absorbed into DSP tmp_57_reg_133224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1446/tmp_product is absorbed into DSP tmp_57_reg_133224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2071/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_588_reg_138434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_588_reg_138434_reg is absorbed into DSP tmp_588_reg_138434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1977/tmp_product is absorbed into DSP tmp_588_reg_138434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1133_reg_138439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_582_reg_138374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_582_reg_138374_reg is absorbed into DSP tmp_582_reg_138374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1971/tmp_product is absorbed into DSP tmp_582_reg_138374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_579_reg_138344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_579_reg_138344_reg is absorbed into DSP tmp_579_reg_138344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1968/tmp_product is absorbed into DSP tmp_579_reg_138344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_576_reg_138314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_576_reg_138314_reg is absorbed into DSP tmp_576_reg_138314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1965/tmp_product is absorbed into DSP tmp_576_reg_138314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1109_reg_138319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_570_reg_138259_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_570_reg_138259_reg is absorbed into DSP tmp_570_reg_138259_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1959/tmp_product is absorbed into DSP tmp_570_reg_138259_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_549_reg_138049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_549_reg_138049_reg is absorbed into DSP tmp_549_reg_138049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1938/tmp_product is absorbed into DSP tmp_549_reg_138049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1057_reg_138054_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_547_reg_138029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_547_reg_138029_reg is absorbed into DSP tmp_547_reg_138029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1936/tmp_product is absorbed into DSP tmp_547_reg_138029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_546_reg_138019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_546_reg_138019_reg is absorbed into DSP tmp_546_reg_138019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1935/tmp_product is absorbed into DSP tmp_546_reg_138019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_535_reg_137914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_535_reg_137914_reg is absorbed into DSP tmp_535_reg_137914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1924/tmp_product is absorbed into DSP tmp_535_reg_137914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_536_reg_137924_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_536_reg_137924_reg is absorbed into DSP tmp_536_reg_137924_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1925/tmp_product is absorbed into DSP tmp_536_reg_137924_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_537_reg_137934_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_537_reg_137934_reg is absorbed into DSP tmp_537_reg_137934_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1926/tmp_product is absorbed into DSP tmp_537_reg_137934_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_529_reg_137854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_529_reg_137854_reg is absorbed into DSP tmp_529_reg_137854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1918/tmp_product is absorbed into DSP tmp_529_reg_137854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_534_reg_137904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_534_reg_137904_reg is absorbed into DSP tmp_534_reg_137904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1923/tmp_product is absorbed into DSP tmp_534_reg_137904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_532_reg_137884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_532_reg_137884_reg is absorbed into DSP tmp_532_reg_137884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1921/tmp_product is absorbed into DSP tmp_532_reg_137884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_530_reg_137864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_530_reg_137864_reg is absorbed into DSP tmp_530_reg_137864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1919/tmp_product is absorbed into DSP tmp_530_reg_137864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_531_reg_137874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_531_reg_137874_reg is absorbed into DSP tmp_531_reg_137874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1920/tmp_product is absorbed into DSP tmp_531_reg_137874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_548_reg_138039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_548_reg_138039_reg is absorbed into DSP tmp_548_reg_138039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1937/tmp_product is absorbed into DSP tmp_548_reg_138039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1055_reg_138044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_533_reg_137894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_533_reg_137894_reg is absorbed into DSP tmp_533_reg_137894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1922/tmp_product is absorbed into DSP tmp_533_reg_137894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1027_reg_137899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_520_reg_137764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_520_reg_137764_reg is absorbed into DSP tmp_520_reg_137764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1909/tmp_product is absorbed into DSP tmp_520_reg_137764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_495_reg_137519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_495_reg_137519_reg is absorbed into DSP tmp_495_reg_137519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1884/tmp_product is absorbed into DSP tmp_495_reg_137519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_53_reg_133184_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_53_reg_133184_reg is absorbed into DSP tmp_53_reg_133184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1442/tmp_product is absorbed into DSP tmp_53_reg_133184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2067/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_52_reg_133174_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_52_reg_133174_reg is absorbed into DSP tmp_52_reg_133174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1441/tmp_product is absorbed into DSP tmp_52_reg_133174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2066/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_54_reg_133194_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_54_reg_133194_reg is absorbed into DSP tmp_54_reg_133194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1443/tmp_product is absorbed into DSP tmp_54_reg_133194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2068/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_187_reg_134499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_134499_reg is absorbed into DSP tmp_187_reg_134499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1576/tmp_product is absorbed into DSP tmp_187_reg_134499_reg.
DSP Report: Generating DSP tmp_472_reg_137294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_472_reg_137294_reg is absorbed into DSP tmp_472_reg_137294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1861/tmp_product is absorbed into DSP tmp_472_reg_137294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_188_reg_134509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_188_reg_134509_reg is absorbed into DSP tmp_188_reg_134509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1577/tmp_product is absorbed into DSP tmp_188_reg_134509_reg.
DSP Report: Generating DSP tmp_73_reg_133384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_73_reg_133384_reg is absorbed into DSP tmp_73_reg_133384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1462/tmp_product is absorbed into DSP tmp_73_reg_133384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2087/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_447_reg_137049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_447_reg_137049_reg is absorbed into DSP tmp_447_reg_137049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1836/tmp_product is absorbed into DSP tmp_447_reg_137049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_116_reg_133804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_133804_reg is absorbed into DSP tmp_116_reg_133804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1505/tmp_product is absorbed into DSP tmp_116_reg_133804_reg.
DSP Report: Generating DSP tmp_424_reg_136824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_424_reg_136824_reg is absorbed into DSP tmp_424_reg_136824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1813/tmp_product is absorbed into DSP tmp_424_reg_136824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_18_reg_132844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_18_reg_132844_reg is absorbed into DSP tmp_18_reg_132844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1407/tmp_product is absorbed into DSP tmp_18_reg_132844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2032/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_132834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_132834_reg is absorbed into DSP tmp_17_reg_132834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1406/tmp_product is absorbed into DSP tmp_17_reg_132834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2031/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_108_reg_133724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_108_reg_133724_reg is absorbed into DSP tmp_108_reg_133724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1497/tmp_product is absorbed into DSP tmp_108_reg_133724_reg.
DSP Report: Generating DSP tmp_143_reg_134069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_143_reg_134069_reg is absorbed into DSP tmp_143_reg_134069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1532/tmp_product is absorbed into DSP tmp_143_reg_134069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_142_reg_134059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_134059_reg is absorbed into DSP tmp_142_reg_134059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1531/tmp_product is absorbed into DSP tmp_142_reg_134059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_110_reg_133744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_110_reg_133744_reg is absorbed into DSP tmp_110_reg_133744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1499/tmp_product is absorbed into DSP tmp_110_reg_133744_reg.
DSP Report: Generating DSP tmp_212_reg_134744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_212_reg_134744_reg is absorbed into DSP tmp_212_reg_134744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1601/tmp_product is absorbed into DSP tmp_212_reg_134744_reg.
DSP Report: Generating DSP tmp_105_reg_133694_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_133694_reg is absorbed into DSP tmp_105_reg_133694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1494/tmp_product is absorbed into DSP tmp_105_reg_133694_reg.
DSP Report: Generating DSP tmp_62_reg_133274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_62_reg_133274_reg is absorbed into DSP tmp_62_reg_133274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1451/tmp_product is absorbed into DSP tmp_62_reg_133274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2076/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_63_reg_133284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_63_reg_133284_reg is absorbed into DSP tmp_63_reg_133284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1452/tmp_product is absorbed into DSP tmp_63_reg_133284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2077/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_449_reg_137069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_449_reg_137069_reg is absorbed into DSP tmp_449_reg_137069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1838/tmp_product is absorbed into DSP tmp_449_reg_137069_reg.
DSP Report: Generating DSP tmp_213_reg_134754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_213_reg_134754_reg is absorbed into DSP tmp_213_reg_134754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1602/tmp_product is absorbed into DSP tmp_213_reg_134754_reg.
DSP Report: Generating DSP tmp_119_reg_133834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_119_reg_133834_reg is absorbed into DSP tmp_119_reg_133834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1508/tmp_product is absorbed into DSP tmp_119_reg_133834_reg.
DSP Report: Generating DSP tmp_370_reg_136294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_370_reg_136294_reg is absorbed into DSP tmp_370_reg_136294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1759/tmp_product is absorbed into DSP tmp_370_reg_136294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_372_reg_136314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_372_reg_136314_reg is absorbed into DSP tmp_372_reg_136314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1761/tmp_product is absorbed into DSP tmp_372_reg_136314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_117_reg_133814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_133814_reg is absorbed into DSP tmp_117_reg_133814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1506/tmp_product is absorbed into DSP tmp_117_reg_133814_reg.
DSP Report: Generating DSP tmp_112_reg_133764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_112_reg_133764_reg is absorbed into DSP tmp_112_reg_133764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1501/tmp_product is absorbed into DSP tmp_112_reg_133764_reg.
DSP Report: Generating DSP tmp_246_reg_135079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_246_reg_135079_reg is absorbed into DSP tmp_246_reg_135079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1635/tmp_product is absorbed into DSP tmp_246_reg_135079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_245_reg_135069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_245_reg_135069_reg is absorbed into DSP tmp_245_reg_135069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1634/tmp_product is absorbed into DSP tmp_245_reg_135069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_140_reg_134039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_140_reg_134039_reg is absorbed into DSP tmp_140_reg_134039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1529/tmp_product is absorbed into DSP tmp_140_reg_134039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2154/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_139_reg_134029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_134029_reg is absorbed into DSP tmp_139_reg_134029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1528/tmp_product is absorbed into DSP tmp_139_reg_134029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_141_reg_134049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_141_reg_134049_reg is absorbed into DSP tmp_141_reg_134049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1530/tmp_product is absorbed into DSP tmp_141_reg_134049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_198_reg_134609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_198_reg_134609_reg is absorbed into DSP tmp_198_reg_134609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1587/tmp_product is absorbed into DSP tmp_198_reg_134609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2212/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_184_reg_134469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_184_reg_134469_reg is absorbed into DSP tmp_184_reg_134469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1573/tmp_product is absorbed into DSP tmp_184_reg_134469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2198/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_374_reg_136334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_374_reg_136334_reg is absorbed into DSP tmp_374_reg_136334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1763/tmp_product is absorbed into DSP tmp_374_reg_136334_reg.
DSP Report: Generating DSP tmp_202_reg_134649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_134649_reg is absorbed into DSP tmp_202_reg_134649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1591/tmp_product is absorbed into DSP tmp_202_reg_134649_reg.
DSP Report: Generating DSP tmp_201_reg_134639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_201_reg_134639_reg is absorbed into DSP tmp_201_reg_134639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1590/tmp_product is absorbed into DSP tmp_201_reg_134639_reg.
DSP Report: Generating DSP tmp_111_reg_133754_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_111_reg_133754_reg is absorbed into DSP tmp_111_reg_133754_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1500/tmp_product is absorbed into DSP tmp_111_reg_133754_reg.
DSP Report: Generating DSP tmp_203_reg_134659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_134659_reg is absorbed into DSP tmp_203_reg_134659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1592/tmp_product is absorbed into DSP tmp_203_reg_134659_reg.
DSP Report: Generating DSP tmp_156_reg_134194_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_156_reg_134194_reg is absorbed into DSP tmp_156_reg_134194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1545/tmp_product is absorbed into DSP tmp_156_reg_134194_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_157_reg_134204_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_134204_reg is absorbed into DSP tmp_157_reg_134204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1546/tmp_product is absorbed into DSP tmp_157_reg_134204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2171/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_587_reg_138424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_587_reg_138424_reg is absorbed into DSP tmp_587_reg_138424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1976/tmp_product is absorbed into DSP tmp_587_reg_138424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1131_reg_138429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_527_reg_137834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_527_reg_137834_reg is absorbed into DSP tmp_527_reg_137834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1916/tmp_product is absorbed into DSP tmp_527_reg_137834_reg.
DSP Report: Generating DSP tmp_526_reg_137824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_526_reg_137824_reg is absorbed into DSP tmp_526_reg_137824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1915/tmp_product is absorbed into DSP tmp_526_reg_137824_reg.
DSP Report: Generating DSP tmp_224_reg_134864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_224_reg_134864_reg is absorbed into DSP tmp_224_reg_134864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1613/tmp_product is absorbed into DSP tmp_224_reg_134864_reg.
DSP Report: Generating DSP tmp_70_reg_133354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_70_reg_133354_reg is absorbed into DSP tmp_70_reg_133354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1459/tmp_product is absorbed into DSP tmp_70_reg_133354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2084/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_72_reg_133374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_72_reg_133374_reg is absorbed into DSP tmp_72_reg_133374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1461/tmp_product is absorbed into DSP tmp_72_reg_133374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2086/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_528_reg_137844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_528_reg_137844_reg is absorbed into DSP tmp_528_reg_137844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1917/tmp_product is absorbed into DSP tmp_528_reg_137844_reg.
DSP Report: Generating DSP tmp_226_reg_134884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_226_reg_134884_reg is absorbed into DSP tmp_226_reg_134884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1615/tmp_product is absorbed into DSP tmp_226_reg_134884_reg.
DSP Report: Generating DSP tmp_321_reg_135814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_321_reg_135814_reg is absorbed into DSP tmp_321_reg_135814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1710/tmp_product is absorbed into DSP tmp_321_reg_135814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_310_reg_135709_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_310_reg_135709_reg is absorbed into DSP tmp_310_reg_135709_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1699/tmp_product is absorbed into DSP tmp_310_reg_135709_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_312_reg_135724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_312_reg_135724_reg is absorbed into DSP tmp_312_reg_135724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1701/tmp_product is absorbed into DSP tmp_312_reg_135724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_313_reg_135734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_313_reg_135734_reg is absorbed into DSP tmp_313_reg_135734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1702/tmp_product is absorbed into DSP tmp_313_reg_135734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_311_reg_135719_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_311_reg_135719_reg is absorbed into DSP tmp_311_reg_135719_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1700/tmp_product is absorbed into DSP tmp_311_reg_135719_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2325/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_299_reg_135599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_299_reg_135599_reg is absorbed into DSP tmp_299_reg_135599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1688/tmp_product is absorbed into DSP tmp_299_reg_135599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_304_reg_135649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_304_reg_135649_reg is absorbed into DSP tmp_304_reg_135649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1693/tmp_product is absorbed into DSP tmp_304_reg_135649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_309_reg_135699_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_309_reg_135699_reg is absorbed into DSP tmp_309_reg_135699_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1698/tmp_product is absorbed into DSP tmp_309_reg_135699_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_307_reg_135679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_135679_reg is absorbed into DSP tmp_307_reg_135679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1696/tmp_product is absorbed into DSP tmp_307_reg_135679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_305_reg_135659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_305_reg_135659_reg is absorbed into DSP tmp_305_reg_135659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1694/tmp_product is absorbed into DSP tmp_305_reg_135659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_306_reg_135669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_306_reg_135669_reg is absorbed into DSP tmp_306_reg_135669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1695/tmp_product is absorbed into DSP tmp_306_reg_135669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_132814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_15_reg_132814_reg is absorbed into DSP tmp_15_reg_132814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1404/tmp_product is absorbed into DSP tmp_15_reg_132814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2029/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_14_reg_132804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_14_reg_132804_reg is absorbed into DSP tmp_14_reg_132804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1403/tmp_product is absorbed into DSP tmp_14_reg_132804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2028/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_132824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_16_reg_132824_reg is absorbed into DSP tmp_16_reg_132824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1405/tmp_product is absorbed into DSP tmp_16_reg_132824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2030/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_617_reg_138719_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_617_reg_138719_reg is absorbed into DSP tmp_617_reg_138719_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2006/tmp_product is absorbed into DSP tmp_617_reg_138719_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1189_reg_138724_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_618_reg_138729_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_618_reg_138729_reg is absorbed into DSP tmp_618_reg_138729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2007/tmp_product is absorbed into DSP tmp_618_reg_138729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_249_reg_135109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_135109_reg is absorbed into DSP tmp_249_reg_135109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1638/tmp_product is absorbed into DSP tmp_249_reg_135109_reg.
DSP Report: Generating DSP tmp_83_reg_133479_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_133479_reg is absorbed into DSP tmp_83_reg_133479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1472/tmp_product is absorbed into DSP tmp_83_reg_133479_reg.
DSP Report: Generating DSP tmp_85_reg_133499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_85_reg_133499_reg is absorbed into DSP tmp_85_reg_133499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1474/tmp_product is absorbed into DSP tmp_85_reg_133499_reg.
DSP Report: Generating DSP tmp_80_reg_133449_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_80_reg_133449_reg is absorbed into DSP tmp_80_reg_133449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1469/tmp_product is absorbed into DSP tmp_80_reg_133449_reg.
DSP Report: Generating DSP tmp_48_reg_133139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_48_reg_133139_reg is absorbed into DSP tmp_48_reg_133139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1437/tmp_product is absorbed into DSP tmp_48_reg_133139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2062/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_34_reg_132999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_34_reg_132999_reg is absorbed into DSP tmp_34_reg_132999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1423/tmp_product is absorbed into DSP tmp_34_reg_132999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2048/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_274_reg_135354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_274_reg_135354_reg is absorbed into DSP tmp_274_reg_135354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1663/tmp_product is absorbed into DSP tmp_274_reg_135354_reg.
DSP Report: Generating DSP tmp_602_reg_138569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_602_reg_138569_reg is absorbed into DSP tmp_602_reg_138569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1991/tmp_product is absorbed into DSP tmp_602_reg_138569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1159_reg_138574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_601_reg_138559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_601_reg_138559_reg is absorbed into DSP tmp_601_reg_138559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1990/tmp_product is absorbed into DSP tmp_601_reg_138559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1157_reg_138564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_603_reg_138579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_603_reg_138579_reg is absorbed into DSP tmp_603_reg_138579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1992/tmp_product is absorbed into DSP tmp_603_reg_138579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_320_reg_135804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_320_reg_135804_reg is absorbed into DSP tmp_320_reg_135804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1709/tmp_product is absorbed into DSP tmp_320_reg_135804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_86_reg_133509_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_86_reg_133509_reg is absorbed into DSP tmp_86_reg_133509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1475/tmp_product is absorbed into DSP tmp_86_reg_133509_reg.
DSP Report: Generating DSP tmp_123_reg_133874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_123_reg_133874_reg is absorbed into DSP tmp_123_reg_133874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1512/tmp_product is absorbed into DSP tmp_123_reg_133874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2137/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_109_reg_133734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_109_reg_133734_reg is absorbed into DSP tmp_109_reg_133734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1498/tmp_product is absorbed into DSP tmp_109_reg_133734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2123/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_614_reg_138689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_614_reg_138689_reg is absorbed into DSP tmp_614_reg_138689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2003/tmp_product is absorbed into DSP tmp_614_reg_138689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1183_reg_138694_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_613_reg_138679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_613_reg_138679_reg is absorbed into DSP tmp_613_reg_138679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2002/tmp_product is absorbed into DSP tmp_613_reg_138679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1181_reg_138684_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_96_reg_133609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_96_reg_133609_reg is absorbed into DSP tmp_96_reg_133609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1485/tmp_product is absorbed into DSP tmp_96_reg_133609_reg.
DSP Report: Generating DSP tmp_221_reg_134834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_221_reg_134834_reg is absorbed into DSP tmp_221_reg_134834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1610/tmp_product is absorbed into DSP tmp_221_reg_134834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_220_reg_134824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_220_reg_134824_reg is absorbed into DSP tmp_220_reg_134824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1609/tmp_product is absorbed into DSP tmp_220_reg_134824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_222_reg_134844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_222_reg_134844_reg is absorbed into DSP tmp_222_reg_134844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1611/tmp_product is absorbed into DSP tmp_222_reg_134844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_211_reg_134734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_211_reg_134734_reg is absorbed into DSP tmp_211_reg_134734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1600/tmp_product is absorbed into DSP tmp_211_reg_134734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_207_reg_134699_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_207_reg_134699_reg is absorbed into DSP tmp_207_reg_134699_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1596/tmp_product is absorbed into DSP tmp_207_reg_134699_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2221/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_199_reg_134619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_199_reg_134619_reg is absorbed into DSP tmp_199_reg_134619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1588/tmp_product is absorbed into DSP tmp_199_reg_134619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_204_reg_134669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_204_reg_134669_reg is absorbed into DSP tmp_204_reg_134669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1593/tmp_product is absorbed into DSP tmp_204_reg_134669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_210_reg_134724_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_210_reg_134724_reg is absorbed into DSP tmp_210_reg_134724_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1599/tmp_product is absorbed into DSP tmp_210_reg_134724_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_208_reg_134704_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_208_reg_134704_reg is absorbed into DSP tmp_208_reg_134704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1597/tmp_product is absorbed into DSP tmp_208_reg_134704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_205_reg_134679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_134679_reg is absorbed into DSP tmp_205_reg_134679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1594/tmp_product is absorbed into DSP tmp_205_reg_134679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_206_reg_134689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_206_reg_134689_reg is absorbed into DSP tmp_206_reg_134689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1595/tmp_product is absorbed into DSP tmp_206_reg_134689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_223_reg_134854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_134854_reg is absorbed into DSP tmp_223_reg_134854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1612/tmp_product is absorbed into DSP tmp_223_reg_134854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_209_reg_134714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_134714_reg is absorbed into DSP tmp_209_reg_134714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1598/tmp_product is absorbed into DSP tmp_209_reg_134714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_399_reg_136579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_399_reg_136579_reg is absorbed into DSP tmp_399_reg_136579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1788/tmp_product is absorbed into DSP tmp_399_reg_136579_reg.
DSP Report: Generating DSP tmp_87_reg_133519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_133519_reg is absorbed into DSP tmp_87_reg_133519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1476/tmp_product is absorbed into DSP tmp_87_reg_133519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2101/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_88_reg_133529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_88_reg_133529_reg is absorbed into DSP tmp_88_reg_133529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1477/tmp_product is absorbed into DSP tmp_88_reg_133529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2102/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_81_reg_133459_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_81_reg_133459_reg is absorbed into DSP tmp_81_reg_133459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1470/tmp_product is absorbed into DSP tmp_81_reg_133459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2095/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_82_reg_133469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_82_reg_133469_reg is absorbed into DSP tmp_82_reg_133469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1471/tmp_product is absorbed into DSP tmp_82_reg_133469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2096/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_78_reg_133429_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_78_reg_133429_reg is absorbed into DSP tmp_78_reg_133429_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1467/tmp_product is absorbed into DSP tmp_78_reg_133429_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2092/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_76_reg_133414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_76_reg_133414_reg is absorbed into DSP tmp_76_reg_133414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1465/tmp_product is absorbed into DSP tmp_76_reg_133414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2090/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_79_reg_133439_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_133439_reg is absorbed into DSP tmp_79_reg_133439_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1468/tmp_product is absorbed into DSP tmp_79_reg_133439_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_90_reg_133549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_90_reg_133549_reg is absorbed into DSP tmp_90_reg_133549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1479/tmp_product is absorbed into DSP tmp_90_reg_133549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2104/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_89_reg_133539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_89_reg_133539_reg is absorbed into DSP tmp_89_reg_133539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1478/tmp_product is absorbed into DSP tmp_89_reg_133539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2103/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_91_reg_133559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_91_reg_133559_reg is absorbed into DSP tmp_91_reg_133559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1480/tmp_product is absorbed into DSP tmp_91_reg_133559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2105/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_98_reg_133629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_98_reg_133629_reg is absorbed into DSP tmp_98_reg_133629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1487/tmp_product is absorbed into DSP tmp_98_reg_133629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2112/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_84_reg_133489_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_84_reg_133489_reg is absorbed into DSP tmp_84_reg_133489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1473/tmp_product is absorbed into DSP tmp_84_reg_133489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2098/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_49_reg_133149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_133149_reg is absorbed into DSP tmp_49_reg_133149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1438/tmp_product is absorbed into DSP tmp_49_reg_133149_reg.
DSP Report: Generating DSP tmp_24_reg_132904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_24_reg_132904_reg is absorbed into DSP tmp_24_reg_132904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1413/tmp_product is absorbed into DSP tmp_24_reg_132904_reg.
DSP Report: Generating DSP tmp_115_reg_133794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_115_reg_133794_reg is absorbed into DSP tmp_115_reg_133794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1504/tmp_product is absorbed into DSP tmp_115_reg_133794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_223_reg_133799_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2129/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_293_reg_135539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_293_reg_135539_reg is absorbed into DSP tmp_293_reg_135539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1682/tmp_product is absorbed into DSP tmp_293_reg_135539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_565_reg_135544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_292_reg_135529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_135529_reg is absorbed into DSP tmp_292_reg_135529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1681/tmp_product is absorbed into DSP tmp_292_reg_135529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_563_reg_135534_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_102_reg_133669_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_102_reg_133669_reg is absorbed into DSP tmp_102_reg_133669_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1491/tmp_product is absorbed into DSP tmp_102_reg_133669_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_199_reg_133674_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2116/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_101_reg_133659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_133659_reg is absorbed into DSP tmp_101_reg_133659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1490/tmp_product is absorbed into DSP tmp_101_reg_133659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_197_reg_133664_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2115/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_104_reg_133684_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_104_reg_133684_reg is absorbed into DSP tmp_104_reg_133684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1493/tmp_product is absorbed into DSP tmp_104_reg_133684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_201_reg_133689_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2118/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_132914_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_25_reg_132914_reg is absorbed into DSP tmp_25_reg_132914_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1414/tmp_product is absorbed into DSP tmp_25_reg_132914_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_26_reg_132919_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_26_reg_132919_reg is absorbed into DSP tmp_26_reg_132919_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1415/tmp_product is absorbed into DSP tmp_26_reg_132919_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_51_reg_132924_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2040/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_620_reg_138749_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_620_reg_138749_reg is absorbed into DSP tmp_620_reg_138749_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2009/tmp_product is absorbed into DSP tmp_620_reg_138749_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_623_reg_138779_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_623_reg_138779_reg is absorbed into DSP tmp_623_reg_138779_reg.
DSP Report: operator mul_16s_13s_26_1_1_U2012/tmp_product is absorbed into DSP tmp_623_reg_138779_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2637/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2637/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2637/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2637/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2637/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_600_reg_138549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_600_reg_138549_reg is absorbed into DSP tmp_600_reg_138549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1989/tmp_product is absorbed into DSP tmp_600_reg_138549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1155_reg_138554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_604_reg_138589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_604_reg_138589_reg is absorbed into DSP tmp_604_reg_138589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1993/tmp_product is absorbed into DSP tmp_604_reg_138589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_622_reg_138769_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_622_reg_138769_reg is absorbed into DSP tmp_622_reg_138769_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2011/tmp_product is absorbed into DSP tmp_622_reg_138769_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1199_reg_138774_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_608_reg_138629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_608_reg_138629_reg is absorbed into DSP tmp_608_reg_138629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1997/tmp_product is absorbed into DSP tmp_608_reg_138629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1171_reg_138634_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_322_reg_135824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_322_reg_135824_reg is absorbed into DSP tmp_322_reg_135824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1711/tmp_product is absorbed into DSP tmp_322_reg_135824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_621_reg_135829_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_133109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_45_reg_133109_reg is absorbed into DSP tmp_45_reg_133109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1434/tmp_product is absorbed into DSP tmp_45_reg_133109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_89_reg_133114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2059/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_133129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_47_reg_133129_reg is absorbed into DSP tmp_47_reg_133129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1436/tmp_product is absorbed into DSP tmp_47_reg_133129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_93_reg_133134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2061/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_318_reg_135784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_318_reg_135784_reg is absorbed into DSP tmp_318_reg_135784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1707/tmp_product is absorbed into DSP tmp_318_reg_135784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_613_reg_135789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_317_reg_135774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_135774_reg is absorbed into DSP tmp_317_reg_135774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1706/tmp_product is absorbed into DSP tmp_317_reg_135774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_611_reg_135779_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_319_reg_135794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_319_reg_135794_reg is absorbed into DSP tmp_319_reg_135794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1708/tmp_product is absorbed into DSP tmp_319_reg_135794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_615_reg_135799_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_295_reg_135559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_135559_reg is absorbed into DSP tmp_295_reg_135559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1684/tmp_product is absorbed into DSP tmp_295_reg_135559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_569_reg_135564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_297_reg_135579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_135579_reg is absorbed into DSP tmp_297_reg_135579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1686/tmp_product is absorbed into DSP tmp_297_reg_135579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_573_reg_135584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_323_reg_135834_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_323_reg_135834_reg is absorbed into DSP tmp_323_reg_135834_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1712/tmp_product is absorbed into DSP tmp_323_reg_135834_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_623_reg_135839_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_308_reg_135689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_308_reg_135689_reg is absorbed into DSP tmp_308_reg_135689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1697/tmp_product is absorbed into DSP tmp_308_reg_135689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_595_reg_135694_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_343_reg_136029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_343_reg_136029_reg is absorbed into DSP tmp_343_reg_136029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1732/tmp_product is absorbed into DSP tmp_343_reg_136029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_661_reg_136034_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_342_reg_136019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_342_reg_136019_reg is absorbed into DSP tmp_342_reg_136019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1731/tmp_product is absorbed into DSP tmp_342_reg_136019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_659_reg_136024_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_337_reg_135974_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_337_reg_135974_reg is absorbed into DSP tmp_337_reg_135974_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1726/tmp_product is absorbed into DSP tmp_337_reg_135974_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2351/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_324_reg_135844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_324_reg_135844_reg is absorbed into DSP tmp_324_reg_135844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1713/tmp_product is absorbed into DSP tmp_324_reg_135844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_625_reg_135849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_325_reg_135854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_325_reg_135854_reg is absorbed into DSP tmp_325_reg_135854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1714/tmp_product is absorbed into DSP tmp_325_reg_135854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_627_reg_135859_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_132694_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_8_reg_132694_reg is absorbed into DSP tmp_8_reg_132694_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1392/tmp_product is absorbed into DSP tmp_8_reg_132694_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_7_reg_132699_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2017/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_6_reg_132684_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_6_reg_132684_reg is absorbed into DSP tmp_6_reg_132684_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1391/tmp_product is absorbed into DSP tmp_6_reg_132684_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_5_reg_132689_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2016/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_s_reg_132704_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_132704_reg is absorbed into DSP tmp_s_reg_132704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1393/tmp_product is absorbed into DSP tmp_s_reg_132704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_9_reg_132709_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2018/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_326_reg_135864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_326_reg_135864_reg is absorbed into DSP tmp_326_reg_135864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1715/tmp_product is absorbed into DSP tmp_326_reg_135864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_629_reg_135869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_328_reg_135884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_328_reg_135884_reg is absorbed into DSP tmp_328_reg_135884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1717/tmp_product is absorbed into DSP tmp_328_reg_135884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_633_reg_135889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_193_reg_134559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_134559_reg is absorbed into DSP tmp_193_reg_134559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1582/tmp_product is absorbed into DSP tmp_193_reg_134559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_373_reg_134564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2207/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_194_reg_134569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_194_reg_134569_reg is absorbed into DSP tmp_194_reg_134569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1583/tmp_product is absorbed into DSP tmp_194_reg_134569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_375_reg_134574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2208/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_351_reg_136109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_351_reg_136109_reg is absorbed into DSP tmp_351_reg_136109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1740/tmp_product is absorbed into DSP tmp_351_reg_136109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_677_reg_136114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_353_reg_136129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_353_reg_136129_reg is absorbed into DSP tmp_353_reg_136129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1742/tmp_product is absorbed into DSP tmp_353_reg_136129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_681_reg_136134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_358_reg_136179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_358_reg_136179_reg is absorbed into DSP tmp_358_reg_136179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1747/tmp_product is absorbed into DSP tmp_358_reg_136179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_691_reg_136184_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_395_reg_136539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_395_reg_136539_reg is absorbed into DSP tmp_395_reg_136539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1784/tmp_product is absorbed into DSP tmp_395_reg_136539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_761_reg_136544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_397_reg_136559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_397_reg_136559_reg is absorbed into DSP tmp_397_reg_136559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1786/tmp_product is absorbed into DSP tmp_397_reg_136559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_765_reg_136564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_567_reg_138229_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_567_reg_138229_reg is absorbed into DSP tmp_567_reg_138229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1956/tmp_product is absorbed into DSP tmp_567_reg_138229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1093_reg_138234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_566_reg_138219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_566_reg_138219_reg is absorbed into DSP tmp_566_reg_138219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1955/tmp_product is absorbed into DSP tmp_566_reg_138219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1091_reg_138224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_568_reg_138239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_568_reg_138239_reg is absorbed into DSP tmp_568_reg_138239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1957/tmp_product is absorbed into DSP tmp_568_reg_138239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1095_reg_138244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_572_reg_138274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_572_reg_138274_reg is absorbed into DSP tmp_572_reg_138274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1961/tmp_product is absorbed into DSP tmp_572_reg_138274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1101_reg_138279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_67_reg_133324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_133324_reg is absorbed into DSP tmp_67_reg_133324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1456/tmp_product is absorbed into DSP tmp_67_reg_133324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_131_reg_133329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2081/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_69_reg_133344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_69_reg_133344_reg is absorbed into DSP tmp_69_reg_133344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1458/tmp_product is absorbed into DSP tmp_69_reg_133344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_135_reg_133349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2083/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_376_reg_136354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_376_reg_136354_reg is absorbed into DSP tmp_376_reg_136354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1765/tmp_product is absorbed into DSP tmp_376_reg_136354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_725_reg_136359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_378_reg_136374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_378_reg_136374_reg is absorbed into DSP tmp_378_reg_136374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1767/tmp_product is absorbed into DSP tmp_378_reg_136374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_729_reg_136379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_195_reg_134579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_195_reg_134579_reg is absorbed into DSP tmp_195_reg_134579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1584/tmp_product is absorbed into DSP tmp_195_reg_134579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_377_reg_134584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2209/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_197_reg_134599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_134599_reg is absorbed into DSP tmp_197_reg_134599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1586/tmp_product is absorbed into DSP tmp_197_reg_134599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_381_reg_134604_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2211/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_20_reg_132864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_20_reg_132864_reg is absorbed into DSP tmp_20_reg_132864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1409/tmp_product is absorbed into DSP tmp_20_reg_132864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_41_reg_132869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2034/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_132884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_22_reg_132884_reg is absorbed into DSP tmp_22_reg_132884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1411/tmp_product is absorbed into DSP tmp_22_reg_132884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_45_reg_132889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2036/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_170_reg_134334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_170_reg_134334_reg is absorbed into DSP tmp_170_reg_134334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1559/tmp_product is absorbed into DSP tmp_170_reg_134334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_329_reg_134339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_172_reg_134354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_172_reg_134354_reg is absorbed into DSP tmp_172_reg_134354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1561/tmp_product is absorbed into DSP tmp_172_reg_134354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_333_reg_134359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_163_reg_134264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_134264_reg is absorbed into DSP tmp_163_reg_134264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1552/tmp_product is absorbed into DSP tmp_163_reg_134264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_315_reg_134269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_168_reg_134314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_168_reg_134314_reg is absorbed into DSP tmp_168_reg_134314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1557/tmp_product is absorbed into DSP tmp_168_reg_134314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_325_reg_134319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2182/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_167_reg_134304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_167_reg_134304_reg is absorbed into DSP tmp_167_reg_134304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1556/tmp_product is absorbed into DSP tmp_167_reg_134304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_323_reg_134309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_169_reg_134324_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_169_reg_134324_reg is absorbed into DSP tmp_169_reg_134324_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1558/tmp_product is absorbed into DSP tmp_169_reg_134324_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_327_reg_134329_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_149_reg_134129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_149_reg_134129_reg is absorbed into DSP tmp_149_reg_134129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1538/tmp_product is absorbed into DSP tmp_149_reg_134129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_289_reg_134134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_150_reg_134139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_150_reg_134139_reg is absorbed into DSP tmp_150_reg_134139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1539/tmp_product is absorbed into DSP tmp_150_reg_134139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_291_reg_134144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_154_reg_134179_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_154_reg_134179_reg is absorbed into DSP tmp_154_reg_134179_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1543/tmp_product is absorbed into DSP tmp_154_reg_134179_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_158_reg_134214_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_158_reg_134214_reg is absorbed into DSP tmp_158_reg_134214_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1547/tmp_product is absorbed into DSP tmp_158_reg_134214_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_151_reg_134149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_151_reg_134149_reg is absorbed into DSP tmp_151_reg_134149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1540/tmp_product is absorbed into DSP tmp_151_reg_134149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_293_reg_134154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2165/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_153_reg_134169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_153_reg_134169_reg is absorbed into DSP tmp_153_reg_134169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1542/tmp_product is absorbed into DSP tmp_153_reg_134169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_297_reg_134174_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_165_reg_134284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_165_reg_134284_reg is absorbed into DSP tmp_165_reg_134284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1554/tmp_product is absorbed into DSP tmp_165_reg_134284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_319_reg_134289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_164_reg_134274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_164_reg_134274_reg is absorbed into DSP tmp_164_reg_134274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1553/tmp_product is absorbed into DSP tmp_164_reg_134274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_317_reg_134279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_166_reg_134294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_166_reg_134294_reg is absorbed into DSP tmp_166_reg_134294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1555/tmp_product is absorbed into DSP tmp_166_reg_134294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_321_reg_134299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_173_reg_134364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_173_reg_134364_reg is absorbed into DSP tmp_173_reg_134364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1562/tmp_product is absorbed into DSP tmp_173_reg_134364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_335_reg_134369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2187/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_159_reg_134224_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_159_reg_134224_reg is absorbed into DSP tmp_159_reg_134224_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1548/tmp_product is absorbed into DSP tmp_159_reg_134224_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_307_reg_134229_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_51_reg_133169_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_51_reg_133169_reg is absorbed into DSP tmp_51_reg_133169_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1440/tmp_product is absorbed into DSP tmp_51_reg_133169_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2065/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_502_reg_137589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_502_reg_137589_reg is absorbed into DSP tmp_502_reg_137589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1891/tmp_product is absorbed into DSP tmp_502_reg_137589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_967_reg_137594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_501_reg_137579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_501_reg_137579_reg is absorbed into DSP tmp_501_reg_137579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1890/tmp_product is absorbed into DSP tmp_501_reg_137579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_965_reg_137584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_503_reg_137599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_503_reg_137599_reg is absorbed into DSP tmp_503_reg_137599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1892/tmp_product is absorbed into DSP tmp_503_reg_137599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_969_reg_137604_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_251_reg_135129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_251_reg_135129_reg is absorbed into DSP tmp_251_reg_135129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1640/tmp_product is absorbed into DSP tmp_251_reg_135129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_485_reg_135134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_423_reg_136814_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_423_reg_136814_reg is absorbed into DSP tmp_423_reg_136814_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1812/tmp_product is absorbed into DSP tmp_423_reg_136814_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_815_reg_136819_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_522_reg_137784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_522_reg_137784_reg is absorbed into DSP tmp_522_reg_137784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1911/tmp_product is absorbed into DSP tmp_522_reg_137784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1005_reg_137789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_498_reg_137549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_498_reg_137549_reg is absorbed into DSP tmp_498_reg_137549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1887/tmp_product is absorbed into DSP tmp_498_reg_137549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_959_reg_137554_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_483_reg_137404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_483_reg_137404_reg is absorbed into DSP tmp_483_reg_137404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1872/tmp_product is absorbed into DSP tmp_483_reg_137404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_931_reg_137409_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_477_reg_137344_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_477_reg_137344_reg is absorbed into DSP tmp_477_reg_137344_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1866/tmp_product is absorbed into DSP tmp_477_reg_137344_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_919_reg_137349_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_476_reg_137334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_476_reg_137334_reg is absorbed into DSP tmp_476_reg_137334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1865/tmp_product is absorbed into DSP tmp_476_reg_137334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_917_reg_137339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_478_reg_137354_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_478_reg_137354_reg is absorbed into DSP tmp_478_reg_137354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1867/tmp_product is absorbed into DSP tmp_478_reg_137354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_921_reg_137359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_474_reg_137314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_474_reg_137314_reg is absorbed into DSP tmp_474_reg_137314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1863/tmp_product is absorbed into DSP tmp_474_reg_137314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_913_reg_137319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_497_reg_137539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_497_reg_137539_reg is absorbed into DSP tmp_497_reg_137539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1886/tmp_product is absorbed into DSP tmp_497_reg_137539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_957_reg_137544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_259_reg_135209_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_259_reg_135209_reg is absorbed into DSP tmp_259_reg_135209_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1648/tmp_product is absorbed into DSP tmp_259_reg_135209_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2273/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_250_reg_135119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_250_reg_135119_reg is absorbed into DSP tmp_250_reg_135119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1639/tmp_product is absorbed into DSP tmp_250_reg_135119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_135124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_268_reg_135294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_268_reg_135294_reg is absorbed into DSP tmp_268_reg_135294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1657/tmp_product is absorbed into DSP tmp_268_reg_135294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_517_reg_135299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_267_reg_135284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_267_reg_135284_reg is absorbed into DSP tmp_267_reg_135284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1656/tmp_product is absorbed into DSP tmp_267_reg_135284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_515_reg_135289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_269_reg_135304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_269_reg_135304_reg is absorbed into DSP tmp_269_reg_135304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1658/tmp_product is absorbed into DSP tmp_269_reg_135304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_519_reg_135309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_103_reg_133679_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_103_reg_133679_reg is absorbed into DSP tmp_103_reg_133679_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1492/tmp_product is absorbed into DSP tmp_103_reg_133679_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2117/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_99_reg_133639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_133639_reg is absorbed into DSP tmp_99_reg_133639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1488/tmp_product is absorbed into DSP tmp_99_reg_133639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_193_reg_133644_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2113/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_100_reg_133649_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_100_reg_133649_reg is absorbed into DSP tmp_100_reg_133649_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1489/tmp_product is absorbed into DSP tmp_100_reg_133649_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_195_reg_133654_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2114/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_262_reg_135234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_262_reg_135234_reg is absorbed into DSP tmp_262_reg_135234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1651/tmp_product is absorbed into DSP tmp_262_reg_135234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_505_reg_135239_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_263_reg_135244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_263_reg_135244_reg is absorbed into DSP tmp_263_reg_135244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1652/tmp_product is absorbed into DSP tmp_263_reg_135244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_507_reg_135249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_65_reg_133304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_65_reg_133304_reg is absorbed into DSP tmp_65_reg_133304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1454/tmp_product is absorbed into DSP tmp_65_reg_133304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_127_reg_133309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2079/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_64_reg_133294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_64_reg_133294_reg is absorbed into DSP tmp_64_reg_133294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1453/tmp_product is absorbed into DSP tmp_64_reg_133294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_125_reg_133299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2078/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_66_reg_133314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_66_reg_133314_reg is absorbed into DSP tmp_66_reg_133314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1455/tmp_product is absorbed into DSP tmp_66_reg_133314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_129_reg_133319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2080/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_127_reg_133914_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_133914_reg is absorbed into DSP tmp_127_reg_133914_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1516/tmp_product is absorbed into DSP tmp_127_reg_133914_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_247_reg_133919_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_59_reg_133244_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_59_reg_133244_reg is absorbed into DSP tmp_59_reg_133244_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1448/tmp_product is absorbed into DSP tmp_59_reg_133244_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_115_reg_133249_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2073/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_387_reg_136464_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_387_reg_136464_reg is absorbed into DSP tmp_387_reg_136464_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1776/tmp_product is absorbed into DSP tmp_387_reg_136464_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_747_reg_136469_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_366_reg_136254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_366_reg_136254_reg is absorbed into DSP tmp_366_reg_136254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1755/tmp_product is absorbed into DSP tmp_366_reg_136254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_705_reg_136259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_270_reg_135314_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_270_reg_135314_reg is absorbed into DSP tmp_270_reg_135314_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1659/tmp_product is absorbed into DSP tmp_270_reg_135314_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_521_reg_135319_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_272_reg_135334_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_272_reg_135334_reg is absorbed into DSP tmp_272_reg_135334_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1661/tmp_product is absorbed into DSP tmp_272_reg_135334_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_525_reg_135339_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_234_reg_134959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_234_reg_134959_reg is absorbed into DSP tmp_234_reg_134959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1623/tmp_product is absorbed into DSP tmp_234_reg_134959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_451_reg_134964_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_470_reg_137274_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_470_reg_137274_reg is absorbed into DSP tmp_470_reg_137274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1859/tmp_product is absorbed into DSP tmp_470_reg_137274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_905_reg_137279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_462_reg_137199_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_462_reg_137199_reg is absorbed into DSP tmp_462_reg_137199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1851/tmp_product is absorbed into DSP tmp_462_reg_137199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_891_reg_137204_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_468_reg_137254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_468_reg_137254_reg is absorbed into DSP tmp_468_reg_137254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1857/tmp_product is absorbed into DSP tmp_468_reg_137254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_901_reg_137259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_466_reg_137239_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_466_reg_137239_reg is absorbed into DSP tmp_466_reg_137239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1855/tmp_product is absorbed into DSP tmp_466_reg_137239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_899_reg_137244_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_469_reg_137264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_469_reg_137264_reg is absorbed into DSP tmp_469_reg_137264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1858/tmp_product is absorbed into DSP tmp_469_reg_137264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_903_reg_137269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_454_reg_137119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_454_reg_137119_reg is absorbed into DSP tmp_454_reg_137119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1843/tmp_product is absorbed into DSP tmp_454_reg_137119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_459_reg_137169_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_459_reg_137169_reg is absorbed into DSP tmp_459_reg_137169_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1848/tmp_product is absorbed into DSP tmp_459_reg_137169_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_452_reg_137099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_452_reg_137099_reg is absorbed into DSP tmp_452_reg_137099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1841/tmp_product is absorbed into DSP tmp_452_reg_137099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_871_reg_137104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_451_reg_137089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_451_reg_137089_reg is absorbed into DSP tmp_451_reg_137089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1840/tmp_product is absorbed into DSP tmp_451_reg_137089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_869_reg_137094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_453_reg_137109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_453_reg_137109_reg is absorbed into DSP tmp_453_reg_137109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1842/tmp_product is absorbed into DSP tmp_453_reg_137109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_873_reg_137114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_464_reg_137219_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_464_reg_137219_reg is absorbed into DSP tmp_464_reg_137219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1853/tmp_product is absorbed into DSP tmp_464_reg_137219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_895_reg_137224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_463_reg_137209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_463_reg_137209_reg is absorbed into DSP tmp_463_reg_137209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1852/tmp_product is absorbed into DSP tmp_463_reg_137209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_893_reg_137214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_465_reg_137229_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_465_reg_137229_reg is absorbed into DSP tmp_465_reg_137229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1854/tmp_product is absorbed into DSP tmp_465_reg_137229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_897_reg_137234_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_473_reg_137304_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_473_reg_137304_reg is absorbed into DSP tmp_473_reg_137304_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1862/tmp_product is absorbed into DSP tmp_473_reg_137304_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_911_reg_137309_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_137_reg_134009_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_137_reg_134009_reg is absorbed into DSP tmp_137_reg_134009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1526/tmp_product is absorbed into DSP tmp_137_reg_134009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_265_reg_134014_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_148_reg_134119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_148_reg_134119_reg is absorbed into DSP tmp_148_reg_134119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1537/tmp_product is absorbed into DSP tmp_148_reg_134119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_287_reg_134124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_93_reg_133579_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_133579_reg is absorbed into DSP tmp_93_reg_133579_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1482/tmp_product is absorbed into DSP tmp_93_reg_133579_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_181_reg_133584_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2107/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_92_reg_133569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_92_reg_133569_reg is absorbed into DSP tmp_92_reg_133569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1481/tmp_product is absorbed into DSP tmp_92_reg_133569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_179_reg_133574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2106/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_94_reg_133589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_94_reg_133589_reg is absorbed into DSP tmp_94_reg_133589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1483/tmp_product is absorbed into DSP tmp_94_reg_133589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_183_reg_133594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2108/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_243_reg_135049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_135049_reg is absorbed into DSP tmp_243_reg_135049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1632/tmp_product is absorbed into DSP tmp_243_reg_135049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_469_reg_135054_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_242_reg_135039_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_242_reg_135039_reg is absorbed into DSP tmp_242_reg_135039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1631/tmp_product is absorbed into DSP tmp_242_reg_135039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_467_reg_135044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_244_reg_135059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_244_reg_135059_reg is absorbed into DSP tmp_244_reg_135059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1633/tmp_product is absorbed into DSP tmp_244_reg_135059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_471_reg_135064_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_77_reg_133424_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_77_reg_133424_reg is absorbed into DSP tmp_77_reg_133424_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1466/tmp_product is absorbed into DSP tmp_77_reg_133424_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2091/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_74_reg_133394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_74_reg_133394_reg is absorbed into DSP tmp_74_reg_133394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1463/tmp_product is absorbed into DSP tmp_74_reg_133394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_145_reg_133399_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2088/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_75_reg_133404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_75_reg_133404_reg is absorbed into DSP tmp_75_reg_133404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1464/tmp_product is absorbed into DSP tmp_75_reg_133404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_147_reg_133409_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2089/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_233_reg_134954_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_233_reg_134954_reg is absorbed into DSP tmp_233_reg_134954_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1622/tmp_product is absorbed into DSP tmp_233_reg_134954_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2247/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_225_reg_134874_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_225_reg_134874_reg is absorbed into DSP tmp_225_reg_134874_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1614/tmp_product is absorbed into DSP tmp_225_reg_134874_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_435_reg_134879_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_61_reg_133264_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_61_reg_133264_reg is absorbed into DSP tmp_61_reg_133264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1450/tmp_product is absorbed into DSP tmp_61_reg_133264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2075/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_55_reg_133204_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_55_reg_133204_reg is absorbed into DSP tmp_55_reg_133204_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1444/tmp_product is absorbed into DSP tmp_55_reg_133204_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2069/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_60_reg_133254_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_60_reg_133254_reg is absorbed into DSP tmp_60_reg_133254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1449/tmp_product is absorbed into DSP tmp_60_reg_133254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2074/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_58_reg_133234_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_58_reg_133234_reg is absorbed into DSP tmp_58_reg_133234_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1447/tmp_product is absorbed into DSP tmp_58_reg_133234_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2072/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_196_reg_134589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_196_reg_134589_reg is absorbed into DSP tmp_196_reg_134589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1585/tmp_product is absorbed into DSP tmp_196_reg_134589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2210/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_186_reg_134489_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_186_reg_134489_reg is absorbed into DSP tmp_186_reg_134489_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1575/tmp_product is absorbed into DSP tmp_186_reg_134489_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2200/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_181_reg_134444_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_181_reg_134444_reg is absorbed into DSP tmp_181_reg_134444_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1570/tmp_product is absorbed into DSP tmp_181_reg_134444_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2195/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_174_reg_134374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_174_reg_134374_reg is absorbed into DSP tmp_174_reg_134374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1563/tmp_product is absorbed into DSP tmp_174_reg_134374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_337_reg_134379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2188/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_175_reg_134384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_175_reg_134384_reg is absorbed into DSP tmp_175_reg_134384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1564/tmp_product is absorbed into DSP tmp_175_reg_134384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_339_reg_134389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2189/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_179_reg_134424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_179_reg_134424_reg is absorbed into DSP tmp_179_reg_134424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1568/tmp_product is absorbed into DSP tmp_179_reg_134424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2193/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_185_reg_134479_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_185_reg_134479_reg is absorbed into DSP tmp_185_reg_134479_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1574/tmp_product is absorbed into DSP tmp_185_reg_134479_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2199/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_183_reg_134459_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_183_reg_134459_reg is absorbed into DSP tmp_183_reg_134459_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1572/tmp_product is absorbed into DSP tmp_183_reg_134459_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2197/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_180_reg_134434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_180_reg_134434_reg is absorbed into DSP tmp_180_reg_134434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1569/tmp_product is absorbed into DSP tmp_180_reg_134434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_349_reg_134439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2194/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_182_reg_134449_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_182_reg_134449_reg is absorbed into DSP tmp_182_reg_134449_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1571/tmp_product is absorbed into DSP tmp_182_reg_134449_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_351_reg_134454_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2196/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_190_reg_134529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_190_reg_134529_reg is absorbed into DSP tmp_190_reg_134529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1579/tmp_product is absorbed into DSP tmp_190_reg_134529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_367_reg_134534_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2204/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_189_reg_134519_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_189_reg_134519_reg is absorbed into DSP tmp_189_reg_134519_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1578/tmp_product is absorbed into DSP tmp_189_reg_134519_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_365_reg_134524_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2203/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_191_reg_134539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_191_reg_134539_reg is absorbed into DSP tmp_191_reg_134539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1580/tmp_product is absorbed into DSP tmp_191_reg_134539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_369_reg_134544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2205/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_121_reg_133854_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_121_reg_133854_reg is absorbed into DSP tmp_121_reg_133854_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1510/tmp_product is absorbed into DSP tmp_121_reg_133854_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2135/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_120_reg_133844_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_120_reg_133844_reg is absorbed into DSP tmp_120_reg_133844_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1509/tmp_product is absorbed into DSP tmp_120_reg_133844_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_233_reg_133849_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2134/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_122_reg_133864_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_122_reg_133864_reg is absorbed into DSP tmp_122_reg_133864_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1511/tmp_product is absorbed into DSP tmp_122_reg_133864_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_237_reg_133869_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2136/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_113_reg_133774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_113_reg_133774_reg is absorbed into DSP tmp_113_reg_133774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1502/tmp_product is absorbed into DSP tmp_113_reg_133774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_219_reg_133779_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2127/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_106_reg_133704_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_106_reg_133704_reg is absorbed into DSP tmp_106_reg_133704_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1495/tmp_product is absorbed into DSP tmp_106_reg_133704_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_205_reg_133709_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2120/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_107_reg_133714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_107_reg_133714_reg is absorbed into DSP tmp_107_reg_133714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1496/tmp_product is absorbed into DSP tmp_107_reg_133714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_207_reg_133719_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2121/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_114_reg_133784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_114_reg_133784_reg is absorbed into DSP tmp_114_reg_133784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1503/tmp_product is absorbed into DSP tmp_114_reg_133784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_221_reg_133789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2128/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_286_reg_135469_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_286_reg_135469_reg is absorbed into DSP tmp_286_reg_135469_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1675/tmp_product is absorbed into DSP tmp_286_reg_135469_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_285_reg_135464_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_285_reg_135464_reg is absorbed into DSP tmp_285_reg_135464_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1674/tmp_product is absorbed into DSP tmp_285_reg_135464_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2299/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_275_reg_135364_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_275_reg_135364_reg is absorbed into DSP tmp_275_reg_135364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1664/tmp_product is absorbed into DSP tmp_275_reg_135364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_531_reg_135369_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_279_reg_135404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_135404_reg is absorbed into DSP tmp_279_reg_135404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1668/tmp_product is absorbed into DSP tmp_279_reg_135404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_284_reg_135454_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_284_reg_135454_reg is absorbed into DSP tmp_284_reg_135454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1673/tmp_product is absorbed into DSP tmp_284_reg_135454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_282_reg_135434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_282_reg_135434_reg is absorbed into DSP tmp_282_reg_135434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1671/tmp_product is absorbed into DSP tmp_282_reg_135434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_280_reg_135414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_280_reg_135414_reg is absorbed into DSP tmp_280_reg_135414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1669/tmp_product is absorbed into DSP tmp_280_reg_135414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_541_reg_135419_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_281_reg_135424_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_135424_reg is absorbed into DSP tmp_281_reg_135424_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1670/tmp_product is absorbed into DSP tmp_281_reg_135424_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_543_reg_135429_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_277_reg_135384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_277_reg_135384_reg is absorbed into DSP tmp_277_reg_135384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1666/tmp_product is absorbed into DSP tmp_277_reg_135384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_535_reg_135389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_289_reg_135499_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_135499_reg is absorbed into DSP tmp_289_reg_135499_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1678/tmp_product is absorbed into DSP tmp_289_reg_135499_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_557_reg_135504_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_298_reg_135589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_298_reg_135589_reg is absorbed into DSP tmp_298_reg_135589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1687/tmp_product is absorbed into DSP tmp_298_reg_135589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_575_reg_135594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_283_reg_135444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_135444_reg is absorbed into DSP tmp_283_reg_135444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1672/tmp_product is absorbed into DSP tmp_283_reg_135444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_547_reg_135449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_132774_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_132774_reg is absorbed into DSP tmp_11_reg_132774_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1400/tmp_product is absorbed into DSP tmp_11_reg_132774_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2025/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_132794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_13_reg_132794_reg is absorbed into DSP tmp_13_reg_132794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1402/tmp_product is absorbed into DSP tmp_13_reg_132794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_27_reg_132799_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2027/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_132659_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_reg_132659_reg is absorbed into DSP tmp_reg_132659_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1388/tmp_product is absorbed into DSP tmp_reg_132659_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2013/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_2_reg_132664_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_2_reg_132664_reg is absorbed into DSP tmp_2_reg_132664_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1389/tmp_product is absorbed into DSP tmp_2_reg_132664_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1_reg_132669_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2014/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_132674_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_4_reg_132674_reg is absorbed into DSP tmp_4_reg_132674_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1390/tmp_product is absorbed into DSP tmp_4_reg_132674_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_3_reg_132679_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2015/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_132714_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_1_reg_132714_reg is absorbed into DSP tmp_1_reg_132714_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1394/tmp_product is absorbed into DSP tmp_1_reg_132714_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2019/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_132764_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_10_reg_132764_reg is absorbed into DSP tmp_10_reg_132764_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1399/tmp_product is absorbed into DSP tmp_10_reg_132764_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2024/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_7_reg_132744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_7_reg_132744_reg is absorbed into DSP tmp_7_reg_132744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1397/tmp_product is absorbed into DSP tmp_7_reg_132744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2022/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_5_reg_132734_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_5_reg_132734_reg is absorbed into DSP tmp_5_reg_132734_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1396/tmp_product is absorbed into DSP tmp_5_reg_132734_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_15_reg_132739_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2021/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_132894_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_23_reg_132894_reg is absorbed into DSP tmp_23_reg_132894_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1412/tmp_product is absorbed into DSP tmp_23_reg_132894_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_47_reg_132899_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2037/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_619_reg_138739_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_619_reg_138739_reg is absorbed into DSP tmp_619_reg_138739_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2008/tmp_product is absorbed into DSP tmp_619_reg_138739_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1193_reg_138744_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_621_reg_138759_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_621_reg_138759_reg is absorbed into DSP tmp_621_reg_138759_reg.
DSP Report: operator mul_16s_15s_26_1_1_U2010/tmp_product is absorbed into DSP tmp_621_reg_138759_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1197_reg_138764_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_595_reg_138504_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_595_reg_138504_reg is absorbed into DSP tmp_595_reg_138504_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1984/tmp_product is absorbed into DSP tmp_595_reg_138504_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_594_reg_138494_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_594_reg_138494_reg is absorbed into DSP tmp_594_reg_138494_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1983/tmp_product is absorbed into DSP tmp_594_reg_138494_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1145_reg_138499_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_596_reg_138514_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_596_reg_138514_reg is absorbed into DSP tmp_596_reg_138514_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1985/tmp_product is absorbed into DSP tmp_596_reg_138514_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1149_reg_138519_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_585_reg_138404_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_585_reg_138404_reg is absorbed into DSP tmp_585_reg_138404_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1974/tmp_product is absorbed into DSP tmp_585_reg_138404_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_584_reg_138394_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_584_reg_138394_reg is absorbed into DSP tmp_584_reg_138394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1973/tmp_product is absorbed into DSP tmp_584_reg_138394_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_598_reg_138529_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_598_reg_138529_reg is absorbed into DSP tmp_598_reg_138529_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1987/tmp_product is absorbed into DSP tmp_598_reg_138529_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1151_reg_138534_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_583_reg_138384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_583_reg_138384_reg is absorbed into DSP tmp_583_reg_138384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1972/tmp_product is absorbed into DSP tmp_583_reg_138384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1123_reg_138389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_363_reg_136229_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_363_reg_136229_reg is absorbed into DSP tmp_363_reg_136229_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1752/tmp_product is absorbed into DSP tmp_363_reg_136229_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2377/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_349_reg_136089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_349_reg_136089_reg is absorbed into DSP tmp_349_reg_136089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1738/tmp_product is absorbed into DSP tmp_349_reg_136089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_673_reg_136094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_350_reg_136099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_350_reg_136099_reg is absorbed into DSP tmp_350_reg_136099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1739/tmp_product is absorbed into DSP tmp_350_reg_136099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_675_reg_136104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_571_reg_138269_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_571_reg_138269_reg is absorbed into DSP tmp_571_reg_138269_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1960/tmp_product is absorbed into DSP tmp_571_reg_138269_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2585/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2585/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2585/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2585/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2585/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_557_reg_138129_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_557_reg_138129_reg is absorbed into DSP tmp_557_reg_138129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1946/tmp_product is absorbed into DSP tmp_557_reg_138129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_555_reg_138109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_555_reg_138109_reg is absorbed into DSP tmp_555_reg_138109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1944/tmp_product is absorbed into DSP tmp_555_reg_138109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1069_reg_138114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_556_reg_138119_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_556_reg_138119_reg is absorbed into DSP tmp_556_reg_138119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1945/tmp_product is absorbed into DSP tmp_556_reg_138119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1071_reg_138124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_552_reg_138079_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_552_reg_138079_reg is absorbed into DSP tmp_552_reg_138079_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1941/tmp_product is absorbed into DSP tmp_552_reg_138079_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1063_reg_138084_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_551_reg_138069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_551_reg_138069_reg is absorbed into DSP tmp_551_reg_138069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1940/tmp_product is absorbed into DSP tmp_551_reg_138069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1061_reg_138074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_565_reg_138209_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_565_reg_138209_reg is absorbed into DSP tmp_565_reg_138209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1954/tmp_product is absorbed into DSP tmp_565_reg_138209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1089_reg_138214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_573_reg_138284_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_573_reg_138284_reg is absorbed into DSP tmp_573_reg_138284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1962/tmp_product is absorbed into DSP tmp_573_reg_138284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1103_reg_138289_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_558_reg_138139_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_558_reg_138139_reg is absorbed into DSP tmp_558_reg_138139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1947/tmp_product is absorbed into DSP tmp_558_reg_138139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1075_reg_138144_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_396_reg_136549_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_396_reg_136549_reg is absorbed into DSP tmp_396_reg_136549_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1785/tmp_product is absorbed into DSP tmp_396_reg_136549_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_385_reg_136444_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_385_reg_136444_reg is absorbed into DSP tmp_385_reg_136444_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1774/tmp_product is absorbed into DSP tmp_385_reg_136444_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_386_reg_136454_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_386_reg_136454_reg is absorbed into DSP tmp_386_reg_136454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1775/tmp_product is absorbed into DSP tmp_386_reg_136454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_745_reg_136459_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_389_reg_136484_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_389_reg_136484_reg is absorbed into DSP tmp_389_reg_136484_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1778/tmp_product is absorbed into DSP tmp_389_reg_136484_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2403/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_379_reg_136384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_379_reg_136384_reg is absorbed into DSP tmp_379_reg_136384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1768/tmp_product is absorbed into DSP tmp_379_reg_136384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_384_reg_136434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_384_reg_136434_reg is absorbed into DSP tmp_384_reg_136434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1773/tmp_product is absorbed into DSP tmp_384_reg_136434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_382_reg_136414_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_382_reg_136414_reg is absorbed into DSP tmp_382_reg_136414_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1771/tmp_product is absorbed into DSP tmp_382_reg_136414_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_398_reg_136569_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_398_reg_136569_reg is absorbed into DSP tmp_398_reg_136569_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1787/tmp_product is absorbed into DSP tmp_398_reg_136569_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_767_reg_136574_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_421_reg_136794_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_421_reg_136794_reg is absorbed into DSP tmp_421_reg_136794_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1810/tmp_product is absorbed into DSP tmp_421_reg_136794_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_410_reg_136689_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_410_reg_136689_reg is absorbed into DSP tmp_410_reg_136689_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1799/tmp_product is absorbed into DSP tmp_410_reg_136689_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_415_reg_136739_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_415_reg_136739_reg is absorbed into DSP tmp_415_reg_136739_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1804/tmp_product is absorbed into DSP tmp_415_reg_136739_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_400_reg_136589_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_400_reg_136589_reg is absorbed into DSP tmp_400_reg_136589_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1789/tmp_product is absorbed into DSP tmp_400_reg_136589_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_771_reg_136594_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_404_reg_136629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_404_reg_136629_reg is absorbed into DSP tmp_404_reg_136629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1793/tmp_product is absorbed into DSP tmp_404_reg_136629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_409_reg_136679_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_409_reg_136679_reg is absorbed into DSP tmp_409_reg_136679_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1798/tmp_product is absorbed into DSP tmp_409_reg_136679_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_407_reg_136659_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_407_reg_136659_reg is absorbed into DSP tmp_407_reg_136659_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1796/tmp_product is absorbed into DSP tmp_407_reg_136659_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_402_reg_136609_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_402_reg_136609_reg is absorbed into DSP tmp_402_reg_136609_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1791/tmp_product is absorbed into DSP tmp_402_reg_136609_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_775_reg_136614_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_401_reg_136599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_401_reg_136599_reg is absorbed into DSP tmp_401_reg_136599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1790/tmp_product is absorbed into DSP tmp_401_reg_136599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_773_reg_136604_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_414_reg_136729_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_414_reg_136729_reg is absorbed into DSP tmp_414_reg_136729_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1803/tmp_product is absorbed into DSP tmp_414_reg_136729_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_799_reg_136734_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_416_reg_136744_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_416_reg_136744_reg is absorbed into DSP tmp_416_reg_136744_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1805/tmp_product is absorbed into DSP tmp_416_reg_136744_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_801_reg_136749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_441_reg_136994_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_441_reg_136994_reg is absorbed into DSP tmp_441_reg_136994_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1830/tmp_product is absorbed into DSP tmp_441_reg_136994_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2455/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_599_reg_138539_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_599_reg_138539_reg is absorbed into DSP tmp_599_reg_138539_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1988/tmp_product is absorbed into DSP tmp_599_reg_138539_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1153_reg_138544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_574_reg_138294_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_574_reg_138294_reg is absorbed into DSP tmp_574_reg_138294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1963/tmp_product is absorbed into DSP tmp_574_reg_138294_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1105_reg_138299_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_448_reg_137059_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_448_reg_137059_reg is absorbed into DSP tmp_448_reg_137059_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1837/tmp_product is absorbed into DSP tmp_448_reg_137059_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_863_reg_137064_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_248_reg_135099_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_248_reg_135099_reg is absorbed into DSP tmp_248_reg_135099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1637/tmp_product is absorbed into DSP tmp_248_reg_135099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_479_reg_135104_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_216_reg_134784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_216_reg_134784_reg is absorbed into DSP tmp_216_reg_134784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1605/tmp_product is absorbed into DSP tmp_216_reg_134784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_417_reg_134789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_145_reg_134089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_145_reg_134089_reg is absorbed into DSP tmp_145_reg_134089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1534/tmp_product is absorbed into DSP tmp_145_reg_134089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_281_reg_134094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_147_reg_134109_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_147_reg_134109_reg is absorbed into DSP tmp_147_reg_134109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1536/tmp_product is absorbed into DSP tmp_147_reg_134109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_285_reg_134114_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_136_reg_133999_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_136_reg_133999_reg is absorbed into DSP tmp_136_reg_133999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1525/tmp_product is absorbed into DSP tmp_136_reg_133999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_138_reg_134019_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_138_reg_134019_reg is absorbed into DSP tmp_138_reg_134019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1527/tmp_product is absorbed into DSP tmp_138_reg_134019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_267_reg_134024_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_129_reg_133934_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_129_reg_133934_reg is absorbed into DSP tmp_129_reg_133934_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1518/tmp_product is absorbed into DSP tmp_129_reg_133934_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2143/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_124_reg_133884_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_124_reg_133884_reg is absorbed into DSP tmp_124_reg_133884_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1513/tmp_product is absorbed into DSP tmp_124_reg_133884_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_241_reg_133889_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_130_reg_133939_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_130_reg_133939_reg is absorbed into DSP tmp_130_reg_133939_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1519/tmp_product is absorbed into DSP tmp_130_reg_133939_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_135_reg_133989_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_133989_reg is absorbed into DSP tmp_135_reg_133989_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1524/tmp_product is absorbed into DSP tmp_135_reg_133989_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2149/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_133_reg_133969_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_133969_reg is absorbed into DSP tmp_133_reg_133969_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1522/tmp_product is absorbed into DSP tmp_133_reg_133969_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_131_reg_133949_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_131_reg_133949_reg is absorbed into DSP tmp_131_reg_133949_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1520/tmp_product is absorbed into DSP tmp_131_reg_133949_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_253_reg_133954_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_132_reg_133959_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_132_reg_133959_reg is absorbed into DSP tmp_132_reg_133959_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1521/tmp_product is absorbed into DSP tmp_132_reg_133959_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_255_reg_133964_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_118_reg_133824_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_118_reg_133824_reg is absorbed into DSP tmp_118_reg_133824_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1507/tmp_product is absorbed into DSP tmp_118_reg_133824_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_229_reg_133829_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2132/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_95_reg_133599_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_95_reg_133599_reg is absorbed into DSP tmp_95_reg_133599_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1484/tmp_product is absorbed into DSP tmp_95_reg_133599_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_185_reg_133604_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2109/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_97_reg_133619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_133619_reg is absorbed into DSP tmp_97_reg_133619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1486/tmp_product is absorbed into DSP tmp_97_reg_133619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_189_reg_133624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2111/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_247_reg_135089_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_247_reg_135089_reg is absorbed into DSP tmp_247_reg_135089_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1636/tmp_product is absorbed into DSP tmp_247_reg_135089_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_477_reg_135094_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_597_reg_138524_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_597_reg_138524_reg is absorbed into DSP tmp_597_reg_138524_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1986/tmp_product is absorbed into DSP tmp_597_reg_138524_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2611/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2611/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2611/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2611/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2611/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_345_reg_136049_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_136049_reg is absorbed into DSP tmp_345_reg_136049_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1734/tmp_product is absorbed into DSP tmp_345_reg_136049_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_665_reg_136054_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_347_reg_136069_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_347_reg_136069_reg is absorbed into DSP tmp_347_reg_136069_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1736/tmp_product is absorbed into DSP tmp_347_reg_136069_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_669_reg_136074_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_336_reg_135964_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_336_reg_135964_reg is absorbed into DSP tmp_336_reg_135964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1725/tmp_product is absorbed into DSP tmp_336_reg_135964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_649_reg_135969_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_338_reg_135979_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_338_reg_135979_reg is absorbed into DSP tmp_338_reg_135979_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1727/tmp_product is absorbed into DSP tmp_338_reg_135979_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_651_reg_135984_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_330_reg_135904_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_330_reg_135904_reg is absorbed into DSP tmp_330_reg_135904_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1719/tmp_product is absorbed into DSP tmp_330_reg_135904_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_637_reg_135909_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_593_reg_138484_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_593_reg_138484_reg is absorbed into DSP tmp_593_reg_138484_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1982/tmp_product is absorbed into DSP tmp_593_reg_138484_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1143_reg_138489_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_355_reg_136149_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_355_reg_136149_reg is absorbed into DSP tmp_355_reg_136149_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1744/tmp_product is absorbed into DSP tmp_355_reg_136149_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_685_reg_136154_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_356_reg_136159_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_356_reg_136159_reg is absorbed into DSP tmp_356_reg_136159_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1745/tmp_product is absorbed into DSP tmp_356_reg_136159_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_687_reg_136164_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_420_reg_136784_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_420_reg_136784_reg is absorbed into DSP tmp_420_reg_136784_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1809/tmp_product is absorbed into DSP tmp_420_reg_136784_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_809_reg_136789_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_422_reg_136804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_422_reg_136804_reg is absorbed into DSP tmp_422_reg_136804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1811/tmp_product is absorbed into DSP tmp_422_reg_136804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_813_reg_136809_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_545_reg_138014_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_545_reg_138014_reg is absorbed into DSP tmp_545_reg_138014_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1934/tmp_product is absorbed into DSP tmp_545_reg_138014_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2559/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2559/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2559/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2559/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2559/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_524_reg_137804_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_524_reg_137804_reg is absorbed into DSP tmp_524_reg_137804_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1913/tmp_product is absorbed into DSP tmp_524_reg_137804_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1009_reg_137809_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_544_reg_138004_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_544_reg_138004_reg is absorbed into DSP tmp_544_reg_138004_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1933/tmp_product is absorbed into DSP tmp_544_reg_138004_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1049_reg_138009_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_519_reg_137759_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_519_reg_137759_reg is absorbed into DSP tmp_519_reg_137759_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1908/tmp_product is absorbed into DSP tmp_519_reg_137759_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_499_reg_137559_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_499_reg_137559_reg is absorbed into DSP tmp_499_reg_137559_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1888/tmp_product is absorbed into DSP tmp_499_reg_137559_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_961_reg_137564_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_505_reg_137619_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_505_reg_137619_reg is absorbed into DSP tmp_505_reg_137619_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1894/tmp_product is absorbed into DSP tmp_505_reg_137619_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_973_reg_137624_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_506_reg_137629_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_506_reg_137629_reg is absorbed into DSP tmp_506_reg_137629_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1895/tmp_product is absorbed into DSP tmp_506_reg_137629_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_975_reg_137634_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_405_reg_136639_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_405_reg_136639_reg is absorbed into DSP tmp_405_reg_136639_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1794/tmp_product is absorbed into DSP tmp_405_reg_136639_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_781_reg_136644_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_445_reg_137029_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_445_reg_137029_reg is absorbed into DSP tmp_445_reg_137029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1834/tmp_product is absorbed into DSP tmp_445_reg_137029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_857_reg_137034_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_486_reg_137434_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_486_reg_137434_reg is absorbed into DSP tmp_486_reg_137434_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1875/tmp_product is absorbed into DSP tmp_486_reg_137434_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_937_reg_137439_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_939_reg_137449_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_493_reg_137504_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_493_reg_137504_reg is absorbed into DSP tmp_493_reg_137504_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1882/tmp_product is absorbed into DSP tmp_493_reg_137504_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2507/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_480_reg_137374_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_480_reg_137374_reg is absorbed into DSP tmp_480_reg_137374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1869/tmp_product is absorbed into DSP tmp_480_reg_137374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_925_reg_137379_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_481_reg_137384_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_481_reg_137384_reg is absorbed into DSP tmp_481_reg_137384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1870/tmp_product is absorbed into DSP tmp_481_reg_137384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_927_reg_137389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_488_reg_137454_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_488_reg_137454_reg is absorbed into DSP tmp_488_reg_137454_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1877/tmp_product is absorbed into DSP tmp_488_reg_137454_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_941_reg_137459_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U2502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_155_reg_134189_reg, operation Mode is: (A*(B:0x3f2be))'.
DSP Report: register tmp_155_reg_134189_reg is absorbed into DSP tmp_155_reg_134189_reg.
DSP Report: operator mul_16s_13s_26_1_1_U1544/tmp_product is absorbed into DSP tmp_155_reg_134189_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x88e).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U2169/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O242[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O242[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O245[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O245[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O248[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O248[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O251[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O251[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O254[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O254[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O257[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O257[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O260[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O260[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O263[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O263[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:11 . Memory (MB): peak = 4607.859 ; gain = 2175.047 ; free physical = 667117 ; free virtual = 940825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom380     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom380     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom381     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom381     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom382     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom382     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom383     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom383     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom384     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom384     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom385     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom385     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom386     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom386     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom387     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom387     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom388     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom388     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom389     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom389     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom390     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom390     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom391     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom391     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom392     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom392     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom393     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom393     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom394     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom394     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom395     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom395     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom396     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom396     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom397     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom397     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom398     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom398     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom399     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom399     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom400     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom400     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom401     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom401     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom402     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom402     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom403     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom403     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom404     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom404     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom405     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom405     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom406     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom406     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom407     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom407     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom408     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom408     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom409     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom409     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom410     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom410     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom411     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom411     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom412     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom412     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom413     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom413     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom414     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom414     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom415     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom415     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom416     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom416     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom417     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom417     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom418     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom418     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom419     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom419     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom420     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom420     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom421     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom421     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom422     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom422     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom423     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom423     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom424     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom424     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom425     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom425     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom426     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom426     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom427     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom427     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom428     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom428     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom429     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom429     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom430     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom430     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom431     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom431     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom432     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom432     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom433     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom433     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom434     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom434     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom435     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom435     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom436     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom436     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom437     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom437     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom438     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom438     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom439     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom439     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom440     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom440     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom441     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom441     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom442     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom442     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom443     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom443     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom444     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom444     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom445     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom445     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom446     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom446     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom447     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom447     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom448     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom448     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom449     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom449     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom450     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom450     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom451     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom451     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom452     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom452     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom453     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom453     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom454     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom454     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom455     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom455     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom456     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom456     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom457     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom457     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom458     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom458     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom459     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom459     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom460     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom460     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom461     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom461     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom462     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom462     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom463     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom463     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom464     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom464     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom465     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom465     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom466     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom466     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom467     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom467     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom468     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom468     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom469     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom469     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom470     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom470     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom471     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom471     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom472     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom472     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom473     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom473     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom474     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom474     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom475     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom475     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom476     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom476     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom477     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom477     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom478     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom478     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom479     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom479     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom480     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom480     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom481     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom481     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom482     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom482     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom483     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom483     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom484     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom484     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom485     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom485     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom486     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom486     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom487     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom487     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom488     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom488     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom489     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom489     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom490     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom490     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom491     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom491     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom492     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom492     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom493     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom493     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom494     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom494     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom495     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom495     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom496     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom496     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom497     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom497     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom498     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom498     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom499     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom499     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom500     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom500     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom501     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom501     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom502     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom502     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom503     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom503     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom504     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom504     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom505     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom505     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom506     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom506     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom507     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom507     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom508     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom508     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom509     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom509     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom510     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom510     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom511     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom511     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom512     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom512     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom513     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom513     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom514     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom514     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom515     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom515     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom516     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom516     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom517     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom517     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom518     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom518     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom519     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom519     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom520     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom520     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom521     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom521     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom522     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom522     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom523     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom523     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom524     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom524     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom525     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom525     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom526     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom526     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom527     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom527     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom528     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom528     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom529     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom529     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom530     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom530     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom531     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom531     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom532     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom532     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom533     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom533     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom534     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom534     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom535     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom535     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom536     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom536     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom537     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom537     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom538     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom538     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom539     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom539     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom540     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom540     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom541     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom541     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom542     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom542     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom543     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom543     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom544     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom544     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom545     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom545     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom546     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom546     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom547     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom547     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom548     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom548     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom549     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s_w2_ROM_AUTbkb | rom549     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom210     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom211     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom212     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom213     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom214     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom215     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom216     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom217     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom218     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom219     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom220     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom221     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom222     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom223     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom224     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom225     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom226     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom227     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom228     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom229     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom230     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom231     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom232     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom233     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom234     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom235     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom236     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom237     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom238     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom239     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom240     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom241     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom242     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom243     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom244     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom245     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom246     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom247     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom248     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom249     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom250     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom251     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom252     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom253     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom254     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom255     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom256     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom257     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom258     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom259     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom260     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom261     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom262     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom263     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom264     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom265     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom266     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom267     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom268     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom269     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom270     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom271     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom272     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom273     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom274     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom275     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom276     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom277     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom278     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom279     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom280     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom281     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom282     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom283     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom284     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom285     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom286     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom287     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom288     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom289     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom290     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom291     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom292     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom293     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom294     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom295     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom296     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom297     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom298     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom299     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom300     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom301     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom302     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom303     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom304     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom305     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom306     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom307     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom308     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom309     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom310     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom311     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom312     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom313     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom314     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom315     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom316     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom317     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom318     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom319     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom320     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom321     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom322     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom323     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom324     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom325     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom326     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom327     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom328     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom329     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom330     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom331     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom332     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom333     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom334     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom335     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom336     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom337     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom338     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom339     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom340     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom341     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom342     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom343     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom344     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom345     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom346     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom347     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom348     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom349     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom350     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom351     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom352     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom353     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom354     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom355     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom356     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom357     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom358     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom359     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom360     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom361     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom362     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom363     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom364     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom365     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom366     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom367     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom368     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom369     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom370     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom371     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom372     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom373     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom374     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom375     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom376     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom377     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom378     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom379     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom380     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom380     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom381     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom381     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom382     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom382     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom383     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom383     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom384     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom384     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom385     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom385     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom386     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom386     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom387     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom387     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom388     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom388     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom389     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom389     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom390     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom390     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom391     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom391     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom392     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom392     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom393     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom393     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom394     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom394     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom395     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom395     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom396     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom396     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom397     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom397     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom398     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom398     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom399     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom399     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom400     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom400     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom401     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom401     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom402     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom402     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom403     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom403     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom404     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom404     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom405     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom405     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom406     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom406     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom407     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom407     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom408     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom408     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom409     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom409     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom410     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom410     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom411     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom411     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom412     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom412     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom413     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom413     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom414     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom414     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom415     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom415     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom416     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom416     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom417     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom417     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom418     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom418     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom419     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom419     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom420     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom420     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom421     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom421     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom422     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom422     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom423     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom423     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom424     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom424     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom425     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom425     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom426     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom426     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom427     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom427     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom428     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom428     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom429     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom429     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom430     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom430     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom431     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom431     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom432     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom432     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom433     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom433     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom434     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom434     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom435     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom435     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom436     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom436     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom437     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom437     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom438     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom438     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom439     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom439     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom440     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom440     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom441     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom441     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom442     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom442     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom443     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom443     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom444     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom444     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom445     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom445     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom446     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom446     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom447     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom447     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom448     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom448     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom449     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom449     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom450     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom450     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom451     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom451     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom452     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom452     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom453     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom453     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom454     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom454     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom455     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom455     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom456     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom456     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom457     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom457     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom458     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom458     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom459     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom459     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom460     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom460     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom461     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom461     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom462     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom462     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom463     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom463     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom464     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom464     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom465     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom465     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom466     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom466     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom467     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom467     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom468     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom468     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom469     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom469     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom470     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom470     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom471     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom471     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom472     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom472     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom473     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom473     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom474     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom474     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom475     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom475     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom476     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom476     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom477     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom477     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom478     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom478     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom479     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom479     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom480     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom480     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom481     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom481     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom482     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom482     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom483     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom483     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom484     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom484     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom485     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom485     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom486     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom486     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom487     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom487     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom488     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom488     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom489     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom489     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom490     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom490     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom491     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom491     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom492     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom492     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom493     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom493     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom494     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom494     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom495     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom495     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom496     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom496     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom497     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom497     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom498     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom498     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom499     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom499     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom500     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom500     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom501     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom501     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom502     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom502     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom503     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom503     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom504     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom504     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom505     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom505     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom506     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom506     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom507     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom507     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom508     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom508     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom509     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom509     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom510     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom510     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom511     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom511     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom512     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom512     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom513     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom513     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom514     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom514     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom515     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom515     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom516     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom516     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom517     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom517     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom518     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom518     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom519     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom519     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom520     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom520     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom521     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom521     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom522     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom522     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom523     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom523     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom524     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom524     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom525     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom525     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom526     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom526     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom527     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom527     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom528     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom528     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom529     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom529     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom530     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom530     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom531     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom531     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom532     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom532     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom533     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom533     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom534     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom534     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom535     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom535     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom536     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom536     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s_w4_ROM_AUTcud | rom537     | 32x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*B             | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A2*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B              | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C'+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B            | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C'+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'           | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*(B:0x3f2be))' | 16     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*(B:0x88e)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 4607.859 ; gain = 2175.047 ; free physical = 667776 ; free virtual = 941612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:37 . Memory (MB): peak = 4615.863 ; gain = 2183.051 ; free physical = 667347 ; free virtual = 941204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 665457 ; free virtual = 939490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:12 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 666686 ; free virtual = 940720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:03:29 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 666678 ; free virtual = 940712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:28 ; elapsed = 00:03:31 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 666628 ; free virtual = 940662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:33 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 665335 ; free virtual = 939369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 666215 ; free virtual = 940249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB4 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB4 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 14     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 14     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 14     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 14     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 18     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 18     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 18     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB6 | A'*B        | 15     | 18     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A'*B'       | 15     | 14     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                 | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C'+A*B''    | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB6 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB3 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                  | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB5 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB4 | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s__GB0 | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  2250|
|3     |DSP48E2         |    67|
|4     |DSP_ALU         |  2433|
|5     |DSP_A_B_DATA    |  2433|
|6     |DSP_C_DATA      |  2433|
|7     |DSP_MULTIPLIER  |  2433|
|8     |DSP_M_DATA      |  2433|
|9     |DSP_OUTPUT      |  2433|
|10    |DSP_PREADD      |  2433|
|11    |DSP_PREADD_DATA |  2433|
|12    |LUT1            |   221|
|13    |LUT2            | 11059|
|14    |LUT3            | 11618|
|15    |LUT4            | 40311|
|16    |LUT5            |  4896|
|17    |LUT6            | 33988|
|18    |MUXF7           |    26|
|19    |FDRE            | 20851|
|20    |FDSE            |   603|
|21    |IBUF            |  1604|
|22    |OBUF            |   428|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                       |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                             | 147387|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                 |    400|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                      |     62|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2890                                                                                                                                        |     53|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                    |     64|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2889                                                                                                                                        |     52|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                    |     63|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2888                                                                                                                                        |     53|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                    |     62|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2887                                                                                                                                        |     52|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                    |     63|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2886                                                                                                                                        |     53|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                    |     65|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2885                                                                                                                                        |     52|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                    |     63|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2884                                                                                                                                        |     53|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                    |     61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2883                                                                                                                                        |     52|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                    |     62|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2882                                                                                                                                        |     53|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                    |     63|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2881                                                                                                                                        |     52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                    |     61|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2880                                                                                                                                        |     52|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                   |     62|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2879                                                                                                                                        |     53|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                   |     62|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2878                                                                                                                                        |     52|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                   |     63|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2877                                                                                                                                        |     53|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                   |     62|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2876                                                                                                                                        |     52|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                   |     62|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2875                                                                                                                                        |     53|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                   |     61|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2874                                                                                                                                        |     52|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                   |     63|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2873                                                                                                                                        |     53|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                   |     63|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2872                                                                                                                                        |     52|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                   |     64|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2871                                                                                                                                        |     53|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                   |     62|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2870                                                                                                                                        |     52|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                   |     64|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2869                                                                                                                                        |     53|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                   |     62|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2868                                                                                                                                        |     53|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                   |     62|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2867                                                                                                                                        |     52|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                   |     63|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2866                                                                                                                                        |     53|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                   |     63|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2865                                                                                                                                        |     52|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                   |     63|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2864                                                                                                                                        |     53|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                   |     62|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2863                                                                                                                                        |     52|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                   |     62|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2862                                                                                                                                        |     53|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                   |     63|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2861                                                                                                                                        |     52|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                   |     64|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2860                                                                                                                                        |     53|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                   |     63|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2859                                                                                                                                        |     52|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                   |     63|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2858                                                                                                                                        |     52|
|69    |  sparse_arr_feat_conv1_out_40_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                   |     64|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2857                                                                                                                                        |     53|
|71    |  sparse_arr_feat_conv1_out_41_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                   |     62|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2856                                                                                                                                        |     52|
|73    |  sparse_arr_feat_conv1_out_42_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                   |     63|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2855                                                                                                                                        |     53|
|75    |  sparse_arr_feat_conv1_out_43_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                   |     61|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2854                                                                                                                                        |     52|
|77    |  sparse_arr_feat_conv1_out_44_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                   |     64|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2853                                                                                                                                        |     53|
|79    |  sparse_arr_feat_conv1_out_45_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                   |     63|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2852                                                                                                                                        |     52|
|81    |  sparse_arr_feat_conv1_out_46_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                   |     62|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2851                                                                                                                                        |     53|
|83    |  sparse_arr_feat_conv1_out_47_U                                      |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                   |     62|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2850                                                                                                                                        |     52|
|85    |  sparse_arr_feat_conv1_out_48_U                                      |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                   |     64|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2849                                                                                                                                        |     53|
|87    |  sparse_arr_feat_conv1_out_49_U                                      |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                   |     62|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2848                                                                                                                                        |     52|
|89    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                   |     62|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2847                                                                                                                                        |     53|
|91    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                   |     61|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2846                                                                                                                                        |     52|
|93    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                   |     62|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2845                                                                                                                                        |     53|
|95    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                   |     62|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2844                                                                                                                                        |     52|
|97    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                   |     62|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2843                                                                                                                                        |     53|
|99    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                   |     63|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2842                                                                                                                                        |     52|
|101   |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                   |     62|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2841                                                                                                                                        |     53|
|103   |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                   |     76|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2840                                                                                                                                        |     65|
|105   |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                   |     74|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2839                                                                                                                                        |     65|
|107   |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                   |     74|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2838                                                                                                                                        |     65|
|109   |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                   |     74|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2837                                                                                                                                        |     65|
|111   |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                   |     75|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2836                                                                                                                                        |     65|
|113   |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                   |     75|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2835                                                                                                                                        |     65|
|115   |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                   |     74|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2834                                                                                                                                        |     65|
|117   |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                   |     74|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2833                                                                                                                                        |     65|
|119   |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                   |     76|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2832                                                                                                                                        |     65|
|121   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                   |     74|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2831                                                                                                                                        |     65|
|123   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                   |     74|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2830                                                                                                                                        |     65|
|125   |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                   |     74|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2829                                                                                                                                        |     65|
|127   |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                   |     78|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2828                                                                                                                                        |     65|
|129   |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                   |     74|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2827                                                                                                                                        |     65|
|131   |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                   |     74|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2826                                                                                                                                        |     65|
|133   |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                   |     74|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2825                                                                                                                                        |     65|
|135   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                   |     74|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2824                                                                                                                                        |     65|
|137   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                   |     76|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2823                                                                                                                                        |     65|
|139   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                   |     74|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2822                                                                                                                                        |     65|
|141   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                   |     74|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2821                                                                                                                                        |     65|
|143   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                   |     74|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2820                                                                                                                                        |     65|
|145   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                   |     76|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2819                                                                                                                                        |     65|
|147   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                   |     74|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2818                                                                                                                                        |     65|
|149   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                   |     75|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2817                                                                                                                                        |     65|
|151   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                   |     74|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2816                                                                                                                                        |     65|
|153   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_74                                                                                                                                                   |     62|
|154   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2815                                                                                                                                        |     52|
|155   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_75                                                                                                                                                   |     61|
|156   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2814                                                                                                                                        |     52|
|157   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_76                                                                                                                                                   |     61|
|158   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2813                                                                                                                                        |     52|
|159   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_77                                                                                                                                                   |     61|
|160   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2812                                                                                                                                        |     52|
|161   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_78                                                                                                                                                   |     62|
|162   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2811                                                                                                                                        |     52|
|163   |  sparse_arr_feat_reduce_out_15_U                                     |hls_dummy_fifo_w16_d2_S_79                                                                                                                                                   |     62|
|164   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2810                                                                                                                                        |     52|
|165   |  sparse_arr_feat_reduce_out_16_U                                     |hls_dummy_fifo_w16_d2_S_80                                                                                                                                                   |     61|
|166   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2809                                                                                                                                        |     52|
|167   |  sparse_arr_feat_reduce_out_17_U                                     |hls_dummy_fifo_w16_d2_S_81                                                                                                                                                   |     61|
|168   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2808                                                                                                                                        |     52|
|169   |  sparse_arr_feat_reduce_out_18_U                                     |hls_dummy_fifo_w16_d2_S_82                                                                                                                                                   |     62|
|170   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2807                                                                                                                                        |     52|
|171   |  sparse_arr_feat_reduce_out_19_U                                     |hls_dummy_fifo_w16_d2_S_83                                                                                                                                                   |     61|
|172   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2806                                                                                                                                        |     52|
|173   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_84                                                                                                                                                   |     61|
|174   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2805                                                                                                                                        |     52|
|175   |  sparse_arr_feat_reduce_out_20_U                                     |hls_dummy_fifo_w16_d2_S_85                                                                                                                                                   |     61|
|176   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2804                                                                                                                                        |     52|
|177   |  sparse_arr_feat_reduce_out_21_U                                     |hls_dummy_fifo_w16_d2_S_86                                                                                                                                                   |     61|
|178   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2803                                                                                                                                        |     52|
|179   |  sparse_arr_feat_reduce_out_22_U                                     |hls_dummy_fifo_w16_d2_S_87                                                                                                                                                   |     61|
|180   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2802                                                                                                                                        |     52|
|181   |  sparse_arr_feat_reduce_out_23_U                                     |hls_dummy_fifo_w16_d2_S_88                                                                                                                                                   |     61|
|182   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2801                                                                                                                                        |     52|
|183   |  sparse_arr_feat_reduce_out_24_U                                     |hls_dummy_fifo_w16_d2_S_89                                                                                                                                                   |     61|
|184   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2800                                                                                                                                        |     52|
|185   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_90                                                                                                                                                   |     62|
|186   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2799                                                                                                                                        |     52|
|187   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_91                                                                                                                                                   |     61|
|188   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2798                                                                                                                                        |     52|
|189   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_92                                                                                                                                                   |     61|
|190   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2797                                                                                                                                        |     52|
|191   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_93                                                                                                                                                   |     61|
|192   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2796                                                                                                                                        |     52|
|193   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_94                                                                                                                                                   |     61|
|194   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2795                                                                                                                                        |     52|
|195   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_95                                                                                                                                                   |     61|
|196   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2794                                                                                                                                        |     52|
|197   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_96                                                                                                                                                   |     63|
|198   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2793                                                                                                                                        |     52|
|199   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_97                                                                                                                                                   |     61|
|200   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2792                                                                                                                                        |     52|
|201   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_98                                                                                                                                                   |     61|
|202   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                             |     52|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                       |     29|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2791                                                                                                                                         |     20|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                    |     25|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2790                                                                                                                                         |     16|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                   |     29|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2789                                                                                                                                         |     20|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                   |     25|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2788                                                                                                                                         |     16|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                   |     29|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2787                                                                                                                                         |     20|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                   |     25|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2786                                                                                                                                         |     16|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                   |     31|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2785                                                                                                                                         |     22|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                   |     25|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2784                                                                                                                                         |     16|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                   |     29|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2783                                                                                                                                         |     20|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                   |     25|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2782                                                                                                                                         |     16|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                   |     29|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2781                                                                                                                                         |     20|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                   |     25|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2780                                                                                                                                         |     16|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                   |     29|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2779                                                                                                                                         |     20|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                   |     26|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2778                                                                                                                                         |     16|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                   |     29|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2777                                                                                                                                         |     20|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                   |     26|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2776                                                                                                                                         |     16|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                   |     94|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2775                                                                                                                                         |     85|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                   |     26|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2774                                                                                                                                         |     16|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                   |    111|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2773                                                                                                                                         |    102|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                   |     26|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2772                                                                                                                                         |     17|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                   |     29|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2771                                                                                                                                         |     20|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                   |     25|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2770                                                                                                                                         |     16|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                   |     79|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2769                                                                                                                                         |     70|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                   |     25|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2768                                                                                                                                         |     16|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                   |    113|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2767                                                                                                                                         |    104|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                   |     26|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2766                                                                                                                                         |     16|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                   |     29|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2765                                                                                                                                         |     20|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                   |     26|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2764                                                                                                                                         |     17|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                   |     29|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2763                                                                                                                                         |     20|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                   |     25|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2762                                                                                                                                         |     16|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                   |     29|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2761                                                                                                                                         |     20|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                   |     25|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2760                                                                                                                                         |     16|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                   |     29|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2759                                                                                                                                         |     20|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                   |     26|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2758                                                                                                                                         |     16|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                   |     30|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2757                                                                                                                                         |     21|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                   |     26|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2756                                                                                                                                         |     16|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                   |     29|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2755                                                                                                                                         |     20|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                   |     26|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2754                                                                                                                                         |     17|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                   |     30|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2753                                                                                                                                         |     21|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                   |     25|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2752                                                                                                                                         |     16|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                   |     35|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2751                                                                                                                                         |     26|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                   |     25|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2750                                                                                                                                         |     16|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                   |     30|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2749                                                                                                                                         |     21|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                   |     26|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2748                                                                                                                                         |     17|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                         |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                   |     32|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2747                                                                                                                                         |     23|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                   |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                   |     29|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2746                                                                                                                                         |     20|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                         |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                   |     35|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2745                                                                                                                                         |     26|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                   |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                   |     25|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2744                                                                                                                                         |     16|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                         |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                   |     29|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2743                                                                                                                                         |     20|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                   |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                   |     25|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2742                                                                                                                                         |     16|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                         |hls_dummy_fifo_w4_d2_S_148                                                                                                                                                   |     35|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2741                                                                                                                                         |     26|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                   |hls_dummy_fifo_w4_d2_S_149                                                                                                                                                   |     25|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2740                                                                                                                                         |     16|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                         |hls_dummy_fifo_w4_d2_S_150                                                                                                                                                   |     29|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2739                                                                                                                                         |     20|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                   |hls_dummy_fifo_w4_d2_S_151                                                                                                                                                   |     25|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2738                                                                                                                                         |     16|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                         |hls_dummy_fifo_w4_d2_S_152                                                                                                                                                   |     35|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2737                                                                                                                                         |     26|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                   |hls_dummy_fifo_w4_d2_S_153                                                                                                                                                   |     25|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2736                                                                                                                                         |     16|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                         |hls_dummy_fifo_w4_d2_S_154                                                                                                                                                   |     29|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2735                                                                                                                                         |     20|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                   |hls_dummy_fifo_w4_d2_S_155                                                                                                                                                   |     25|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2734                                                                                                                                         |     16|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                         |hls_dummy_fifo_w4_d2_S_156                                                                                                                                                   |     35|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2733                                                                                                                                         |     26|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                   |hls_dummy_fifo_w4_d2_S_157                                                                                                                                                   |     26|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2732                                                                                                                                         |     17|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                         |hls_dummy_fifo_w4_d2_S_158                                                                                                                                                   |     31|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2731                                                                                                                                         |     22|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                   |hls_dummy_fifo_w4_d2_S_159                                                                                                                                                   |     26|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2730                                                                                                                                         |     17|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                         |hls_dummy_fifo_w4_d2_S_160                                                                                                                                                   |     36|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2729                                                                                                                                         |     26|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                   |hls_dummy_fifo_w4_d2_S_161                                                                                                                                                   |     25|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2728                                                                                                                                         |     16|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_162                                                                                                                                                   |     29|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2727                                                                                                                                         |     20|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_163                                                                                                                                                   |     27|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2726                                                                                                                                         |     16|
|335   |  sparse_arr_hash_reduce_out_40_c52_channel_U                         |hls_dummy_fifo_w4_d2_S_164                                                                                                                                                   |     29|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2725                                                                                                                                         |     20|
|337   |  sparse_arr_hash_reduce_out_40_c_U                                   |hls_dummy_fifo_w4_d2_S_165                                                                                                                                                   |     25|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2724                                                                                                                                         |     16|
|339   |  sparse_arr_hash_reduce_out_41_c53_channel_U                         |hls_dummy_fifo_w4_d2_S_166                                                                                                                                                   |     35|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2723                                                                                                                                         |     26|
|341   |  sparse_arr_hash_reduce_out_41_c_U                                   |hls_dummy_fifo_w4_d2_S_167                                                                                                                                                   |     26|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2722                                                                                                                                         |     16|
|343   |  sparse_arr_hash_reduce_out_42_c54_channel_U                         |hls_dummy_fifo_w4_d2_S_168                                                                                                                                                   |     29|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2721                                                                                                                                         |     20|
|345   |  sparse_arr_hash_reduce_out_42_c_U                                   |hls_dummy_fifo_w4_d2_S_169                                                                                                                                                   |     26|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2720                                                                                                                                         |     17|
|347   |  sparse_arr_hash_reduce_out_43_c55_channel_U                         |hls_dummy_fifo_w4_d2_S_170                                                                                                                                                   |     35|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2719                                                                                                                                         |     26|
|349   |  sparse_arr_hash_reduce_out_43_c_U                                   |hls_dummy_fifo_w4_d2_S_171                                                                                                                                                   |     25|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2718                                                                                                                                         |     16|
|351   |  sparse_arr_hash_reduce_out_44_c56_channel_U                         |hls_dummy_fifo_w4_d2_S_172                                                                                                                                                   |     29|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2717                                                                                                                                         |     20|
|353   |  sparse_arr_hash_reduce_out_44_c_U                                   |hls_dummy_fifo_w4_d2_S_173                                                                                                                                                   |     25|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2716                                                                                                                                         |     16|
|355   |  sparse_arr_hash_reduce_out_45_c57_channel_U                         |hls_dummy_fifo_w4_d2_S_174                                                                                                                                                   |     36|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2715                                                                                                                                         |     26|
|357   |  sparse_arr_hash_reduce_out_45_c_U                                   |hls_dummy_fifo_w4_d2_S_175                                                                                                                                                   |     28|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2714                                                                                                                                         |     17|
|359   |  sparse_arr_hash_reduce_out_46_c58_channel_U                         |hls_dummy_fifo_w4_d2_S_176                                                                                                                                                   |     34|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2713                                                                                                                                         |     25|
|361   |  sparse_arr_hash_reduce_out_46_c_U                                   |hls_dummy_fifo_w4_d2_S_177                                                                                                                                                   |     27|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2712                                                                                                                                         |     17|
|363   |  sparse_arr_hash_reduce_out_47_c59_channel_U                         |hls_dummy_fifo_w4_d2_S_178                                                                                                                                                   |     42|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2711                                                                                                                                         |     33|
|365   |  sparse_arr_hash_reduce_out_47_c_U                                   |hls_dummy_fifo_w4_d2_S_179                                                                                                                                                   |     25|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2710                                                                                                                                         |     16|
|367   |  sparse_arr_hash_reduce_out_48_c60_channel_U                         |hls_dummy_fifo_w4_d2_S_180                                                                                                                                                   |    141|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2709                                                                                                                                         |    131|
|369   |  sparse_arr_hash_reduce_out_48_c_U                                   |hls_dummy_fifo_w4_d2_S_181                                                                                                                                                   |     25|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2708                                                                                                                                         |     16|
|371   |  sparse_arr_hash_reduce_out_49_c61_channel_U                         |hls_dummy_fifo_w4_d2_S_182                                                                                                                                                   |    188|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2707                                                                                                                                         |    179|
|373   |  sparse_arr_hash_reduce_out_49_c_U                                   |hls_dummy_fifo_w4_d2_S_183                                                                                                                                                   |     25|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2706                                                                                                                                         |     16|
|375   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_184                                                                                                                                                   |     30|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2705                                                                                                                                         |     21|
|377   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_185                                                                                                                                                   |     26|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2704                                                                                                                                         |     16|
|379   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_186                                                                                                                                                   |     30|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2703                                                                                                                                         |     21|
|381   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_187                                                                                                                                                   |     27|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2702                                                                                                                                         |     18|
|383   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_188                                                                                                                                                   |     29|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2701                                                                                                                                         |     20|
|385   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_189                                                                                                                                                   |     25|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2700                                                                                                                                         |     16|
|387   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_190                                                                                                                                                   |     29|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2699                                                                                                                                         |     20|
|389   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_191                                                                                                                                                   |     26|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2698                                                                                                                                         |     17|
|391   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_192                                                                                                                                                   |     30|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2697                                                                                                                                         |     21|
|393   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_193                                                                                                                                                   |     25|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2696                                                                                                                                         |     16|
|395   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_194                                                                                                                                                   |     29|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2695                                                                                                                                         |     20|
|397   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_195                                                                                                                                                   |     25|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2694                                                                                                                                         |     16|
|399   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_196                                                                                                                                                   |     29|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2693                                                                                                                                         |     20|
|401   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_197                                                                                                                                                   |     26|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                              |     16|
|403   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_s                                                                                                 |  70940|
|404   |    select_ln134_1292_reg_136325_reg                                  |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__519                                                                      |      8|
|405   |    select_ln134_1282_reg_136320_reg                                  |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__328                                                                      |      8|
|406   |    select_ln134_1066_reg_135825_reg                                  |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__66                                                                       |      8|
|407   |    mul_16s_15s_26_1_1_U1004                                          |hls_dummy_mul_16s_15s_26_1_1_1476                                                                                                                                            |      8|
|408   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__704                                                        |      8|
|409   |    mul_16s_15s_26_1_1_U1006                                          |hls_dummy_mul_16s_15s_26_1_1_1478                                                                                                                                            |     41|
|410   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__72                                                          |      8|
|411   |    mul_16s_15ns_26_1_1_U1002                                         |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                                |     32|
|412   |    mul_16s_15ns_26_1_1_U1049                                         |hls_dummy_mul_16s_15ns_26_1_1_1447                                                                                                                                           |     32|
|413   |    mul_16s_15ns_26_1_1_U1096                                         |hls_dummy_mul_16s_15ns_26_1_1_1448                                                                                                                                           |     32|
|414   |    mul_16s_15ns_26_1_1_U110                                          |hls_dummy_mul_16s_15ns_26_1_1_1449                                                                                                                                           |     32|
|415   |    mul_16s_15ns_26_1_1_U1143                                         |hls_dummy_mul_16s_15ns_26_1_1_1450                                                                                                                                           |     32|
|416   |    mul_16s_15ns_26_1_1_U1190                                         |hls_dummy_mul_16s_15ns_26_1_1_1451                                                                                                                                           |     32|
|417   |    mul_16s_15ns_26_1_1_U1236                                         |hls_dummy_mul_16s_15ns_26_1_1_1452                                                                                                                                           |     32|
|418   |    mul_16s_15ns_26_1_1_U157                                          |hls_dummy_mul_16s_15ns_26_1_1_1453                                                                                                                                           |     32|
|419   |    mul_16s_15ns_26_1_1_U204                                          |hls_dummy_mul_16s_15ns_26_1_1_1454                                                                                                                                           |     32|
|420   |    mul_16s_15ns_26_1_1_U251                                          |hls_dummy_mul_16s_15ns_26_1_1_1455                                                                                                                                           |     32|
|421   |    mul_16s_15ns_26_1_1_U298                                          |hls_dummy_mul_16s_15ns_26_1_1_1456                                                                                                                                           |     32|
|422   |    mul_16s_15ns_26_1_1_U345                                          |hls_dummy_mul_16s_15ns_26_1_1_1457                                                                                                                                           |     32|
|423   |    mul_16s_15ns_26_1_1_U392                                          |hls_dummy_mul_16s_15ns_26_1_1_1458                                                                                                                                           |     32|
|424   |    mul_16s_15ns_26_1_1_U439                                          |hls_dummy_mul_16s_15ns_26_1_1_1459                                                                                                                                           |     32|
|425   |    mul_16s_15ns_26_1_1_U486                                          |hls_dummy_mul_16s_15ns_26_1_1_1460                                                                                                                                           |     32|
|426   |    mul_16s_15ns_26_1_1_U533                                          |hls_dummy_mul_16s_15ns_26_1_1_1461                                                                                                                                           |     32|
|427   |    mul_16s_15ns_26_1_1_U579                                          |hls_dummy_mul_16s_15ns_26_1_1_1462                                                                                                                                           |     32|
|428   |    mul_16s_15ns_26_1_1_U626                                          |hls_dummy_mul_16s_15ns_26_1_1_1463                                                                                                                                           |     32|
|429   |    mul_16s_15ns_26_1_1_U673                                          |hls_dummy_mul_16s_15ns_26_1_1_1464                                                                                                                                           |     32|
|430   |    mul_16s_15ns_26_1_1_U720                                          |hls_dummy_mul_16s_15ns_26_1_1_1465                                                                                                                                           |     32|
|431   |    mul_16s_15ns_26_1_1_U767                                          |hls_dummy_mul_16s_15ns_26_1_1_1466                                                                                                                                           |     32|
|432   |    mul_16s_15ns_26_1_1_U814                                          |hls_dummy_mul_16s_15ns_26_1_1_1467                                                                                                                                           |     32|
|433   |    mul_16s_15ns_26_1_1_U861                                          |hls_dummy_mul_16s_15ns_26_1_1_1468                                                                                                                                           |     32|
|434   |    mul_16s_15ns_26_1_1_U908                                          |hls_dummy_mul_16s_15ns_26_1_1_1469                                                                                                                                           |     32|
|435   |    mul_16s_15ns_26_1_1_U955                                          |hls_dummy_mul_16s_15ns_26_1_1_1470                                                                                                                                           |     32|
|436   |    mul_16s_15s_26_1_1_U10                                            |hls_dummy_mul_16s_15s_26_1_1_1471                                                                                                                                            |     69|
|437   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__593                                                        |      8|
|438   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_1472                                                                                                                                            |     41|
|439   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__630                                                        |      8|
|440   |    mul_16s_15s_26_1_1_U1000                                          |hls_dummy_mul_16s_15s_26_1_1_1473                                                                                                                                            |      9|
|441   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__673                                                        |      8|
|442   |    mul_16s_15s_26_1_1_U1001                                          |hls_dummy_mul_16s_15s_26_1_1_1474                                                                                                                                            |     52|
|443   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__722                                                        |      8|
|444   |    mul_16s_15s_26_1_1_U1003                                          |hls_dummy_mul_16s_15s_26_1_1_1475                                                                                                                                            |     11|
|445   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__624                                                        |      8|
|446   |    mul_16s_15s_26_1_1_U1005                                          |hls_dummy_mul_16s_15s_26_1_1_1477                                                                                                                                            |     42|
|447   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__57                                                          |      8|
|448   |    mul_16s_15s_26_1_1_U1007                                          |hls_dummy_mul_16s_15s_26_1_1_1479                                                                                                                                            |     24|
|449   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__501                                                        |      8|
|450   |    mul_16s_15s_26_1_1_U1008                                          |hls_dummy_mul_16s_15s_26_1_1_1480                                                                                                                                            |     25|
|451   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__196                                                        |      8|
|452   |    mul_16s_15s_26_1_1_U1009                                          |hls_dummy_mul_16s_15s_26_1_1_1481                                                                                                                                            |     25|
|453   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__510                                                        |      8|
|454   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1482                                                                                                                                            |      8|
|455   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__361                                                        |      8|
|456   |    mul_16s_15s_26_1_1_U1010                                          |hls_dummy_mul_16s_15s_26_1_1_1483                                                                                                                                            |     69|
|457   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__455                                                        |      8|
|458   |    mul_16s_15s_26_1_1_U1011                                          |hls_dummy_mul_16s_15s_26_1_1_1484                                                                                                                                            |     28|
|459   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__327                                                        |      8|
|460   |    mul_16s_15s_26_1_1_U1012                                          |hls_dummy_mul_16s_15s_26_1_1_1485                                                                                                                                            |     99|
|461   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__138                                                         |      8|
|462   |    mul_16s_15s_26_1_1_U1013                                          |hls_dummy_mul_16s_15s_26_1_1_1486                                                                                                                                            |     25|
|463   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__724                                                        |      8|
|464   |    mul_16s_15s_26_1_1_U1014                                          |hls_dummy_mul_16s_15s_26_1_1_1487                                                                                                                                            |     56|
|465   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__787                                                        |      8|
|466   |    mul_16s_15s_26_1_1_U1015                                          |hls_dummy_mul_16s_15s_26_1_1_1488                                                                                                                                            |     25|
|467   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__86                                                         |      8|
|468   |    mul_16s_15s_26_1_1_U1016                                          |hls_dummy_mul_16s_15s_26_1_1_1489                                                                                                                                            |     58|
|469   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__80                                                          |      8|
|470   |    mul_16s_15s_26_1_1_U1017                                          |hls_dummy_mul_16s_15s_26_1_1_1490                                                                                                                                            |     72|
|471   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__34                                                          |      8|
|472   |    mul_16s_15s_26_1_1_U1018                                          |hls_dummy_mul_16s_15s_26_1_1_1491                                                                                                                                            |     25|
|473   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__869                                                        |      8|
|474   |    mul_16s_15s_26_1_1_U1019                                          |hls_dummy_mul_16s_15s_26_1_1_1492                                                                                                                                            |     55|
|475   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__71                                                         |      8|
|476   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1493                                                                                                                                            |     41|
|477   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__836                                                        |      8|
|478   |    mul_16s_15s_26_1_1_U1020                                          |hls_dummy_mul_16s_15s_26_1_1_1494                                                                                                                                            |     26|
|479   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__347                                                        |      8|
|480   |    mul_16s_15s_26_1_1_U1021                                          |hls_dummy_mul_16s_15s_26_1_1_1495                                                                                                                                            |     66|
|481   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__289                                                        |      8|
|482   |    mul_16s_15s_26_1_1_U1022                                          |hls_dummy_mul_16s_15s_26_1_1_1496                                                                                                                                            |     28|
|483   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__164                                                        |      8|
|484   |    mul_16s_15s_26_1_1_U1023                                          |hls_dummy_mul_16s_15s_26_1_1_1497                                                                                                                                            |     26|
|485   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__708                                                        |      8|
|486   |    mul_16s_15s_26_1_1_U1024                                          |hls_dummy_mul_16s_15s_26_1_1_1498                                                                                                                                            |     68|
|487   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__39                                                         |      8|
|488   |    mul_16s_15s_26_1_1_U1025                                          |hls_dummy_mul_16s_15s_26_1_1_1499                                                                                                                                            |     32|
|489   |    mul_16s_15s_26_1_1_U1026                                          |hls_dummy_mul_16s_15s_26_1_1_1500                                                                                                                                            |     29|
|490   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__883                                                        |      8|
|491   |    mul_16s_15s_26_1_1_U1027                                          |hls_dummy_mul_16s_15s_26_1_1_1501                                                                                                                                            |     23|
|492   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__672                                                        |      8|
|493   |    mul_16s_15s_26_1_1_U1028                                          |hls_dummy_mul_16s_15s_26_1_1_1502                                                                                                                                            |     56|
|494   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__4                                                           |      8|
|495   |    mul_16s_15s_26_1_1_U1029                                          |hls_dummy_mul_16s_15s_26_1_1_1503                                                                                                                                            |     52|
|496   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__69                                                          |      8|
|497   |    mul_16s_15s_26_1_1_U103                                           |hls_dummy_mul_16s_15s_26_1_1_1504                                                                                                                                            |      8|
|498   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__46                                                         |      8|
|499   |    mul_16s_15s_26_1_1_U1030                                          |hls_dummy_mul_16s_15s_26_1_1_1505                                                                                                                                            |      8|
|500   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__24                                                         |      8|
|501   |    mul_16s_15s_26_1_1_U1031                                          |hls_dummy_mul_16s_15s_26_1_1_1506                                                                                                                                            |     10|
|502   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__187                                                        |      8|
|503   |    mul_16s_15s_26_1_1_U1032                                          |hls_dummy_mul_16s_15s_26_1_1_1507                                                                                                                                            |      9|
|504   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__292                                                        |      8|
|505   |    mul_16s_15s_26_1_1_U1033                                          |hls_dummy_mul_16s_15s_26_1_1_1508                                                                                                                                            |     52|
|506   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__443                                                        |      8|
|507   |    mul_16s_15s_26_1_1_U1034                                          |hls_dummy_mul_16s_15s_26_1_1_1509                                                                                                                                            |     11|
|508   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__914                                                        |      8|
|509   |    mul_16s_15s_26_1_1_U1035                                          |hls_dummy_mul_16s_15s_26_1_1_1510                                                                                                                                            |     42|
|510   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__25                                                          |      8|
|511   |    mul_16s_15s_26_1_1_U1036                                          |hls_dummy_mul_16s_15s_26_1_1_1511                                                                                                                                            |      8|
|512   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__16                                                         |      8|
|513   |    mul_16s_15s_26_1_1_U1037                                          |hls_dummy_mul_16s_15s_26_1_1_1512                                                                                                                                            |     41|
|514   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__505                                                        |      8|
|515   |    mul_16s_15s_26_1_1_U1038                                          |hls_dummy_mul_16s_15s_26_1_1_1513                                                                                                                                            |      8|
|516   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__8                                                          |      8|
|517   |    mul_16s_15s_26_1_1_U1039                                          |hls_dummy_mul_16s_15s_26_1_1_1514                                                                                                                                            |     41|
|518   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__87                                                          |      8|
|519   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1515                                                                                                                                            |     41|
|520   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__552                                                        |      8|
|521   |    mul_16s_15s_26_1_1_U1040                                          |hls_dummy_mul_16s_15s_26_1_1_1516                                                                                                                                            |     40|
|522   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__45                                                          |      8|
|523   |    mul_16s_15s_26_1_1_U1041                                          |hls_dummy_mul_16s_15s_26_1_1_1517                                                                                                                                            |      8|
|524   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__749                                                        |      8|
|525   |    mul_16s_15s_26_1_1_U1042                                          |hls_dummy_mul_16s_15s_26_1_1_1518                                                                                                                                            |     41|
|526   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__58                                                         |      8|
|527   |    mul_16s_15s_26_1_1_U1043                                          |hls_dummy_mul_16s_15s_26_1_1_1519                                                                                                                                            |      9|
|528   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__664                                                        |      8|
|529   |    mul_16s_15s_26_1_1_U1044                                          |hls_dummy_mul_16s_15s_26_1_1_1520                                                                                                                                            |     52|
|530   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__170                                                        |      8|
|531   |    mul_16s_15s_26_1_1_U1045                                          |hls_dummy_mul_16s_15s_26_1_1_1521                                                                                                                                            |     11|
|532   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__692                                                        |      8|
|533   |    mul_16s_15s_26_1_1_U1046                                          |hls_dummy_mul_16s_15s_26_1_1_1522                                                                                                                                            |      9|
|534   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__680                                                        |      8|
|535   |    mul_16s_15s_26_1_1_U1047                                          |hls_dummy_mul_16s_15s_26_1_1_1523                                                                                                                                            |     52|
|536   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__194                                                        |      8|
|537   |    mul_16s_15s_26_1_1_U1048                                          |hls_dummy_mul_16s_15s_26_1_1_1524                                                                                                                                            |     11|
|538   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__758                                                        |      8|
|539   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1525                                                                                                                                            |      8|
|540   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__600                                                        |      8|
|541   |    mul_16s_15s_26_1_1_U1050                                          |hls_dummy_mul_16s_15s_26_1_1_1526                                                                                                                                            |      8|
|542   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__825                                                        |      8|
|543   |    mul_16s_15s_26_1_1_U1051                                          |hls_dummy_mul_16s_15s_26_1_1_1527                                                                                                                                            |     95|
|544   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__33                                                          |      8|
|545   |    mul_16s_15s_26_1_1_U1052                                          |hls_dummy_mul_16s_15s_26_1_1_1528                                                                                                                                            |     41|
|546   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__36                                                          |      8|
|547   |    mul_16s_15s_26_1_1_U1053                                          |hls_dummy_mul_16s_15s_26_1_1_1529                                                                                                                                            |     23|
|548   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__936                                                        |      8|
|549   |    mul_16s_15s_26_1_1_U1054                                          |hls_dummy_mul_16s_15s_26_1_1_1530                                                                                                                                            |     26|
|550   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__591                                                        |      8|
|551   |    mul_16s_15s_26_1_1_U1055                                          |hls_dummy_mul_16s_15s_26_1_1_1531                                                                                                                                            |     26|
|552   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__799                                                        |      8|
|553   |    mul_16s_15s_26_1_1_U1056                                          |hls_dummy_mul_16s_15s_26_1_1_1532                                                                                                                                            |     69|
|554   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__861                                                        |      8|
|555   |    mul_16s_15s_26_1_1_U1057                                          |hls_dummy_mul_16s_15s_26_1_1_1533                                                                                                                                            |     27|
|556   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__738                                                        |      8|
|557   |    mul_16s_15s_26_1_1_U1058                                          |hls_dummy_mul_16s_15s_26_1_1_1534                                                                                                                                            |     57|
|558   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__148                                                         |      8|
|559   |    mul_16s_15s_26_1_1_U1059                                          |hls_dummy_mul_16s_15s_26_1_1_1535                                                                                                                                            |     24|
|560   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__482                                                        |      8|
|561   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1536                                                                                                                                            |     41|
|562   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__942                                                        |      8|
|563   |    mul_16s_15s_26_1_1_U1060                                          |hls_dummy_mul_16s_15s_26_1_1_1537                                                                                                                                            |     58|
|564   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__519                                                        |      8|
|565   |    mul_16s_15s_26_1_1_U1061                                          |hls_dummy_mul_16s_15s_26_1_1_1538                                                                                                                                            |     25|
|566   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__382                                                        |      8|
|567   |    mul_16s_15s_26_1_1_U1062                                          |hls_dummy_mul_16s_15s_26_1_1_1539                                                                                                                                            |     58|
|568   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__62                                                          |      8|
|569   |    mul_16s_15s_26_1_1_U1063                                          |hls_dummy_mul_16s_15s_26_1_1_1540                                                                                                                                            |     58|
|570   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__49                                                          |      8|
|571   |    mul_16s_15s_26_1_1_U1064                                          |hls_dummy_mul_16s_15s_26_1_1_1541                                                                                                                                            |     25|
|572   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__432                                                        |      8|
|573   |    mul_16s_15s_26_1_1_U1065                                          |hls_dummy_mul_16s_15s_26_1_1_1542                                                                                                                                            |     57|
|574   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__209                                                        |      8|
|575   |    mul_16s_15s_26_1_1_U1066                                          |hls_dummy_mul_16s_15s_26_1_1_1543                                                                                                                                            |     24|
|576   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__898                                                        |      8|
|577   |    mul_16s_15s_26_1_1_U1067                                          |hls_dummy_mul_16s_15s_26_1_1_1544                                                                                                                                            |     67|
|578   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__531                                                        |      8|
|579   |    mul_16s_15s_26_1_1_U1068                                          |hls_dummy_mul_16s_15s_26_1_1_1545                                                                                                                                            |     28|
|580   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__795                                                        |      8|
|581   |    mul_16s_15s_26_1_1_U1069                                          |hls_dummy_mul_16s_15s_26_1_1_1546                                                                                                                                            |     26|
|582   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__922                                                        |      8|
|583   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1547                                                                                                                                            |      8|
|584   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__318                                                        |      8|
|585   |    mul_16s_15s_26_1_1_U1070                                          |hls_dummy_mul_16s_15s_26_1_1_1548                                                                                                                                            |     66|
|586   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel                                                             |      8|
|587   |    mul_16s_15s_26_1_1_U1071                                          |hls_dummy_mul_16s_15s_26_1_1_1549                                                                                                                                            |     26|
|588   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__62                                                         |      8|
|589   |    mul_16s_15s_26_1_1_U1072                                          |hls_dummy_mul_16s_15s_26_1_1_1550                                                                                                                                            |     32|
|590   |    mul_16s_15s_26_1_1_U1073                                          |hls_dummy_mul_16s_15s_26_1_1_1551                                                                                                                                            |     21|
|591   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__353                                                        |      8|
|592   |    mul_16s_15s_26_1_1_U1074                                          |hls_dummy_mul_16s_15s_26_1_1_1552                                                                                                                                            |    111|
|593   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__88                                                          |      8|
|594   |    mul_16s_15s_26_1_1_U1075                                          |hls_dummy_mul_16s_15s_26_1_1_1553                                                                                                                                            |     57|
|595   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__90                                                          |      8|
|596   |    mul_16s_15s_26_1_1_U1076                                          |hls_dummy_mul_16s_15s_26_1_1_1554                                                                                                                                            |      8|
|597   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__479                                                        |      8|
|598   |    mul_16s_15s_26_1_1_U1077                                          |hls_dummy_mul_16s_15s_26_1_1_1555                                                                                                                                            |     10|
|599   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__522                                                        |      8|
|600   |    mul_16s_15s_26_1_1_U1078                                          |hls_dummy_mul_16s_15s_26_1_1_1556                                                                                                                                            |      9|
|601   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__879                                                        |      8|
|602   |    mul_16s_15s_26_1_1_U1079                                          |hls_dummy_mul_16s_15s_26_1_1_1557                                                                                                                                            |     52|
|603   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__740                                                        |      8|
|604   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1558                                                                                                                                            |     48|
|605   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__282                                                        |      8|
|606   |    mul_16s_15s_26_1_1_U1080                                          |hls_dummy_mul_16s_15s_26_1_1_1559                                                                                                                                            |     11|
|607   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__762                                                        |      8|
|608   |    mul_16s_15s_26_1_1_U1081                                          |hls_dummy_mul_16s_15s_26_1_1_1560                                                                                                                                            |     81|
|609   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__80                                                          |      8|
|610   |    mul_16s_15s_26_1_1_U1082                                          |hls_dummy_mul_16s_15s_26_1_1_1561                                                                                                                                            |      8|
|611   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__786                                                        |      8|
|612   |    mul_16s_15s_26_1_1_U1083                                          |hls_dummy_mul_16s_15s_26_1_1_1562                                                                                                                                            |     41|
|613   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__119                                                        |      8|
|614   |    mul_16s_15s_26_1_1_U1084                                          |hls_dummy_mul_16s_15s_26_1_1_1563                                                                                                                                            |      8|
|615   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__429                                                        |      8|
|616   |    mul_16s_15s_26_1_1_U1085                                          |hls_dummy_mul_16s_15s_26_1_1_1564                                                                                                                                            |     41|
|617   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__83                                                          |      8|
|618   |    mul_16s_15s_26_1_1_U1086                                          |hls_dummy_mul_16s_15s_26_1_1_1565                                                                                                                                            |     56|
|619   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__39                                                          |      8|
|620   |    mul_16s_15s_26_1_1_U1087                                          |hls_dummy_mul_16s_15s_26_1_1_1566                                                                                                                                            |      8|
|621   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__701                                                        |      8|
|622   |    mul_16s_15s_26_1_1_U1088                                          |hls_dummy_mul_16s_15s_26_1_1_1567                                                                                                                                            |     41|
|623   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__253                                                        |      8|
|624   |    mul_16s_15s_26_1_1_U1089                                          |hls_dummy_mul_16s_15s_26_1_1_1568                                                                                                                                            |      9|
|625   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__827                                                        |      8|
|626   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1569                                                                                                                                            |     15|
|627   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__848                                                        |      8|
|628   |    mul_16s_15s_26_1_1_U1090                                          |hls_dummy_mul_16s_15s_26_1_1_1570                                                                                                                                            |     52|
|629   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__405                                                        |      8|
|630   |    mul_16s_15s_26_1_1_U1091                                          |hls_dummy_mul_16s_15s_26_1_1_1571                                                                                                                                            |     11|
|631   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__110                                                        |      8|
|632   |    mul_16s_15s_26_1_1_U1092                                          |hls_dummy_mul_16s_15s_26_1_1_1572                                                                                                                                            |      9|
|633   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__949                                                        |      8|
|634   |    mul_16s_15s_26_1_1_U1093                                          |hls_dummy_mul_16s_15s_26_1_1_1573                                                                                                                                            |     52|
|635   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__262                                                        |      8|
|636   |    mul_16s_15s_26_1_1_U1094                                          |hls_dummy_mul_16s_15s_26_1_1_1574                                                                                                                                            |     11|
|637   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__564                                                        |      8|
|638   |    mul_16s_15s_26_1_1_U1095                                          |hls_dummy_mul_16s_15s_26_1_1_1575                                                                                                                                            |      8|
|639   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__106                                                        |      8|
|640   |    mul_16s_15s_26_1_1_U1097                                          |hls_dummy_mul_16s_15s_26_1_1_1576                                                                                                                                            |     41|
|641   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__86                                                          |      8|
|642   |    mul_16s_15s_26_1_1_U1098                                          |hls_dummy_mul_16s_15s_26_1_1_1577                                                                                                                                            |     41|
|643   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__53                                                          |      8|
|644   |    mul_16s_15s_26_1_1_U1099                                          |hls_dummy_mul_16s_15s_26_1_1_1578                                                                                                                                            |     25|
|645   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__911                                                        |      8|
|646   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1579                                                                                                                                            |     36|
|647   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__169                                                        |      8|
|648   |    mul_16s_15s_26_1_1_U1100                                          |hls_dummy_mul_16s_15s_26_1_1_1580                                                                                                                                            |     25|
|649   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__638                                                        |      8|
|650   |    mul_16s_15s_26_1_1_U1101                                          |hls_dummy_mul_16s_15s_26_1_1_1581                                                                                                                                            |     22|
|651   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__334                                                        |      8|
|652   |    mul_16s_15s_26_1_1_U1102                                          |hls_dummy_mul_16s_15s_26_1_1_1582                                                                                                                                            |     69|
|653   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__784                                                        |      8|
|654   |    mul_16s_15s_26_1_1_U1103                                          |hls_dummy_mul_16s_15s_26_1_1_1583                                                                                                                                            |     28|
|655   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__419                                                        |      8|
|656   |    mul_16s_15s_26_1_1_U1104                                          |hls_dummy_mul_16s_15s_26_1_1_1584                                                                                                                                            |     60|
|657   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__8                                                           |      8|
|658   |    mul_16s_15s_26_1_1_U1105                                          |hls_dummy_mul_16s_15s_26_1_1_1585                                                                                                                                            |     25|
|659   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__73                                                         |      8|
|660   |    mul_16s_15s_26_1_1_U1106                                          |hls_dummy_mul_16s_15s_26_1_1_1586                                                                                                                                            |     58|
|661   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__659                                                        |      8|
|662   |    mul_16s_15s_26_1_1_U1107                                          |hls_dummy_mul_16s_15s_26_1_1_1587                                                                                                                                            |     25|
|663   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__260                                                        |      8|
|664   |    mul_16s_15s_26_1_1_U1108                                          |hls_dummy_mul_16s_15s_26_1_1_1588                                                                                                                                            |     57|
|665   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__84                                                          |      8|
|666   |    mul_16s_15s_26_1_1_U1109                                          |hls_dummy_mul_16s_15s_26_1_1_1589                                                                                                                                            |     56|
|667   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__78                                                          |      8|
|668   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1590                                                                                                                                            |      8|
|669   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__908                                                        |      8|
|670   |    mul_16s_15s_26_1_1_U1110                                          |hls_dummy_mul_16s_15s_26_1_1_1591                                                                                                                                            |     25|
|671   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__123                                                        |      8|
|672   |    mul_16s_15s_26_1_1_U1111                                          |hls_dummy_mul_16s_15s_26_1_1_1592                                                                                                                                            |     56|
|673   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__698                                                        |      8|
|674   |    mul_16s_15s_26_1_1_U1112                                          |hls_dummy_mul_16s_15s_26_1_1_1593                                                                                                                                            |     26|
|675   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__152                                                        |      8|
|676   |    mul_16s_15s_26_1_1_U1113                                          |hls_dummy_mul_16s_15s_26_1_1_1594                                                                                                                                            |     67|
|677   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__536                                                        |      8|
|678   |    mul_16s_15s_26_1_1_U1114                                          |hls_dummy_mul_16s_15s_26_1_1_1595                                                                                                                                            |     28|
|679   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__279                                                        |      8|
|680   |    mul_16s_15s_26_1_1_U1115                                          |hls_dummy_mul_16s_15s_26_1_1_1596                                                                                                                                            |     26|
|681   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__711                                                        |      8|
|682   |    mul_16s_15s_26_1_1_U1116                                          |hls_dummy_mul_16s_15s_26_1_1_1597                                                                                                                                            |     69|
|683   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__314                                                        |      8|
|684   |    mul_16s_15s_26_1_1_U1117                                          |hls_dummy_mul_16s_15s_26_1_1_1598                                                                                                                                            |     25|
|685   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__717                                                        |      8|
|686   |    mul_16s_15s_26_1_1_U1118                                          |hls_dummy_mul_16s_15s_26_1_1_1599                                                                                                                                            |     25|
|687   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__792                                                        |      8|
|688   |    mul_16s_15s_26_1_1_U1119                                          |hls_dummy_mul_16s_15s_26_1_1_1600                                                                                                                                            |     32|
|689   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1601                                                                                                                                            |     10|
|690   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__6                                                          |      8|
|691   |    mul_16s_15s_26_1_1_U1120                                          |hls_dummy_mul_16s_15s_26_1_1_1602                                                                                                                                            |    111|
|692   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__69                                                          |      8|
|693   |    mul_16s_15s_26_1_1_U1121                                          |hls_dummy_mul_16s_15s_26_1_1_1603                                                                                                                                            |     55|
|694   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__57                                                          |      8|
|695   |    mul_16s_15s_26_1_1_U1122                                          |hls_dummy_mul_16s_15s_26_1_1_1604                                                                                                                                            |      8|
|696   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__946                                                        |      8|
|697   |    mul_16s_15s_26_1_1_U1123                                          |hls_dummy_mul_16s_15s_26_1_1_1605                                                                                                                                            |     10|
|698   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__620                                                        |      8|
|699   |    mul_16s_15s_26_1_1_U1124                                          |hls_dummy_mul_16s_15s_26_1_1_1606                                                                                                                                            |      9|
|700   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__437                                                        |      8|
|701   |    mul_16s_15s_26_1_1_U1125                                          |hls_dummy_mul_16s_15s_26_1_1_1607                                                                                                                                            |     52|
|702   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__280                                                        |      8|
|703   |    mul_16s_15s_26_1_1_U1126                                          |hls_dummy_mul_16s_15s_26_1_1_1608                                                                                                                                            |     11|
|704   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__239                                                        |      8|
|705   |    mul_16s_15s_26_1_1_U1127                                          |hls_dummy_mul_16s_15s_26_1_1_1609                                                                                                                                            |     82|
|706   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__123                                                         |      8|
|707   |    mul_16s_15s_26_1_1_U1128                                          |hls_dummy_mul_16s_15s_26_1_1_1610                                                                                                                                            |      8|
|708   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__72                                                         |      8|
|709   |    mul_16s_15s_26_1_1_U1129                                          |hls_dummy_mul_16s_15s_26_1_1_1611                                                                                                                                            |     41|
|710   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__644                                                        |      8|
|711   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1612                                                                                                                                            |      9|
|712   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__425                                                        |      8|
|713   |    mul_16s_15s_26_1_1_U1130                                          |hls_dummy_mul_16s_15s_26_1_1_1613                                                                                                                                            |      8|
|714   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__494                                                        |      8|
|715   |    mul_16s_15s_26_1_1_U1131                                          |hls_dummy_mul_16s_15s_26_1_1_1614                                                                                                                                            |     41|
|716   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__79                                                          |      8|
|717   |    mul_16s_15s_26_1_1_U1132                                          |hls_dummy_mul_16s_15s_26_1_1_1615                                                                                                                                            |     61|
|718   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__135                                                         |      8|
|719   |    mul_16s_15s_26_1_1_U1133                                          |hls_dummy_mul_16s_15s_26_1_1_1616                                                                                                                                            |     14|
|720   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__943                                                        |      8|
|721   |    mul_16s_15s_26_1_1_U1134                                          |hls_dummy_mul_16s_15s_26_1_1_1617                                                                                                                                            |     48|
|722   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__697                                                        |      8|
|723   |    mul_16s_15s_26_1_1_U1135                                          |hls_dummy_mul_16s_15s_26_1_1_1618                                                                                                                                            |     14|
|724   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__349                                                        |      8|
|725   |    mul_16s_15s_26_1_1_U1136                                          |hls_dummy_mul_16s_15s_26_1_1_1619                                                                                                                                            |     57|
|726   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__412                                                        |      8|
|727   |    mul_16s_15s_26_1_1_U1137                                          |hls_dummy_mul_16s_15s_26_1_1_1620                                                                                                                                            |     17|
|728   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__768                                                        |      8|
|729   |    mul_16s_15s_26_1_1_U1138                                          |hls_dummy_mul_16s_15s_26_1_1_1621                                                                                                                                            |     15|
|730   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__929                                                        |      8|
|731   |    mul_16s_15s_26_1_1_U1139                                          |hls_dummy_mul_16s_15s_26_1_1_1622                                                                                                                                            |     57|
|732   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__80                                                         |      8|
|733   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_1623                                                                                                                                            |     52|
|734   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__366                                                        |      8|
|735   |    mul_16s_15s_26_1_1_U1140                                          |hls_dummy_mul_16s_15s_26_1_1_1624                                                                                                                                            |     16|
|736   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__533                                                        |      8|
|737   |    mul_16s_15s_26_1_1_U1141                                          |hls_dummy_mul_16s_15s_26_1_1_1625                                                                                                                                            |     14|
|738   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__594                                                        |      8|
|739   |    mul_16s_15s_26_1_1_U1142                                          |hls_dummy_mul_16s_15s_26_1_1_1626                                                                                                                                            |     46|
|740   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__104                                                         |      8|
|741   |    mul_16s_15s_26_1_1_U1144                                          |hls_dummy_mul_16s_15s_26_1_1_1627                                                                                                                                            |     47|
|742   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__60                                                          |      8|
|743   |    mul_16s_15s_26_1_1_U1145                                          |hls_dummy_mul_16s_15s_26_1_1_1628                                                                                                                                            |     25|
|744   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__924                                                        |      8|
|745   |    mul_16s_15s_26_1_1_U1146                                          |hls_dummy_mul_16s_15s_26_1_1_1629                                                                                                                                            |     26|
|746   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__23                                                         |      8|
|747   |    mul_16s_15s_26_1_1_U1147                                          |hls_dummy_mul_16s_15s_26_1_1_1630                                                                                                                                            |     26|
|748   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__515                                                        |      8|
|749   |    mul_16s_15s_26_1_1_U1148                                          |hls_dummy_mul_16s_15s_26_1_1_1631                                                                                                                                            |     69|
|750   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__38                                                         |      8|
|751   |    mul_16s_15s_26_1_1_U1149                                          |hls_dummy_mul_16s_15s_26_1_1_1632                                                                                                                                            |     27|
|752   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__585                                                        |      8|
|753   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1633                                                                                                                                            |     11|
|754   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__234                                                        |      8|
|755   |    mul_16s_15s_26_1_1_U1150                                          |hls_dummy_mul_16s_15s_26_1_1_1634                                                                                                                                            |     99|
|756   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__7                                                           |      8|
|757   |    mul_16s_15s_26_1_1_U1151                                          |hls_dummy_mul_16s_15s_26_1_1_1635                                                                                                                                            |     25|
|758   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__613                                                        |      8|
|759   |    mul_16s_15s_26_1_1_U1152                                          |hls_dummy_mul_16s_15s_26_1_1_1636                                                                                                                                            |     54|
|760   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__918                                                        |      8|
|761   |    mul_16s_15s_26_1_1_U1153                                          |hls_dummy_mul_16s_15s_26_1_1_1637                                                                                                                                            |     25|
|762   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__821                                                        |      8|
|763   |    mul_16s_15s_26_1_1_U1154                                          |hls_dummy_mul_16s_15s_26_1_1_1638                                                                                                                                            |     58|
|764   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__56                                                          |      8|
|765   |    mul_16s_15s_26_1_1_U1155                                          |hls_dummy_mul_16s_15s_26_1_1_1639                                                                                                                                            |     57|
|766   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__116                                                         |      8|
|767   |    mul_16s_15s_26_1_1_U1156                                          |hls_dummy_mul_16s_15s_26_1_1_1640                                                                                                                                            |      8|
|768   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__794                                                        |      8|
|769   |    mul_16s_15s_26_1_1_U1157                                          |hls_dummy_mul_16s_15s_26_1_1_1641                                                                                                                                            |     41|
|770   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__579                                                        |      8|
|771   |    mul_16s_15s_26_1_1_U1158                                          |hls_dummy_mul_16s_15s_26_1_1_1642                                                                                                                                            |      9|
|772   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__287                                                        |      8|
|773   |    mul_16s_15s_26_1_1_U1159                                          |hls_dummy_mul_16s_15s_26_1_1_1643                                                                                                                                            |     52|
|774   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__346                                                        |      8|
|775   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1644                                                                                                                                            |     41|
|776   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__76                                                          |      8|
|777   |    mul_16s_15s_26_1_1_U1160                                          |hls_dummy_mul_16s_15s_26_1_1_1645                                                                                                                                            |     11|
|778   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__464                                                        |      8|
|779   |    mul_16s_15s_26_1_1_U1161                                          |hls_dummy_mul_16s_15s_26_1_1_1646                                                                                                                                            |      9|
|780   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__207                                                        |      8|
|781   |    mul_16s_15s_26_1_1_U1162                                          |hls_dummy_mul_16s_15s_26_1_1_1647                                                                                                                                            |     52|
|782   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__120                                                        |      8|
|783   |    mul_16s_15s_26_1_1_U1163                                          |hls_dummy_mul_16s_15s_26_1_1_1648                                                                                                                                            |     11|
|784   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__504                                                        |      8|
|785   |    mul_16s_15s_26_1_1_U1164                                          |hls_dummy_mul_16s_15s_26_1_1_1649                                                                                                                                            |      8|
|786   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__483                                                        |      8|
|787   |    mul_16s_15s_26_1_1_U1165                                          |hls_dummy_mul_16s_15s_26_1_1_1650                                                                                                                                            |     40|
|788   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__146                                                         |      8|
|789   |    mul_16s_15s_26_1_1_U1166                                          |hls_dummy_mul_16s_15s_26_1_1_1651                                                                                                                                            |     32|
|790   |    mul_16s_15s_26_1_1_U1167                                          |hls_dummy_mul_16s_15s_26_1_1_1652                                                                                                                                            |     41|
|791   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__24                                                          |      8|
|792   |    mul_16s_15s_26_1_1_U1168                                          |hls_dummy_mul_16s_15s_26_1_1_1653                                                                                                                                            |      8|
|793   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__173                                                        |      8|
|794   |    mul_16s_15s_26_1_1_U1169                                          |hls_dummy_mul_16s_15s_26_1_1_1654                                                                                                                                            |     10|
|795   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__386                                                        |      8|
|796   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_1655                                                                                                                                            |      8|
|797   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__663                                                        |      8|
|798   |    mul_16s_15s_26_1_1_U1170                                          |hls_dummy_mul_16s_15s_26_1_1_1656                                                                                                                                            |      9|
|799   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__167                                                        |      8|
|800   |    mul_16s_15s_26_1_1_U1171                                          |hls_dummy_mul_16s_15s_26_1_1_1657                                                                                                                                            |     52|
|801   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__486                                                        |      8|
|802   |    mul_16s_15s_26_1_1_U1172                                          |hls_dummy_mul_16s_15s_26_1_1_1658                                                                                                                                            |     14|
|803   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__225                                                        |      8|
|804   |    mul_16s_15s_26_1_1_U1173                                          |hls_dummy_mul_16s_15s_26_1_1_1659                                                                                                                                            |     85|
|805   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__115                                                         |      8|
|806   |    mul_16s_15s_26_1_1_U1174                                          |hls_dummy_mul_16s_15s_26_1_1_1660                                                                                                                                            |     25|
|807   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__863                                                        |      8|
|808   |    mul_16s_15s_26_1_1_U1175                                          |hls_dummy_mul_16s_15s_26_1_1_1661                                                                                                                                            |     58|
|809   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__129                                                        |      8|
|810   |    mul_16s_15s_26_1_1_U1176                                          |hls_dummy_mul_16s_15s_26_1_1_1662                                                                                                                                            |     11|
|811   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__941                                                        |      8|
|812   |    mul_16s_15s_26_1_1_U1177                                          |hls_dummy_mul_16s_15s_26_1_1_1663                                                                                                                                            |     44|
|813   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__13                                                          |      8|
|814   |    mul_16s_15s_26_1_1_U1178                                          |hls_dummy_mul_16s_15s_26_1_1_1664                                                                                                                                            |     72|
|815   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__117                                                         |      8|
|816   |    mul_16s_15s_26_1_1_U1179                                          |hls_dummy_mul_16s_15s_26_1_1_1665                                                                                                                                            |     25|
|817   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__375                                                        |      8|
|818   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1666                                                                                                                                            |     41|
|819   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__569                                                        |      8|
|820   |    mul_16s_15s_26_1_1_U1180                                          |hls_dummy_mul_16s_15s_26_1_1_1667                                                                                                                                            |     45|
|821   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__699                                                        |      8|
|822   |    mul_16s_15s_26_1_1_U1181                                          |hls_dummy_mul_16s_15s_26_1_1_1668                                                                                                                                            |     12|
|823   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__541                                                        |      8|
|824   |    mul_16s_15s_26_1_1_U1182                                          |hls_dummy_mul_16s_15s_26_1_1_1669                                                                                                                                            |     69|
|825   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__450                                                        |      8|
|826   |    mul_16s_15s_26_1_1_U1183                                          |hls_dummy_mul_16s_15s_26_1_1_1670                                                                                                                                            |     28|
|827   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__139                                                        |      8|
|828   |    mul_16s_15s_26_1_1_U1184                                          |hls_dummy_mul_16s_15s_26_1_1_1671                                                                                                                                            |     12|
|829   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__33                                                         |      8|
|830   |    mul_16s_15s_26_1_1_U1185                                          |hls_dummy_mul_16s_15s_26_1_1_1672                                                                                                                                            |     56|
|831   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__108                                                        |      8|
|832   |    mul_16s_15s_26_1_1_U1186                                          |hls_dummy_mul_16s_15s_26_1_1_1673                                                                                                                                            |     28|
|833   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__617                                                        |      8|
|834   |    mul_16s_15s_26_1_1_U1187                                          |hls_dummy_mul_16s_15s_26_1_1_1674                                                                                                                                            |     25|
|835   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__98                                                         |      8|
|836   |    mul_16s_15s_26_1_1_U1188                                          |hls_dummy_mul_16s_15s_26_1_1_1675                                                                                                                                            |     43|
|837   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__59                                                          |      8|
|838   |    mul_16s_15s_26_1_1_U1189                                          |hls_dummy_mul_16s_15s_26_1_1_1676                                                                                                                                            |     44|
|839   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__944                                                        |      8|
|840   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_1677                                                                                                                                            |      8|
|841   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__70                                                          |      8|
|842   |    mul_16s_15s_26_1_1_U1191                                          |hls_dummy_mul_16s_15s_26_1_1_1678                                                                                                                                            |     27|
|843   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__269                                                        |      8|
|844   |    mul_16s_15s_26_1_1_U1192                                          |hls_dummy_mul_16s_15s_26_1_1_1679                                                                                                                                            |     28|
|845   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__618                                                        |      8|
|846   |    mul_16s_15s_26_1_1_U1193                                          |hls_dummy_mul_16s_15s_26_1_1_1680                                                                                                                                            |     42|
|847   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__897                                                        |      8|
|848   |    mul_16s_15s_26_1_1_U1194                                          |hls_dummy_mul_16s_15s_26_1_1_1681                                                                                                                                            |     84|
|849   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__228                                                        |      8|
|850   |    mul_16s_15s_26_1_1_U1195                                          |hls_dummy_mul_16s_15s_26_1_1_1682                                                                                                                                            |     29|
|851   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__240                                                        |      8|
|852   |    mul_16s_15s_26_1_1_U1196                                          |hls_dummy_mul_16s_15s_26_1_1_1683                                                                                                                                            |    101|
|853   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__85                                                          |      8|
|854   |    mul_16s_15s_26_1_1_U1197                                          |hls_dummy_mul_16s_15s_26_1_1_1684                                                                                                                                            |     40|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__109                                                        |      8|
|856   |    mul_16s_15s_26_1_1_U1198                                          |hls_dummy_mul_16s_15s_26_1_1_1685                                                                                                                                            |     74|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__96                                                         |      8|
|858   |    mul_16s_15s_26_1_1_U1199                                          |hls_dummy_mul_16s_15s_26_1_1_1686                                                                                                                                            |     26|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__179                                                        |      8|
|860   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1687                                                                                                                                            |     53|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__229                                                        |      8|
|862   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1688                                                                                                                                            |     41|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__337                                                        |      8|
|864   |    mul_16s_15s_26_1_1_U1200                                          |hls_dummy_mul_16s_15s_26_1_1_1689                                                                                                                                            |     59|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__61                                                          |      8|
|866   |    mul_16s_15s_26_1_1_U1201                                          |hls_dummy_mul_16s_15s_26_1_1_1690                                                                                                                                            |     89|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__5                                                           |      8|
|868   |    mul_16s_15s_26_1_1_U1202                                          |hls_dummy_mul_16s_15s_26_1_1_1691                                                                                                                                            |     39|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__926                                                        |      8|
|870   |    mul_16s_15s_26_1_1_U1203                                          |hls_dummy_mul_16s_15s_26_1_1_1692                                                                                                                                            |     41|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__125                                                        |      8|
|872   |    mul_16s_15s_26_1_1_U1204                                          |hls_dummy_mul_16s_15s_26_1_1_1693                                                                                                                                            |      9|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__574                                                        |      8|
|874   |    mul_16s_15s_26_1_1_U1205                                          |hls_dummy_mul_16s_15s_26_1_1_1694                                                                                                                                            |     52|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__59                                                         |      8|
|876   |    mul_16s_15s_26_1_1_U1206                                          |hls_dummy_mul_16s_15s_26_1_1_1695                                                                                                                                            |     11|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__188                                                        |      8|
|878   |    mul_16s_15s_26_1_1_U1207                                          |hls_dummy_mul_16s_15s_26_1_1_1696                                                                                                                                            |      9|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__856                                                        |      8|
|880   |    mul_16s_15s_26_1_1_U1208                                          |hls_dummy_mul_16s_15s_26_1_1_1697                                                                                                                                            |     52|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__858                                                        |      8|
|882   |    mul_16s_15s_26_1_1_U1209                                          |hls_dummy_mul_16s_15s_26_1_1_1698                                                                                                                                            |     11|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__45                                                         |      8|
|884   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1699                                                                                                                                            |     40|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__29                                                          |      8|
|886   |    mul_16s_15s_26_1_1_U1210                                          |hls_dummy_mul_16s_15s_26_1_1_1700                                                                                                                                            |      8|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__785                                                        |      8|
|888   |    mul_16s_15s_26_1_1_U1211                                          |hls_dummy_mul_16s_15s_26_1_1_1701                                                                                                                                            |     41|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__15                                                          |      8|
|890   |    mul_16s_15s_26_1_1_U1212                                          |hls_dummy_mul_16s_15s_26_1_1_1702                                                                                                                                            |     41|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__847                                                        |      8|
|892   |    mul_16s_15s_26_1_1_U1213                                          |hls_dummy_mul_16s_15s_26_1_1_1703                                                                                                                                            |     32|
|893   |    mul_16s_15s_26_1_1_U1214                                          |hls_dummy_mul_16s_15s_26_1_1_1704                                                                                                                                            |      8|
|894   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__735                                                        |      8|
|895   |    mul_16s_15s_26_1_1_U1215                                          |hls_dummy_mul_16s_15s_26_1_1_1705                                                                                                                                            |     10|
|896   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__460                                                        |      8|
|897   |    mul_16s_15s_26_1_1_U1216                                          |hls_dummy_mul_16s_15s_26_1_1_1706                                                                                                                                            |      9|
|898   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__118                                                        |      8|
|899   |    mul_16s_15s_26_1_1_U1217                                          |hls_dummy_mul_16s_15s_26_1_1_1707                                                                                                                                            |     52|
|900   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__952                                                        |      8|
|901   |    mul_16s_15s_26_1_1_U1218                                          |hls_dummy_mul_16s_15s_26_1_1_1708                                                                                                                                            |     11|
|902   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__921                                                        |      8|
|903   |    mul_16s_15s_26_1_1_U1219                                          |hls_dummy_mul_16s_15s_26_1_1_1709                                                                                                                                            |     82|
|904   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__12                                                          |      8|
|905   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1710                                                                                                                                            |      8|
|906   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__864                                                        |      8|
|907   |    mul_16s_15s_26_1_1_U1220                                          |hls_dummy_mul_16s_15s_26_1_1_1711                                                                                                                                            |      8|
|908   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__499                                                        |      8|
|909   |    mul_16s_15s_26_1_1_U1221                                          |hls_dummy_mul_16s_15s_26_1_1_1712                                                                                                                                            |     41|
|910   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__203                                                        |      8|
|911   |    mul_16s_15s_26_1_1_U1222                                          |hls_dummy_mul_16s_15s_26_1_1_1713                                                                                                                                            |     23|
|912   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__271                                                        |      8|
|913   |    mul_16s_15s_26_1_1_U1223                                          |hls_dummy_mul_16s_15s_26_1_1_1714                                                                                                                                            |     56|
|914   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__5                                                           |      8|
|915   |    mul_16s_15s_26_1_1_U1224                                          |hls_dummy_mul_16s_15s_26_1_1_1715                                                                                                                                            |     84|
|916   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__98                                                          |      8|
|917   |    mul_16s_15s_26_1_1_U1225                                          |hls_dummy_mul_16s_15s_26_1_1_1716                                                                                                                                            |     37|
|918   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__526                                                        |      8|
|919   |    mul_16s_15s_26_1_1_U1226                                          |hls_dummy_mul_16s_15s_26_1_1_1717                                                                                                                                            |     56|
|920   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__258                                                        |      8|
|921   |    mul_16s_15s_26_1_1_U1227                                          |hls_dummy_mul_16s_15s_26_1_1_1718                                                                                                                                            |     24|
|922   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__426                                                        |      8|
|923   |    mul_16s_15s_26_1_1_U1228                                          |hls_dummy_mul_16s_15s_26_1_1_1719                                                                                                                                            |     81|
|924   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__631                                                        |      8|
|925   |    mul_16s_15s_26_1_1_U1229                                          |hls_dummy_mul_16s_15s_26_1_1_1720                                                                                                                                            |     40|
|926   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__606                                                        |      8|
|927   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1721                                                                                                                                            |     41|
|928   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__686                                                        |      8|
|929   |    mul_16s_15s_26_1_1_U1230                                          |hls_dummy_mul_16s_15s_26_1_1_1722                                                                                                                                            |     24|
|930   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__491                                                        |      8|
|931   |    mul_16s_15s_26_1_1_U1231                                          |hls_dummy_mul_16s_15s_26_1_1_1723                                                                                                                                            |     67|
|932   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__445                                                        |      8|
|933   |    mul_16s_15s_26_1_1_U1232                                          |hls_dummy_mul_16s_15s_26_1_1_1724                                                                                                                                            |     40|
|934   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__256                                                        |      8|
|935   |    mul_16s_15s_26_1_1_U1233                                          |hls_dummy_mul_16s_15s_26_1_1_1725                                                                                                                                            |     37|
|936   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__643                                                        |      8|
|937   |    mul_16s_15s_26_1_1_U1234                                          |hls_dummy_mul_16s_15s_26_1_1_1726                                                                                                                                            |     55|
|938   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__110                                                         |      8|
|939   |    mul_16s_15s_26_1_1_U1235                                          |hls_dummy_mul_16s_15s_26_1_1_1727                                                                                                                                            |     56|
|940   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__945                                                        |      8|
|941   |    mul_16s_15s_26_1_1_U1237                                          |hls_dummy_mul_16s_15s_26_1_1_1728                                                                                                                                            |     15|
|942   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__767                                                        |      8|
|943   |    mul_16s_15s_26_1_1_U1238                                          |hls_dummy_mul_16s_15s_26_1_1_1729                                                                                                                                            |     17|
|944   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__777                                                        |      8|
|945   |    mul_16s_15s_26_1_1_U1239                                          |hls_dummy_mul_16s_15s_26_1_1_1730                                                                                                                                            |     30|
|946   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__87                                                         |      8|
|947   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1731                                                                                                                                            |      9|
|948   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__933                                                        |      8|
|949   |    mul_16s_15s_26_1_1_U1240                                          |hls_dummy_mul_16s_15s_26_1_1_1732                                                                                                                                            |     73|
|950   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__570                                                        |      8|
|951   |    mul_16s_15s_26_1_1_U1241                                          |hls_dummy_mul_16s_15s_26_1_1_1733                                                                                                                                            |     18|
|952   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__22                                                         |      8|
|953   |    mul_16s_15s_26_1_1_U1242                                          |hls_dummy_mul_16s_15s_26_1_1_1734                                                                                                                                            |     91|
|954   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__109                                                         |      8|
|955   |    mul_16s_15s_26_1_1_U1243                                          |hls_dummy_mul_16s_15s_26_1_1_1735                                                                                                                                            |     29|
|956   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__397                                                        |      8|
|957   |    mul_16s_15s_26_1_1_U1244                                          |hls_dummy_mul_16s_15s_26_1_1_1736                                                                                                                                            |     62|
|958   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__577                                                        |      8|
|959   |    mul_16s_15s_26_1_1_U1245                                          |hls_dummy_mul_16s_15s_26_1_1_1737                                                                                                                                            |     15|
|960   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__566                                                        |      8|
|961   |    mul_16s_15s_26_1_1_U1246                                          |hls_dummy_mul_16s_15s_26_1_1_1738                                                                                                                                            |     48|
|962   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__71                                                          |      8|
|963   |    mul_16s_15s_26_1_1_U1247                                          |hls_dummy_mul_16s_15s_26_1_1_1739                                                                                                                                            |     77|
|964   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__1                                                           |      8|
|965   |    mul_16s_15s_26_1_1_U1248                                          |hls_dummy_mul_16s_15s_26_1_1_1740                                                                                                                                            |     29|
|966   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__809                                                        |      8|
|967   |    mul_16s_15s_26_1_1_U1249                                          |hls_dummy_mul_16s_15s_26_1_1_1741                                                                                                                                            |     48|
|968   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__909                                                        |      8|
|969   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_1742                                                                                                                                            |     52|
|970   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__135                                                        |      8|
|971   |    mul_16s_15s_26_1_1_U1250                                          |hls_dummy_mul_16s_15s_26_1_1_1743                                                                                                                                            |     16|
|972   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__853                                                        |      8|
|973   |    mul_16s_15s_26_1_1_U1251                                          |hls_dummy_mul_16s_15s_26_1_1_1744                                                                                                                                            |     73|
|974   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__805                                                        |      8|
|975   |    mul_16s_15s_26_1_1_U1252                                          |hls_dummy_mul_16s_15s_26_1_1_1745                                                                                                                                            |     32|
|976   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__379                                                        |      8|
|977   |    mul_16s_15s_26_1_1_U1253                                          |hls_dummy_mul_16s_15s_26_1_1_1746                                                                                                                                            |     16|
|978   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__310                                                        |      8|
|979   |    mul_16s_15s_26_1_1_U1254                                          |hls_dummy_mul_16s_15s_26_1_1_1747                                                                                                                                            |     59|
|980   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__896                                                        |      8|
|981   |    mul_16s_15s_26_1_1_U1255                                          |hls_dummy_mul_16s_15s_26_1_1_1748                                                                                                                                            |     32|
|982   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__582                                                        |      8|
|983   |    mul_16s_15s_26_1_1_U1256                                          |hls_dummy_mul_16s_15s_26_1_1_1749                                                                                                                                            |     29|
|984   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__378                                                        |      8|
|985   |    mul_16s_15s_26_1_1_U1257                                          |hls_dummy_mul_16s_15s_26_1_1_1750                                                                                                                                            |     41|
|986   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__48                                                          |      8|
|987   |    mul_16s_15s_26_1_1_U1258                                          |hls_dummy_mul_16s_15s_26_1_1_1751                                                                                                                                            |     41|
|988   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__779                                                        |      8|
|989   |    mul_16s_15s_26_1_1_U1259                                          |hls_dummy_mul_16s_15s_26_1_1_1752                                                                                                                                            |     32|
|990   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1753                                                                                                                                            |     11|
|991   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__35                                                         |      8|
|992   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1754                                                                                                                                            |      9|
|993   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__604                                                        |      8|
|994   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1755                                                                                                                                            |     52|
|995   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__544                                                        |      8|
|996   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1756                                                                                                                                            |     11|
|997   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__654                                                        |      8|
|998   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_1757                                                                                                                                            |     22|
|999   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__806                                                        |      8|
|1000  |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_1758                                                                                                                                            |      8|
|1001  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__198                                                        |      8|
|1002  |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_1759                                                                                                                                            |     95|
|1003  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__67                                                          |      8|
|1004  |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_1760                                                                                                                                            |     41|
|1005  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__67                                                          |      8|
|1006  |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_1761                                                                                                                                            |     32|
|1007  |    mul_16s_15s_26_1_1_U134                                           |hls_dummy_mul_16s_15s_26_1_1_1762                                                                                                                                            |     20|
|1008  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__852                                                        |      8|
|1009  |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_1763                                                                                                                                            |     26|
|1010  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__340                                                        |      8|
|1011  |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_1764                                                                                                                                            |     26|
|1012  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__839                                                        |      8|
|1013  |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_1765                                                                                                                                            |     69|
|1014  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__581                                                        |      8|
|1015  |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_1766                                                                                                                                            |     28|
|1016  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__374                                                        |      8|
|1017  |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_1767                                                                                                                                            |     56|
|1018  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__90                                                          |      8|
|1019  |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_1768                                                                                                                                            |     67|
|1020  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__390                                                        |      8|
|1021  |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_1769                                                                                                                                            |     22|
|1022  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__217                                                        |      8|
|1023  |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_1770                                                                                                                                            |     58|
|1024  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__263                                                        |      8|
|1025  |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_1771                                                                                                                                            |     24|
|1026  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__68                                                          |      8|
|1027  |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_1772                                                                                                                                            |     58|
|1028  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__609                                                        |      8|
|1029  |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_1773                                                                                                                                            |     55|
|1030  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__99                                                          |      8|
|1031  |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_1774                                                                                                                                            |     22|
|1032  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__632                                                        |      8|
|1033  |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_1775                                                                                                                                            |     56|
|1034  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__645                                                        |      8|
|1035  |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_1776                                                                                                                                            |     25|
|1036  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__201                                                        |      8|
|1037  |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_1777                                                                                                                                            |     69|
|1038  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__261                                                        |      8|
|1039  |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_1778                                                                                                                                            |     28|
|1040  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__134                                                        |      8|
|1041  |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_1779                                                                                                                                            |     35|
|1042  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__285                                                        |      8|
|1043  |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_1780                                                                                                                                            |     22|
|1044  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__610                                                        |      8|
|1045  |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_1781                                                                                                                                            |     69|
|1046  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__888                                                        |      8|
|1047  |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_1782                                                                                                                                            |     24|
|1048  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__770                                                        |      8|
|1049  |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_1783                                                                                                                                            |     23|
|1050  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__880                                                        |      8|
|1051  |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_1784                                                                                                                                            |    111|
|1052  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__114                                                         |      8|
|1053  |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_1785                                                                                                                                            |     56|
|1054  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__74                                                          |      8|
|1055  |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_1786                                                                                                                                            |      8|
|1056  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__474                                                        |      8|
|1057  |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_1787                                                                                                                                            |     10|
|1058  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__172                                                        |      8|
|1059  |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_1788                                                                                                                                            |      9|
|1060  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__662                                                        |      8|
|1061  |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_1789                                                                                                                                            |     55|
|1062  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__882                                                        |      8|
|1063  |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_1790                                                                                                                                            |     52|
|1064  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__611                                                        |      8|
|1065  |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_1791                                                                                                                                            |     11|
|1066  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__484                                                        |      8|
|1067  |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_1792                                                                                                                                            |     81|
|1068  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__96                                                          |      8|
|1069  |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_1793                                                                                                                                            |      8|
|1070  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__939                                                        |      8|
|1071  |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_1794                                                                                                                                            |     41|
|1072  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__42                                                         |      8|
|1073  |    mul_16s_15s_26_1_1_U165                                           |hls_dummy_mul_16s_15s_26_1_1_1795                                                                                                                                            |      8|
|1074  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__19                                                          |      8|
|1075  |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_1796                                                                                                                                            |     41|
|1076  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__246                                                        |      8|
|1077  |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_1797                                                                                                                                            |     55|
|1078  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__37                                                          |      8|
|1079  |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_1798                                                                                                                                            |      8|
|1080  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__891                                                        |      8|
|1081  |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_1799                                                                                                                                            |     41|
|1082  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__94                                                         |      8|
|1083  |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_1800                                                                                                                                            |     20|
|1084  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__322                                                        |      8|
|1085  |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_1801                                                                                                                                            |      9|
|1086  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__354                                                        |      8|
|1087  |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_1802                                                                                                                                            |     52|
|1088  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__416                                                        |      8|
|1089  |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_1803                                                                                                                                            |     11|
|1090  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__295                                                        |      8|
|1091  |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_1804                                                                                                                                            |      9|
|1092  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__336                                                        |      8|
|1093  |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_1805                                                                                                                                            |     52|
|1094  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__641                                                        |      8|
|1095  |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_1806                                                                                                                                            |     11|
|1096  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__520                                                        |      8|
|1097  |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_1807                                                                                                                                            |      8|
|1098  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__197                                                        |      8|
|1099  |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_1808                                                                                                                                            |     40|
|1100  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__68                                                          |      8|
|1101  |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_1809                                                                                                                                            |     41|
|1102  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__12                                                          |      8|
|1103  |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_1810                                                                                                                                            |     25|
|1104  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__14                                                         |      8|
|1105  |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_1811                                                                                                                                            |     67|
|1106  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__739                                                        |      8|
|1107  |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_1812                                                                                                                                            |     32|
|1108  |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_1813                                                                                                                                            |     27|
|1109  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__917                                                        |      8|
|1110  |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_1814                                                                                                                                            |     26|
|1111  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__255                                                        |      8|
|1112  |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_1815                                                                                                                                            |     66|
|1113  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__315                                                        |      8|
|1114  |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_1816                                                                                                                                            |     28|
|1115  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__195                                                        |      8|
|1116  |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_1817                                                                                                                                            |    101|
|1117  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__54                                                          |      8|
|1118  |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1818                                                                                                                                            |     24|
|1119  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__889                                                        |      8|
|1120  |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1819                                                                                                                                            |     58|
|1121  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__940                                                        |      8|
|1122  |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1820                                                                                                                                            |     23|
|1123  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__30                                                          |      8|
|1124  |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1821                                                                                                                                            |     58|
|1125  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__317                                                        |      8|
|1126  |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1822                                                                                                                                            |     36|
|1127  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__657                                                        |      8|
|1128  |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1823                                                                                                                                            |     70|
|1129  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__28                                                          |      8|
|1130  |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1824                                                                                                                                            |     24|
|1131  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__814                                                        |      8|
|1132  |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1825                                                                                                                                            |     56|
|1133  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__29                                                         |      8|
|1134  |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1826                                                                                                                                            |     25|
|1135  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__93                                                         |      8|
|1136  |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1827                                                                                                                                            |     69|
|1137  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__147                                                        |      8|
|1138  |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1828                                                                                                                                            |     28|
|1139  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__44                                                         |      8|
|1140  |    mul_16s_15s_26_1_1_U196                                           |hls_dummy_mul_16s_15s_26_1_1_1829                                                                                                                                            |     24|
|1141  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__846                                                        |      8|
|1142  |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1830                                                                                                                                            |     68|
|1143  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__782                                                        |      8|
|1144  |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1831                                                                                                                                            |     26|
|1145  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__902                                                        |      8|
|1146  |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1832                                                                                                                                            |     23|
|1147  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__13                                                         |      8|
|1148  |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_1833                                                                                                                                            |     51|
|1149  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__642                                                        |      8|
|1150  |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1834                                                                                                                                            |     58|
|1151  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__51                                                          |      8|
|1152  |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1835                                                                                                                                            |     57|
|1153  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__16                                                          |      8|
|1154  |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1836                                                                                                                                            |      8|
|1155  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__873                                                        |      8|
|1156  |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1837                                                                                                                                            |     10|
|1157  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__797                                                        |      8|
|1158  |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1838                                                                                                                                            |      9|
|1159  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__500                                                        |      8|
|1160  |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_1839                                                                                                                                            |     52|
|1161  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__305                                                        |      8|
|1162  |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1840                                                                                                                                            |     11|
|1163  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__905                                                        |      8|
|1164  |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1841                                                                                                                                            |     83|
|1165  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__128                                                         |      8|
|1166  |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1842                                                                                                                                            |      8|
|1167  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__192                                                        |      8|
|1168  |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1843                                                                                                                                            |     20|
|1169  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__816                                                        |      8|
|1170  |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1844                                                                                                                                            |     41|
|1171  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__27                                                         |      8|
|1172  |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1845                                                                                                                                            |      8|
|1173  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__52                                                          |      8|
|1174  |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1846                                                                                                                                            |     41|
|1175  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__677                                                        |      8|
|1176  |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1847                                                                                                                                            |     56|
|1177  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__141                                                         |      8|
|1178  |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1848                                                                                                                                            |      8|
|1179  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__742                                                        |      8|
|1180  |    mul_16s_15s_26_1_1_U215                                           |hls_dummy_mul_16s_15s_26_1_1_1849                                                                                                                                            |     41|
|1181  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__801                                                        |      8|
|1182  |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_1850                                                                                                                                            |      9|
|1183  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__548                                                        |      8|
|1184  |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1851                                                                                                                                            |     52|
|1185  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__709                                                        |      8|
|1186  |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1852                                                                                                                                            |     11|
|1187  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__553                                                        |      8|
|1188  |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1853                                                                                                                                            |      9|
|1189  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__205                                                        |      8|
|1190  |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1854                                                                                                                                            |     44|
|1191  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__116                                                        |      8|
|1192  |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1855                                                                                                                                            |     52|
|1193  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__294                                                        |      8|
|1194  |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1856                                                                                                                                            |     11|
|1195  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__775                                                        |      8|
|1196  |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1857                                                                                                                                            |      8|
|1197  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__230                                                        |      8|
|1198  |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1858                                                                                                                                            |     41|
|1199  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__84                                                          |      8|
|1200  |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1859                                                                                                                                            |     41|
|1201  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__33                                                          |      8|
|1202  |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1860                                                                                                                                            |     24|
|1203  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__473                                                        |      8|
|1204  |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1861                                                                                                                                            |     27|
|1205  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__326                                                        |      8|
|1206  |    mul_16s_15s_26_1_1_U227                                           |hls_dummy_mul_16s_15s_26_1_1_1862                                                                                                                                            |     32|
|1207  |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1863                                                                                                                                            |     26|
|1208  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__815                                                        |      8|
|1209  |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1864                                                                                                                                            |     69|
|1210  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__30                                                         |      8|
|1211  |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1865                                                                                                                                            |     11|
|1212  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__274                                                        |      8|
|1213  |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1866                                                                                                                                            |     28|
|1214  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__877                                                        |      8|
|1215  |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1867                                                                                                                                            |     97|
|1216  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__127                                                         |      8|
|1217  |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1868                                                                                                                                            |     25|
|1218  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__753                                                        |      8|
|1219  |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1869                                                                                                                                            |     58|
|1220  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__694                                                        |      8|
|1221  |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1870                                                                                                                                            |     22|
|1222  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__43                                                          |      8|
|1223  |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1871                                                                                                                                            |     58|
|1224  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__90                                                         |      8|
|1225  |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1872                                                                                                                                            |     68|
|1226  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__105                                                         |      8|
|1227  |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_1873                                                                                                                                            |     21|
|1228  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__833                                                        |      8|
|1229  |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1874                                                                                                                                            |     56|
|1230  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__549                                                        |      8|
|1231  |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1875                                                                                                                                            |     23|
|1232  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__884                                                        |      8|
|1233  |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1876                                                                                                                                            |     59|
|1234  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__141                                                        |      8|
|1235  |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1877                                                                                                                                            |     69|
|1236  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__394                                                        |      8|
|1237  |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1878                                                                                                                                            |     26|
|1238  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__264                                                        |      8|
|1239  |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1879                                                                                                                                            |     23|
|1240  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__718                                                        |      8|
|1241  |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1880                                                                                                                                            |     69|
|1242  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__313                                                        |      8|
|1243  |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1881                                                                                                                                            |     25|
|1244  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__193                                                        |      8|
|1245  |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1882                                                                                                                                            |     21|
|1246  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__17                                                         |      8|
|1247  |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1883                                                                                                                                            |     50|
|1248  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__56                                                          |      8|
|1249  |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_1884                                                                                                                                            |     55|
|1250  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__7                                                           |      8|
|1251  |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1885                                                                                                                                            |      8|
|1252  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__667                                                        |      8|
|1253  |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1886                                                                                                                                            |     10|
|1254  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__489                                                        |      8|
|1255  |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1887                                                                                                                                            |     25|
|1256  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__223                                                        |      8|
|1257  |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1888                                                                                                                                            |      9|
|1258  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__79                                                         |      8|
|1259  |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1889                                                                                                                                            |     52|
|1260  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__28                                                         |      8|
|1261  |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1890                                                                                                                                            |     11|
|1262  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__616                                                        |      8|
|1263  |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1891                                                                                                                                            |     83|
|1264  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__26                                                          |      8|
|1265  |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1892                                                                                                                                            |      8|
|1266  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__323                                                        |      8|
|1267  |    mul_16s_15s_26_1_1_U256                                           |hls_dummy_mul_16s_15s_26_1_1_1893                                                                                                                                            |     41|
|1268  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__434                                                        |      8|
|1269  |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1894                                                                                                                                            |     41|
|1270  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__20                                                          |      8|
|1271  |    mul_16s_15s_26_1_1_U258                                           |hls_dummy_mul_16s_15s_26_1_1_1895                                                                                                                                            |      8|
|1272  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__140                                                        |      8|
|1273  |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1896                                                                                                                                            |     56|
|1274  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__38                                                          |      8|
|1275  |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1897                                                                                                                                            |     41|
|1276  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__81                                                         |      8|
|1277  |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1898                                                                                                                                            |      8|
|1278  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__392                                                        |      8|
|1279  |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1899                                                                                                                                            |     41|
|1280  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__503                                                        |      8|
|1281  |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1900                                                                                                                                            |      9|
|1282  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__463                                                        |      8|
|1283  |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1901                                                                                                                                            |     52|
|1284  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__571                                                        |      8|
|1285  |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1902                                                                                                                                            |     11|
|1286  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__820                                                        |      8|
|1287  |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1903                                                                                                                                            |      9|
|1288  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__242                                                        |      8|
|1289  |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1904                                                                                                                                            |     52|
|1290  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__635                                                        |      8|
|1291  |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1905                                                                                                                                            |     11|
|1292  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__748                                                        |      8|
|1293  |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_1906                                                                                                                                            |      8|
|1294  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__689                                                        |      8|
|1295  |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1907                                                                                                                                            |     41|
|1296  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__142                                                         |      8|
|1297  |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1908                                                                                                                                            |      8|
|1298  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__923                                                        |      8|
|1299  |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1909                                                                                                                                            |     41|
|1300  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__39                                                          |      8|
|1301  |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1910                                                                                                                                            |     25|
|1302  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__851                                                        |      8|
|1303  |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1911                                                                                                                                            |     27|
|1304  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__653                                                        |      8|
|1305  |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1912                                                                                                                                            |     26|
|1306  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__466                                                        |      8|
|1307  |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1913                                                                                                                                            |     32|
|1308  |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1914                                                                                                                                            |     69|
|1309  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__524                                                        |      8|
|1310  |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1915                                                                                                                                            |     28|
|1311  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__407                                                        |      8|
|1312  |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1916                                                                                                                                            |     97|
|1313  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__91                                                          |      8|
|1314  |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_1917                                                                                                                                            |     25|
|1315  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__746                                                        |      8|
|1316  |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1918                                                                                                                                            |     58|
|1317  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__588                                                        |      8|
|1318  |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1919                                                                                                                                            |     41|
|1319  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__752                                                        |      8|
|1320  |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1920                                                                                                                                            |     22|
|1321  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__77                                                          |      8|
|1322  |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1921                                                                                                                                            |     58|
|1323  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__11                                                         |      8|
|1324  |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1922                                                                                                                                            |     68|
|1325  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__126                                                         |      8|
|1326  |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1923                                                                                                                                            |     24|
|1327  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__117                                                        |      8|
|1328  |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1924                                                                                                                                            |     58|
|1329  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__183                                                        |      8|
|1330  |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1925                                                                                                                                            |     26|
|1331  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__866                                                        |      8|
|1332  |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1926                                                                                                                                            |     69|
|1333  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__121                                                        |      8|
|1334  |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1927                                                                                                                                            |     28|
|1335  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__69                                                         |      8|
|1336  |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1928                                                                                                                                            |     26|
|1337  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__107                                                        |      8|
|1338  |    mul_16s_15s_26_1_1_U289                                           |hls_dummy_mul_16s_15s_26_1_1_1929                                                                                                                                            |     69|
|1339  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__647                                                        |      8|
|1340  |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1930                                                                                                                                            |      8|
|1341  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__257                                                        |      8|
|1342  |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1931                                                                                                                                            |     28|
|1343  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__730                                                        |      8|
|1344  |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1932                                                                                                                                            |     25|
|1345  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__542                                                        |      8|
|1346  |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1933                                                                                                                                            |     57|
|1347  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__53                                                          |      8|
|1348  |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1934                                                                                                                                            |     58|
|1349  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__31                                                          |      8|
|1350  |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1935                                                                                                                                            |      8|
|1351  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__551                                                        |      8|
|1352  |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1936                                                                                                                                            |     10|
|1353  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__166                                                        |      8|
|1354  |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1937                                                                                                                                            |      9|
|1355  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__424                                                        |      8|
|1356  |    mul_16s_15s_26_1_1_U297                                           |hls_dummy_mul_16s_15s_26_1_1_1938                                                                                                                                            |     52|
|1357  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__737                                                        |      8|
|1358  |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_1939                                                                                                                                            |     11|
|1359  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__155                                                        |      8|
|1360  |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_1940                                                                                                                                            |     41|
|1361  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__776                                                        |      8|
|1362  |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_1941                                                                                                                                            |     42|
|1363  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__40                                                          |      8|
|1364  |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_1942                                                                                                                                            |      8|
|1365  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__414                                                        |      8|
|1366  |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_1943                                                                                                                                            |     41|
|1367  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__471                                                        |      8|
|1368  |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_1944                                                                                                                                            |      8|
|1369  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__10                                                          |      8|
|1370  |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_1945                                                                                                                                            |     41|
|1371  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__178                                                        |      8|
|1372  |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_1946                                                                                                                                            |     41|
|1373  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__124                                                         |      8|
|1374  |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_1947                                                                                                                                            |      8|
|1375  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__431                                                        |      8|
|1376  |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_1948                                                                                                                                            |     41|
|1377  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__372                                                        |      8|
|1378  |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_1949                                                                                                                                            |      9|
|1379  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__158                                                        |      8|
|1380  |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_1950                                                                                                                                            |     52|
|1381  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__339                                                        |      8|
|1382  |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_1951                                                                                                                                            |      8|
|1383  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__444                                                        |      8|
|1384  |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_1952                                                                                                                                            |     11|
|1385  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__216                                                        |      8|
|1386  |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_1953                                                                                                                                            |      9|
|1387  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__208                                                        |      8|
|1388  |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_1954                                                                                                                                            |     52|
|1389  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__144                                                        |      8|
|1390  |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_1955                                                                                                                                            |     11|
|1391  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__266                                                        |      8|
|1392  |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_1956                                                                                                                                            |      8|
|1393  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__629                                                        |      8|
|1394  |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_1957                                                                                                                                            |     97|
|1395  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__92                                                          |      8|
|1396  |    mul_16s_15s_26_1_1_U316                                           |hls_dummy_mul_16s_15s_26_1_1_1958                                                                                                                                            |     41|
|1397  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__26                                                          |      8|
|1398  |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_1959                                                                                                                                            |     21|
|1399  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__248                                                        |      8|
|1400  |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_1960                                                                                                                                            |     27|
|1401  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__554                                                        |      8|
|1402  |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_1961                                                                                                                                            |     25|
|1403  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__744                                                        |      8|
|1404  |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_1962                                                                                                                                            |     41|
|1405  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__385                                                        |      8|
|1406  |    mul_16s_15s_26_1_1_U320                                           |hls_dummy_mul_16s_15s_26_1_1_1963                                                                                                                                            |     69|
|1407  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__592                                                        |      8|
|1408  |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_1964                                                                                                                                            |     32|
|1409  |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_1965                                                                                                                                            |     28|
|1410  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__687                                                        |      8|
|1411  |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_1966                                                                                                                                            |     55|
|1412  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__122                                                         |      8|
|1413  |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_1967                                                                                                                                            |     21|
|1414  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__837                                                        |      8|
|1415  |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_1968                                                                                                                                            |     58|
|1416  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__892                                                        |      8|
|1417  |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_1969                                                                                                                                            |     25|
|1418  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__65                                                          |      8|
|1419  |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_1970                                                                                                                                            |     58|
|1420  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__670                                                        |      8|
|1421  |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_1971                                                                                                                                            |     57|
|1422  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__94                                                          |      8|
|1423  |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_1972                                                                                                                                            |     24|
|1424  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__124                                                        |      8|
|1425  |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_1973                                                                                                                                            |      8|
|1426  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__557                                                        |      8|
|1427  |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_1974                                                                                                                                            |     57|
|1428  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__20                                                         |      8|
|1429  |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_1975                                                                                                                                            |     26|
|1430  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__380                                                        |      8|
|1431  |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_1976                                                                                                                                            |     69|
|1432  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__558                                                        |      8|
|1433  |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_1977                                                                                                                                            |     28|
|1434  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__441                                                        |      8|
|1435  |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_1978                                                                                                                                            |     23|
|1436  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__32                                                         |      8|
|1437  |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_1979                                                                                                                                            |     69|
|1438  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__930                                                        |      8|
|1439  |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_1980                                                                                                                                            |     22|
|1440  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__83                                                         |      8|
|1441  |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_1981                                                                                                                                            |     22|
|1442  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__296                                                        |      8|
|1443  |    mul_16s_15s_26_1_1_U338                                           |hls_dummy_mul_16s_15s_26_1_1_1982                                                                                                                                            |    112|
|1444  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__144                                                         |      8|
|1445  |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_1983                                                                                                                                            |     58|
|1446  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__27                                                          |      8|
|1447  |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_1984                                                                                                                                            |     41|
|1448  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__213                                                        |      8|
|1449  |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_1985                                                                                                                                            |      8|
|1450  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__634                                                        |      8|
|1451  |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_1986                                                                                                                                            |     10|
|1452  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__612                                                        |      8|
|1453  |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_1987                                                                                                                                            |      9|
|1454  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__580                                                        |      8|
|1455  |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_1988                                                                                                                                            |     52|
|1456  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__513                                                        |      8|
|1457  |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_1989                                                                                                                                            |     11|
|1458  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__399                                                        |      8|
|1459  |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_1990                                                                                                                                            |     41|
|1460  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__19                                                          |      8|
|1461  |    mul_16s_15s_26_1_1_U347                                           |hls_dummy_mul_16s_15s_26_1_1_1991                                                                                                                                            |      8|
|1462  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__56                                                         |      8|
|1463  |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_1992                                                                                                                                            |     41|
|1464  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__67                                                         |      8|
|1465  |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_1993                                                                                                                                            |      8|
|1466  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__82                                                          |      8|
|1467  |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_1994                                                                                                                                            |      8|
|1468  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__259                                                        |      8|
|1469  |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_1995                                                                                                                                            |     41|
|1470  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__720                                                        |      8|
|1471  |    mul_16s_15s_26_1_1_U351                                           |hls_dummy_mul_16s_15s_26_1_1_1996                                                                                                                                            |     40|
|1472  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__77                                                          |      8|
|1473  |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_1997                                                                                                                                            |      8|
|1474  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__276                                                        |      8|
|1475  |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_1998                                                                                                                                            |     41|
|1476  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__338                                                        |      8|
|1477  |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_1999                                                                                                                                            |      9|
|1478  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__270                                                        |      8|
|1479  |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_2000                                                                                                                                            |     52|
|1480  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__458                                                        |      8|
|1481  |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_2001                                                                                                                                            |     11|
|1482  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__331                                                        |      8|
|1483  |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_2002                                                                                                                                            |      9|
|1484  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__333                                                        |      8|
|1485  |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_2003                                                                                                                                            |     52|
|1486  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__842                                                        |      8|
|1487  |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_2004                                                                                                                                            |     11|
|1488  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__669                                                        |      8|
|1489  |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_2005                                                                                                                                            |     41|
|1490  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__512                                                        |      8|
|1491  |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_2006                                                                                                                                            |      8|
|1492  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__436                                                        |      8|
|1493  |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_2007                                                                                                                                            |     95|
|1494  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__60                                                          |      8|
|1495  |    mul_16s_15s_26_1_1_U362                                           |hls_dummy_mul_16s_15s_26_1_1_2008                                                                                                                                            |     41|
|1496  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__11                                                          |      8|
|1497  |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_2009                                                                                                                                            |     25|
|1498  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__625                                                        |      8|
|1499  |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_2010                                                                                                                                            |     27|
|1500  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__706                                                        |      8|
|1501  |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_2011                                                                                                                                            |     26|
|1502  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__95                                                         |      8|
|1503  |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_2012                                                                                                                                            |     69|
|1504  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__48                                                         |      8|
|1505  |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_2013                                                                                                                                            |     28|
|1506  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__838                                                        |      8|
|1507  |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_2014                                                                                                                                            |     32|
|1508  |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_2015                                                                                                                                            |     57|
|1509  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__46                                                          |      8|
|1510  |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_2016                                                                                                                                            |      8|
|1511  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__330                                                        |      8|
|1512  |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_2017                                                                                                                                            |     25|
|1513  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__661                                                        |      8|
|1514  |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_2018                                                                                                                                            |     58|
|1515  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__912                                                        |      8|
|1516  |    mul_16s_15s_26_1_1_U372                                           |hls_dummy_mul_16s_15s_26_1_1_2019                                                                                                                                            |     25|
|1517  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__88                                                          |      8|
|1518  |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_2020                                                                                                                                            |     58|
|1519  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__206                                                        |      8|
|1520  |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_2021                                                                                                                                            |     57|
|1521  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__20                                                          |      8|
|1522  |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_2022                                                                                                                                            |     25|
|1523  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__619                                                        |      8|
|1524  |    mul_16s_15s_26_1_1_U376                                           |hls_dummy_mul_16s_15s_26_1_1_2023                                                                                                                                            |     58|
|1525  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__878                                                        |      8|
|1526  |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_2024                                                                                                                                            |     26|
|1527  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__132                                                        |      8|
|1528  |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_2025                                                                                                                                            |     69|
|1529  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__316                                                        |      8|
|1530  |    mul_16s_15s_26_1_1_U379                                           |hls_dummy_mul_16s_15s_26_1_1_2026                                                                                                                                            |     28|
|1531  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__199                                                        |      8|
|1532  |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_2027                                                                                                                                            |     41|
|1533  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__150                                                        |      8|
|1534  |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_2028                                                                                                                                            |     26|
|1535  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__562                                                        |      8|
|1536  |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_2029                                                                                                                                            |     69|
|1537  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__495                                                        |      8|
|1538  |    mul_16s_15s_26_1_1_U382                                           |hls_dummy_mul_16s_15s_26_1_1_2030                                                                                                                                            |     28|
|1539  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__623                                                        |      8|
|1540  |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_2031                                                                                                                                            |     25|
|1541  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__859                                                        |      8|
|1542  |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_2032                                                                                                                                            |    111|
|1543  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__113                                                         |      8|
|1544  |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_2033                                                                                                                                            |     58|
|1545  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__86                                                          |      8|
|1546  |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_2034                                                                                                                                            |      8|
|1547  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__281                                                        |      8|
|1548  |    mul_16s_15s_26_1_1_U387                                           |hls_dummy_mul_16s_15s_26_1_1_2035                                                                                                                                            |     10|
|1549  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__160                                                        |      8|
|1550  |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_2036                                                                                                                                            |      9|
|1551  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__133                                                        |      8|
|1552  |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_2037                                                                                                                                            |     52|
|1553  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__931                                                        |      8|
|1554  |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_2038                                                                                                                                            |      8|
|1555  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__693                                                        |      8|
|1556  |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_2039                                                                                                                                            |     11|
|1557  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__200                                                        |      8|
|1558  |    mul_16s_15s_26_1_1_U391                                           |hls_dummy_mul_16s_15s_26_1_1_2040                                                                                                                                            |     83|
|1559  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__72                                                          |      8|
|1560  |    mul_16s_15s_26_1_1_U393                                           |hls_dummy_mul_16s_15s_26_1_1_2041                                                                                                                                            |      8|
|1561  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__409                                                        |      8|
|1562  |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_2042                                                                                                                                            |     41|
|1563  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__113                                                        |      8|
|1564  |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_2043                                                                                                                                            |      8|
|1565  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__58                                                          |      8|
|1566  |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_2044                                                                                                                                            |     41|
|1567  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__528                                                        |      8|
|1568  |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_2045                                                                                                                                            |     56|
|1569  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__139                                                         |      8|
|1570  |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_2046                                                                                                                                            |      8|
|1571  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__162                                                        |      8|
|1572  |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_2047                                                                                                                                            |     41|
|1573  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__102                                                        |      8|
|1574  |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_2048                                                                                                                                            |     41|
|1575  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__249                                                        |      8|
|1576  |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_2049                                                                                                                                            |      9|
|1577  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__61                                                         |      8|
|1578  |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_2050                                                                                                                                            |     52|
|1579  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__226                                                        |      8|
|1580  |    mul_16s_15s_26_1_1_U402                                           |hls_dummy_mul_16s_15s_26_1_1_2051                                                                                                                                            |     11|
|1581  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__105                                                        |      8|
|1582  |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_2052                                                                                                                                            |      9|
|1583  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__470                                                        |      8|
|1584  |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_2053                                                                                                                                            |     52|
|1585  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__413                                                        |      8|
|1586  |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_2054                                                                                                                                            |     11|
|1587  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__291                                                        |      8|
|1588  |    mul_16s_15s_26_1_1_U406                                           |hls_dummy_mul_16s_15s_26_1_1_2055                                                                                                                                            |      8|
|1589  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__567                                                        |      8|
|1590  |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_2056                                                                                                                                            |     41|
|1591  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__75                                                          |      8|
|1592  |    mul_16s_15s_26_1_1_U408                                           |hls_dummy_mul_16s_15s_26_1_1_2057                                                                                                                                            |     41|
|1593  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__40                                                          |      8|
|1594  |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_2058                                                                                                                                            |     25|
|1595  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__532                                                        |      8|
|1596  |    mul_16s_15s_26_1_1_U41                                            |hls_dummy_mul_16s_15s_26_1_1_2059                                                                                                                                            |      8|
|1597  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__578                                                        |      8|
|1598  |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_2060                                                                                                                                            |     27|
|1599  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__472                                                        |      8|
|1600  |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_2061                                                                                                                                            |     26|
|1601  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__639                                                        |      8|
|1602  |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_2062                                                                                                                                            |     69|
|1603  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__798                                                        |      8|
|1604  |    mul_16s_15s_26_1_1_U413                                           |hls_dummy_mul_16s_15s_26_1_1_2063                                                                                                                                            |     28|
|1605  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__681                                                        |      8|
|1606  |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_2064                                                                                                                                            |     58|
|1607  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__89                                                          |      8|
|1608  |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_2065                                                                                                                                            |     32|
|1609  |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_2066                                                                                                                                            |     25|
|1610  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__321                                                        |      8|
|1611  |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_2067                                                                                                                                            |     58|
|1612  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__185                                                        |      8|
|1613  |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_2068                                                                                                                                            |     25|
|1614  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__6                                                           |      8|
|1615  |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_2069                                                                                                                                            |     58|
|1616  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__10                                                         |      8|
|1617  |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_2070                                                                                                                                            |     41|
|1618  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__449                                                        |      8|
|1619  |    mul_16s_15s_26_1_1_U420                                           |hls_dummy_mul_16s_15s_26_1_1_2071                                                                                                                                            |     57|
|1620  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__82                                                          |      8|
|1621  |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_2072                                                                                                                                            |     25|
|1622  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__462                                                        |      8|
|1623  |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_2073                                                                                                                                            |     57|
|1624  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__404                                                        |      8|
|1625  |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_2074                                                                                                                                            |     26|
|1626  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__915                                                        |      8|
|1627  |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_2075                                                                                                                                            |     69|
|1628  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__857                                                        |      8|
|1629  |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_2076                                                                                                                                            |     28|
|1630  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__732                                                        |      8|
|1631  |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_2077                                                                                                                                            |     25|
|1632  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__586                                                        |      8|
|1633  |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_2078                                                                                                                                            |     69|
|1634  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__516                                                        |      8|
|1635  |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_2079                                                                                                                                            |     26|
|1636  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__402                                                        |      8|
|1637  |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_2080                                                                                                                                            |     25|
|1638  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__128                                                        |      8|
|1639  |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_2081                                                                                                                                            |      8|
|1640  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__812                                                        |      8|
|1641  |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_2082                                                                                                                                            |    111|
|1642  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__95                                                          |      8|
|1643  |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_2083                                                                                                                                            |     57|
|1644  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__22                                                          |      8|
|1645  |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_2084                                                                                                                                            |      8|
|1646  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__683                                                        |      8|
|1647  |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_2085                                                                                                                                            |     10|
|1648  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__12                                                         |      8|
|1649  |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_2086                                                                                                                                            |      9|
|1650  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__743                                                        |      8|
|1651  |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_2087                                                                                                                                            |     52|
|1652  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__920                                                        |      8|
|1653  |    mul_16s_15s_26_1_1_U436                                           |hls_dummy_mul_16s_15s_26_1_1_2088                                                                                                                                            |     11|
|1654  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__802                                                        |      8|
|1655  |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_2089                                                                                                                                            |     81|
|1656  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__10                                                          |      8|
|1657  |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_2090                                                                                                                                            |     34|
|1658  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_2091                                                                                                                                            |     42|
|1659  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__868                                                        |      8|
|1660  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_2092                                                                                                                                            |      8|
|1661  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__18                                                         |      8|
|1662  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_2093                                                                                                                                            |      8|
|1663  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__48                                                          |      8|
|1664  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_2094                                                                                                                                            |     41|
|1665  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__529                                                        |      8|
|1666  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_2095                                                                                                                                            |     55|
|1667  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__101                                                         |      8|
|1668  |    mul_16s_15s_26_1_1_U444                                           |hls_dummy_mul_16s_15s_26_1_1_2096                                                                                                                                            |      8|
|1669  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__679                                                        |      8|
|1670  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_2097                                                                                                                                            |     41|
|1671  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__509                                                        |      8|
|1672  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_2098                                                                                                                                            |      8|
|1673  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__682                                                        |      8|
|1674  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_2099                                                                                                                                            |     36|
|1675  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__733                                                        |      8|
|1676  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_2100                                                                                                                                            |     27|
|1677  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__308                                                        |      8|
|1678  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_2101                                                                                                                                            |      9|
|1679  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__572                                                        |      8|
|1680  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_2102                                                                                                                                            |      8|
|1681  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__9                                                          |      8|
|1682  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_2103                                                                                                                                            |     52|
|1683  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__502                                                        |      8|
|1684  |    mul_16s_15s_26_1_1_U451                                           |hls_dummy_mul_16s_15s_26_1_1_2104                                                                                                                                            |     11|
|1685  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__628                                                        |      8|
|1686  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_2105                                                                                                                                            |      8|
|1687  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__841                                                        |      8|
|1688  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_2106                                                                                                                                            |     40|
|1689  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__147                                                         |      8|
|1690  |    mul_16s_15s_26_1_1_U454                                           |hls_dummy_mul_16s_15s_26_1_1_2107                                                                                                                                            |     41|
|1691  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__9                                                           |      8|
|1692  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_2108                                                                                                                                            |     25|
|1693  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__418                                                        |      8|
|1694  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_2109                                                                                                                                            |     27|
|1695  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__401                                                        |      8|
|1696  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_2110                                                                                                                                            |     25|
|1697  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__422                                                        |      8|
|1698  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_2111                                                                                                                                            |     69|
|1699  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__233                                                        |      8|
|1700  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_2112                                                                                                                                            |     26|
|1701  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__114                                                        |      8|
|1702  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_2113                                                                                                                                            |     41|
|1703  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__7                                                          |      8|
|1704  |    mul_16s_15s_26_1_1_U460                                           |hls_dummy_mul_16s_15s_26_1_1_2114                                                                                                                                            |     98|
|1705  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__134                                                         |      8|
|1706  |    mul_16s_15s_26_1_1_U461                                           |hls_dummy_mul_16s_15s_26_1_1_2115                                                                                                                                            |     51|
|1707  |    mul_16s_15s_26_1_1_U462                                           |hls_dummy_mul_16s_15s_26_1_1_2116                                                                                                                                            |     32|
|1708  |    mul_16s_15s_26_1_1_U463                                           |hls_dummy_mul_16s_15s_26_1_1_2117                                                                                                                                            |     25|
|1709  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__840                                                        |      8|
|1710  |    mul_16s_15s_26_1_1_U464                                           |hls_dummy_mul_16s_15s_26_1_1_2118                                                                                                                                            |     24|
|1711  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__42                                                          |      8|
|1712  |    mul_16s_15s_26_1_1_U465                                           |hls_dummy_mul_16s_15s_26_1_1_2119                                                                                                                                            |     58|
|1713  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__442                                                        |      8|
|1714  |    mul_16s_15s_26_1_1_U466                                           |hls_dummy_mul_16s_15s_26_1_1_2120                                                                                                                                            |     68|
|1715  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__83                                                          |      8|
|1716  |    mul_16s_15s_26_1_1_U467                                           |hls_dummy_mul_16s_15s_26_1_1_2121                                                                                                                                            |     21|
|1717  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__467                                                        |      8|
|1718  |    mul_16s_15s_26_1_1_U468                                           |hls_dummy_mul_16s_15s_26_1_1_2122                                                                                                                                            |     57|
|1719  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__408                                                        |      8|
|1720  |    mul_16s_15s_26_1_1_U469                                           |hls_dummy_mul_16s_15s_26_1_1_2123                                                                                                                                            |     23|
|1721  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__364                                                        |      8|
|1722  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_2124                                                                                                                                            |      8|
|1723  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__637                                                        |      8|
|1724  |    mul_16s_15s_26_1_1_U470                                           |hls_dummy_mul_16s_15s_26_1_1_2125                                                                                                                                            |     69|
|1725  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__650                                                        |      8|
|1726  |    mul_16s_15s_26_1_1_U471                                           |hls_dummy_mul_16s_15s_26_1_1_2126                                                                                                                                            |     28|
|1727  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__539                                                        |      8|
|1728  |    mul_16s_15s_26_1_1_U472                                           |hls_dummy_mul_16s_15s_26_1_1_2127                                                                                                                                            |     23|
|1729  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__716                                                        |      8|
|1730  |    mul_16s_15s_26_1_1_U473                                           |hls_dummy_mul_16s_15s_26_1_1_2128                                                                                                                                            |     67|
|1731  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__666                                                        |      8|
|1732  |    mul_16s_15s_26_1_1_U474                                           |hls_dummy_mul_16s_15s_26_1_1_2129                                                                                                                                            |     20|
|1733  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__778                                                        |      8|
|1734  |    mul_16s_15s_26_1_1_U475                                           |hls_dummy_mul_16s_15s_26_1_1_2130                                                                                                                                            |     24|
|1735  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__97                                                         |      8|
|1736  |    mul_16s_15s_26_1_1_U476                                           |hls_dummy_mul_16s_15s_26_1_1_2131                                                                                                                                            |     58|
|1737  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__31                                                          |      8|
|1738  |    mul_16s_15s_26_1_1_U477                                           |hls_dummy_mul_16s_15s_26_1_1_2132                                                                                                                                            |     56|
|1739  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__3                                                           |      8|
|1740  |    mul_16s_15s_26_1_1_U478                                           |hls_dummy_mul_16s_15s_26_1_1_2133                                                                                                                                            |      8|
|1741  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__143                                                        |      8|
|1742  |    mul_16s_15s_26_1_1_U479                                           |hls_dummy_mul_16s_15s_26_1_1_2134                                                                                                                                            |     10|
|1743  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__25                                                         |      8|
|1744  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_2135                                                                                                                                            |     41|
|1745  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__900                                                        |      8|
|1746  |    mul_16s_15s_26_1_1_U480                                           |hls_dummy_mul_16s_15s_26_1_1_2136                                                                                                                                            |      9|
|1747  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__751                                                        |      8|
|1748  |    mul_16s_15s_26_1_1_U481                                           |hls_dummy_mul_16s_15s_26_1_1_2137                                                                                                                                            |     52|
|1749  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__690                                                        |      8|
|1750  |    mul_16s_15s_26_1_1_U482                                           |hls_dummy_mul_16s_15s_26_1_1_2138                                                                                                                                            |     11|
|1751  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__597                                                        |      8|
|1752  |    mul_16s_15s_26_1_1_U483                                           |hls_dummy_mul_16s_15s_26_1_1_2139                                                                                                                                            |     42|
|1753  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__143                                                         |      8|
|1754  |    mul_16s_15s_26_1_1_U484                                           |hls_dummy_mul_16s_15s_26_1_1_2140                                                                                                                                            |      8|
|1755  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__886                                                        |      8|
|1756  |    mul_16s_15s_26_1_1_U485                                           |hls_dummy_mul_16s_15s_26_1_1_2141                                                                                                                                            |     41|
|1757  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__938                                                        |      8|
|1758  |    mul_16s_15s_26_1_1_U487                                           |hls_dummy_mul_16s_15s_26_1_1_2142                                                                                                                                            |      8|
|1759  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__45                                                          |      8|
|1760  |    mul_16s_15s_26_1_1_U488                                           |hls_dummy_mul_16s_15s_26_1_1_2143                                                                                                                                            |     41|
|1761  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__387                                                        |      8|
|1762  |    mul_16s_15s_26_1_1_U489                                           |hls_dummy_mul_16s_15s_26_1_1_2144                                                                                                                                            |     41|
|1763  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__79                                                          |      8|
|1764  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_2145                                                                                                                                            |      8|
|1765  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__31                                                         |      8|
|1766  |    mul_16s_15s_26_1_1_U490                                           |hls_dummy_mul_16s_15s_26_1_1_2146                                                                                                                                            |      8|
|1767  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__156                                                        |      8|
|1768  |    mul_16s_15s_26_1_1_U491                                           |hls_dummy_mul_16s_15s_26_1_1_2147                                                                                                                                            |     41|
|1769  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__215                                                        |      8|
|1770  |    mul_16s_15s_26_1_1_U492                                           |hls_dummy_mul_16s_15s_26_1_1_2148                                                                                                                                            |      9|
|1771  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__480                                                        |      8|
|1772  |    mul_16s_15s_26_1_1_U493                                           |hls_dummy_mul_16s_15s_26_1_1_2149                                                                                                                                            |     52|
|1773  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__658                                                        |      8|
|1774  |    mul_16s_15s_26_1_1_U494                                           |hls_dummy_mul_16s_15s_26_1_1_2150                                                                                                                                            |     11|
|1775  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__546                                                        |      8|
|1776  |    mul_16s_15s_26_1_1_U495                                           |hls_dummy_mul_16s_15s_26_1_1_2151                                                                                                                                            |      9|
|1777  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__245                                                        |      8|
|1778  |    mul_16s_15s_26_1_1_U496                                           |hls_dummy_mul_16s_15s_26_1_1_2152                                                                                                                                            |     52|
|1779  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__518                                                        |      8|
|1780  |    mul_16s_15s_26_1_1_U497                                           |hls_dummy_mul_16s_15s_26_1_1_2153                                                                                                                                            |     11|
|1781  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__335                                                        |      8|
|1782  |    mul_16s_15s_26_1_1_U498                                           |hls_dummy_mul_16s_15s_26_1_1_2154                                                                                                                                            |      8|
|1783  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__675                                                        |      8|
|1784  |    mul_16s_15s_26_1_1_U499                                           |hls_dummy_mul_16s_15s_26_1_1_2155                                                                                                                                            |     97|
|1785  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__133                                                         |      8|
|1786  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_2156                                                                                                                                            |     41|
|1787  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__1                                                          |      8|
|1788  |    mul_16s_15s_26_1_1_U500                                           |hls_dummy_mul_16s_15s_26_1_1_2157                                                                                                                                            |     41|
|1789  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__55                                                          |      8|
|1790  |    mul_16s_15s_26_1_1_U501                                           |hls_dummy_mul_16s_15s_26_1_1_2158                                                                                                                                            |     25|
|1791  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__685                                                        |      8|
|1792  |    mul_16s_15s_26_1_1_U502                                           |hls_dummy_mul_16s_15s_26_1_1_2159                                                                                                                                            |     27|
|1793  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__741                                                        |      8|
|1794  |    mul_16s_15s_26_1_1_U503                                           |hls_dummy_mul_16s_15s_26_1_1_2160                                                                                                                                            |     26|
|1795  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__219                                                        |      8|
|1796  |    mul_16s_15s_26_1_1_U504                                           |hls_dummy_mul_16s_15s_26_1_1_2161                                                                                                                                            |     69|
|1797  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__527                                                        |      8|
|1798  |    mul_16s_15s_26_1_1_U505                                           |hls_dummy_mul_16s_15s_26_1_1_2162                                                                                                                                            |     28|
|1799  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__411                                                        |      8|
|1800  |    mul_16s_15s_26_1_1_U506                                           |hls_dummy_mul_16s_15s_26_1_1_2163                                                                                                                                            |     58|
|1801  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__73                                                          |      8|
|1802  |    mul_16s_15s_26_1_1_U507                                           |hls_dummy_mul_16s_15s_26_1_1_2164                                                                                                                                            |     25|
|1803  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__538                                                        |      8|
|1804  |    mul_16s_15s_26_1_1_U508                                           |hls_dummy_mul_16s_15s_26_1_1_2165                                                                                                                                            |     58|
|1805  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__602                                                        |      8|
|1806  |    mul_16s_15s_26_1_1_U509                                           |hls_dummy_mul_16s_15s_26_1_1_2166                                                                                                                                            |     32|
|1807  |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_2167                                                                                                                                            |      8|
|1808  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__41                                                         |      8|
|1809  |    mul_16s_15s_26_1_1_U510                                           |hls_dummy_mul_16s_15s_26_1_1_2168                                                                                                                                            |     21|
|1810  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__50                                                          |      8|
|1811  |    mul_16s_15s_26_1_1_U511                                           |hls_dummy_mul_16s_15s_26_1_1_2169                                                                                                                                            |     58|
|1812  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__772                                                        |      8|
|1813  |    mul_16s_15s_26_1_1_U512                                           |hls_dummy_mul_16s_15s_26_1_1_2170                                                                                                                                            |     57|
|1814  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel                                                              |      8|
|1815  |    mul_16s_15s_26_1_1_U513                                           |hls_dummy_mul_16s_15s_26_1_1_2171                                                                                                                                            |     25|
|1816  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__324                                                        |      8|
|1817  |    mul_16s_15s_26_1_1_U514                                           |hls_dummy_mul_16s_15s_26_1_1_2172                                                                                                                                            |     56|
|1818  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__395                                                        |      8|
|1819  |    mul_16s_15s_26_1_1_U515                                           |hls_dummy_mul_16s_15s_26_1_1_2173                                                                                                                                            |     26|
|1820  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__64                                                         |      8|
|1821  |    mul_16s_15s_26_1_1_U516                                           |hls_dummy_mul_16s_15s_26_1_1_2174                                                                                                                                            |     69|
|1822  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__370                                                        |      8|
|1823  |    mul_16s_15s_26_1_1_U517                                           |hls_dummy_mul_16s_15s_26_1_1_2175                                                                                                                                            |     28|
|1824  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__236                                                        |      8|
|1825  |    mul_16s_15s_26_1_1_U518                                           |hls_dummy_mul_16s_15s_26_1_1_2176                                                                                                                                            |     26|
|1826  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__907                                                        |      8|
|1827  |    mul_16s_15s_26_1_1_U519                                           |hls_dummy_mul_16s_15s_26_1_1_2177                                                                                                                                            |     69|
|1828  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__850                                                        |      8|
|1829  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_2178                                                                                                                                            |     41|
|1830  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__68                                                         |      8|
|1831  |    mul_16s_15s_26_1_1_U520                                           |hls_dummy_mul_16s_15s_26_1_1_2179                                                                                                                                            |     28|
|1832  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__728                                                        |      8|
|1833  |    mul_16s_15s_26_1_1_U521                                           |hls_dummy_mul_16s_15s_26_1_1_2180                                                                                                                                            |     25|
|1834  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__273                                                        |      8|
|1835  |    mul_16s_15s_26_1_1_U522                                           |hls_dummy_mul_16s_15s_26_1_1_2181                                                                                                                                            |    112|
|1836  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__70                                                          |      8|
|1837  |    mul_16s_15s_26_1_1_U523                                           |hls_dummy_mul_16s_15s_26_1_1_2182                                                                                                                                            |     58|
|1838  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__25                                                          |      8|
|1839  |    mul_16s_15s_26_1_1_U524                                           |hls_dummy_mul_16s_15s_26_1_1_2183                                                                                                                                            |      8|
|1840  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__910                                                        |      8|
|1841  |    mul_16s_15s_26_1_1_U525                                           |hls_dummy_mul_16s_15s_26_1_1_2184                                                                                                                                            |     10|
|1842  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__855                                                        |      8|
|1843  |    mul_16s_15s_26_1_1_U526                                           |hls_dummy_mul_16s_15s_26_1_1_2185                                                                                                                                            |      9|
|1844  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__695                                                        |      8|
|1845  |    mul_16s_15s_26_1_1_U527                                           |hls_dummy_mul_16s_15s_26_1_1_2186                                                                                                                                            |     52|
|1846  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__514                                                        |      8|
|1847  |    mul_16s_15s_26_1_1_U528                                           |hls_dummy_mul_16s_15s_26_1_1_2187                                                                                                                                            |     11|
|1848  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__329                                                        |      8|
|1849  |    mul_16s_15s_26_1_1_U529                                           |hls_dummy_mul_16s_15s_26_1_1_2188                                                                                                                                            |     83|
|1850  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__132                                                         |      8|
|1851  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_2189                                                                                                                                            |      8|
|1852  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__19                                                         |      8|
|1853  |    mul_16s_15s_26_1_1_U530                                           |hls_dummy_mul_16s_15s_26_1_1_2190                                                                                                                                            |      8|
|1854  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__823                                                        |      8|
|1855  |    mul_16s_15s_26_1_1_U531                                           |hls_dummy_mul_16s_15s_26_1_1_2191                                                                                                                                            |     41|
|1856  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__655                                                        |      8|
|1857  |    mul_16s_15s_26_1_1_U532                                           |hls_dummy_mul_16s_15s_26_1_1_2192                                                                                                                                            |      8|
|1858  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__398                                                        |      8|
|1859  |    mul_16s_15s_26_1_1_U534                                           |hls_dummy_mul_16s_15s_26_1_1_2193                                                                                                                                            |     41|
|1860  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__457                                                        |      8|
|1861  |    mul_16s_15s_26_1_1_U535                                           |hls_dummy_mul_16s_15s_26_1_1_2194                                                                                                                                            |     72|
|1862  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__55                                                          |      8|
|1863  |    mul_16s_15s_26_1_1_U536                                           |hls_dummy_mul_16s_15s_26_1_1_2195                                                                                                                                            |      8|
|1864  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__299                                                        |      8|
|1865  |    mul_16s_15s_26_1_1_U537                                           |hls_dummy_mul_16s_15s_26_1_1_2196                                                                                                                                            |     41|
|1866  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__175                                                        |      8|
|1867  |    mul_16s_15s_26_1_1_U538                                           |hls_dummy_mul_16s_15s_26_1_1_2197                                                                                                                                            |      9|
|1868  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__590                                                        |      8|
|1869  |    mul_16s_15s_26_1_1_U539                                           |hls_dummy_mul_16s_15s_26_1_1_2198                                                                                                                                            |     52|
|1870  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__523                                                        |      8|
|1871  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_2199                                                                                                                                            |     41|
|1872  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__649                                                        |      8|
|1873  |    mul_16s_15s_26_1_1_U540                                           |hls_dummy_mul_16s_15s_26_1_1_2200                                                                                                                                            |     11|
|1874  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__406                                                        |      8|
|1875  |    mul_16s_15s_26_1_1_U541                                           |hls_dummy_mul_16s_15s_26_1_1_2201                                                                                                                                            |      9|
|1876  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__224                                                        |      8|
|1877  |    mul_16s_15s_26_1_1_U542                                           |hls_dummy_mul_16s_15s_26_1_1_2202                                                                                                                                            |     52|
|1878  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__165                                                        |      8|
|1879  |    mul_16s_15s_26_1_1_U543                                           |hls_dummy_mul_16s_15s_26_1_1_2203                                                                                                                                            |     11|
|1880  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__290                                                        |      8|
|1881  |    mul_16s_15s_26_1_1_U544                                           |hls_dummy_mul_16s_15s_26_1_1_2204                                                                                                                                            |      8|
|1882  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__218                                                        |      8|
|1883  |    mul_16s_15s_26_1_1_U545                                           |hls_dummy_mul_16s_15s_26_1_1_2205                                                                                                                                            |     41|
|1884  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__47                                                          |      8|
|1885  |    mul_16s_15s_26_1_1_U546                                           |hls_dummy_mul_16s_15s_26_1_1_2206                                                                                                                                            |     41|
|1886  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__38                                                          |      8|
|1887  |    mul_16s_15s_26_1_1_U547                                           |hls_dummy_mul_16s_15s_26_1_1_2207                                                                                                                                            |     25|
|1888  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__202                                                        |      8|
|1889  |    mul_16s_15s_26_1_1_U548                                           |hls_dummy_mul_16s_15s_26_1_1_2208                                                                                                                                            |     25|
|1890  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__950                                                        |      8|
|1891  |    mul_16s_15s_26_1_1_U549                                           |hls_dummy_mul_16s_15s_26_1_1_2209                                                                                                                                            |     26|
|1892  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__420                                                        |      8|
|1893  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_2210                                                                                                                                            |      8|
|1894  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__84                                                         |      8|
|1895  |    mul_16s_15s_26_1_1_U550                                           |hls_dummy_mul_16s_15s_26_1_1_2211                                                                                                                                            |     69|
|1896  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__360                                                        |      8|
|1897  |    mul_16s_15s_26_1_1_U551                                           |hls_dummy_mul_16s_15s_26_1_1_2212                                                                                                                                            |     28|
|1898  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__232                                                        |      8|
|1899  |    mul_16s_15s_26_1_1_U552                                           |hls_dummy_mul_16s_15s_26_1_1_2213                                                                                                                                            |     55|
|1900  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__21                                                          |      8|
|1901  |    mul_16s_15s_26_1_1_U553                                           |hls_dummy_mul_16s_15s_26_1_1_2214                                                                                                                                            |     23|
|1902  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__476                                                        |      8|
|1903  |    mul_16s_15s_26_1_1_U554                                           |hls_dummy_mul_16s_15s_26_1_1_2215                                                                                                                                            |     58|
|1904  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__537                                                        |      8|
|1905  |    mul_16s_15s_26_1_1_U555                                           |hls_dummy_mul_16s_15s_26_1_1_2216                                                                                                                                            |     22|
|1906  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__731                                                        |      8|
|1907  |    mul_16s_15s_26_1_1_U556                                           |hls_dummy_mul_16s_15s_26_1_1_2217                                                                                                                                            |     32|
|1908  |    mul_16s_15s_26_1_1_U557                                           |hls_dummy_mul_16s_15s_26_1_1_2218                                                                                                                                            |     58|
|1909  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__454                                                        |      8|
|1910  |    mul_16s_15s_26_1_1_U559                                           |hls_dummy_mul_16s_15s_26_1_1_2219                                                                                                                                            |     41|
|1911  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__865                                                        |      8|
|1912  |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_2220                                                                                                                                            |     58|
|1913  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__53                                                         |      8|
|1914  |    mul_16s_15s_26_1_1_U560                                           |hls_dummy_mul_16s_15s_26_1_1_2221                                                                                                                                            |     41|
|1915  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__791                                                        |      8|
|1916  |    mul_16s_15s_26_1_1_U561                                           |hls_dummy_mul_16s_15s_26_1_1_2222                                                                                                                                            |     39|
|1917  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__319                                                        |      8|
|1918  |    mul_16s_15s_26_1_1_U562                                           |hls_dummy_mul_16s_15s_26_1_1_2223                                                                                                                                            |     55|
|1919  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__906                                                        |      8|
|1920  |    mul_16s_15s_26_1_1_U563                                           |hls_dummy_mul_16s_15s_26_1_1_2224                                                                                                                                            |     27|
|1921  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__849                                                        |      8|
|1922  |    mul_16s_15s_26_1_1_U564                                           |hls_dummy_mul_16s_15s_26_1_1_2225                                                                                                                                            |     26|
|1923  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__371                                                        |      8|
|1924  |    mul_16s_15s_26_1_1_U565                                           |hls_dummy_mul_16s_15s_26_1_1_2226                                                                                                                                            |     68|
|1925  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__303                                                        |      8|
|1926  |    mul_16s_15s_26_1_1_U566                                           |hls_dummy_mul_16s_15s_26_1_1_2227                                                                                                                                            |     27|
|1927  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__427                                                        |      8|
|1928  |    mul_16s_15s_26_1_1_U567                                           |hls_dummy_mul_16s_15s_26_1_1_2228                                                                                                                                            |     25|
|1929  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__627                                                        |      8|
|1930  |    mul_16s_15s_26_1_1_U568                                           |hls_dummy_mul_16s_15s_26_1_1_2229                                                                                                                                            |    110|
|1931  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__120                                                         |      8|
|1932  |    mul_16s_15s_26_1_1_U569                                           |hls_dummy_mul_16s_15s_26_1_1_2230                                                                                                                                            |     58|
|1933  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__63                                                          |      8|
|1934  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_2231                                                                                                                                            |     27|
|1935  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__844                                                        |      8|
|1936  |    mul_16s_15s_26_1_1_U570                                           |hls_dummy_mul_16s_15s_26_1_1_2232                                                                                                                                            |      8|
|1937  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__843                                                        |      8|
|1938  |    mul_16s_15s_26_1_1_U571                                           |hls_dummy_mul_16s_15s_26_1_1_2233                                                                                                                                            |     10|
|1939  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__899                                                        |      8|
|1940  |    mul_16s_15s_26_1_1_U572                                           |hls_dummy_mul_16s_15s_26_1_1_2234                                                                                                                                            |      9|
|1941  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__112                                                        |      8|
|1942  |    mul_16s_15s_26_1_1_U573                                           |hls_dummy_mul_16s_15s_26_1_1_2235                                                                                                                                            |     52|
|1943  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__298                                                        |      8|
|1944  |    mul_16s_15s_26_1_1_U574                                           |hls_dummy_mul_16s_15s_26_1_1_2236                                                                                                                                            |     11|
|1945  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__174                                                        |      8|
|1946  |    mul_16s_15s_26_1_1_U575                                           |hls_dummy_mul_16s_15s_26_1_1_2237                                                                                                                                            |     81|
|1947  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__112                                                         |      8|
|1948  |    mul_16s_15s_26_1_1_U576                                           |hls_dummy_mul_16s_15s_26_1_1_2238                                                                                                                                            |     34|
|1949  |    mul_16s_15s_26_1_1_U577                                           |hls_dummy_mul_16s_15s_26_1_1_2239                                                                                                                                            |      8|
|1950  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__796                                                        |      8|
|1951  |    mul_16s_15s_26_1_1_U578                                           |hls_dummy_mul_16s_15s_26_1_1_2240                                                                                                                                            |      8|
|1952  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__115                                                        |      8|
|1953  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_2241                                                                                                                                            |     72|
|1954  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__830                                                        |      8|
|1955  |    mul_16s_15s_26_1_1_U580                                           |hls_dummy_mul_16s_15s_26_1_1_2242                                                                                                                                            |     41|
|1956  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__182                                                        |      8|
|1957  |    mul_16s_15s_26_1_1_U581                                           |hls_dummy_mul_16s_15s_26_1_1_2243                                                                                                                                            |     55|
|1958  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__145                                                         |      8|
|1959  |    mul_16s_15s_26_1_1_U582                                           |hls_dummy_mul_16s_15s_26_1_1_2244                                                                                                                                            |      8|
|1960  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__760                                                        |      8|
|1961  |    mul_16s_15s_26_1_1_U583                                           |hls_dummy_mul_16s_15s_26_1_1_2245                                                                                                                                            |     41|
|1962  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__818                                                        |      8|
|1963  |    mul_16s_15s_26_1_1_U584                                           |hls_dummy_mul_16s_15s_26_1_1_2246                                                                                                                                            |      9|
|1964  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__244                                                        |      8|
|1965  |    mul_16s_15s_26_1_1_U585                                           |hls_dummy_mul_16s_15s_26_1_1_2247                                                                                                                                            |     52|
|1966  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__328                                                        |      8|
|1967  |    mul_16s_15s_26_1_1_U586                                           |hls_dummy_mul_16s_15s_26_1_1_2248                                                                                                                                            |     11|
|1968  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__47                                                         |      8|
|1969  |    mul_16s_15s_26_1_1_U587                                           |hls_dummy_mul_16s_15s_26_1_1_2249                                                                                                                                            |      9|
|1970  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__828                                                        |      8|
|1971  |    mul_16s_15s_26_1_1_U588                                           |hls_dummy_mul_16s_15s_26_1_1_2250                                                                                                                                            |     52|
|1972  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__769                                                        |      8|
|1973  |    mul_16s_15s_26_1_1_U589                                           |hls_dummy_mul_16s_15s_26_1_1_2251                                                                                                                                            |     11|
|1974  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__885                                                        |      8|
|1975  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_2252                                                                                                                                            |     41|
|1976  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__365                                                        |      8|
|1977  |    mul_16s_15s_26_1_1_U590                                           |hls_dummy_mul_16s_15s_26_1_1_2253                                                                                                                                            |      8|
|1978  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__350                                                        |      8|
|1979  |    mul_16s_15s_26_1_1_U591                                           |hls_dummy_mul_16s_15s_26_1_1_2254                                                                                                                                            |     40|
|1980  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__11                                                          |      8|
|1981  |    mul_16s_15s_26_1_1_U592                                           |hls_dummy_mul_16s_15s_26_1_1_2255                                                                                                                                            |     41|
|1982  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__14                                                          |      8|
|1983  |    mul_16s_15s_26_1_1_U593                                           |hls_dummy_mul_16s_15s_26_1_1_2256                                                                                                                                            |     25|
|1984  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__712                                                        |      8|
|1985  |    mul_16s_15s_26_1_1_U594                                           |hls_dummy_mul_16s_15s_26_1_1_2257                                                                                                                                            |     27|
|1986  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__186                                                        |      8|
|1987  |    mul_16s_15s_26_1_1_U595                                           |hls_dummy_mul_16s_15s_26_1_1_2258                                                                                                                                            |     26|
|1988  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__148                                                        |      8|
|1989  |    mul_16s_15s_26_1_1_U596                                           |hls_dummy_mul_16s_15s_26_1_1_2259                                                                                                                                            |     69|
|1990  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__691                                                        |      8|
|1991  |    mul_16s_15s_26_1_1_U597                                           |hls_dummy_mul_16s_15s_26_1_1_2260                                                                                                                                            |     28|
|1992  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__243                                                        |      8|
|1993  |    mul_16s_15s_26_1_1_U598                                           |hls_dummy_mul_16s_15s_26_1_1_2261                                                                                                                                            |    100|
|1994  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__9                                                           |      8|
|1995  |    mul_16s_15s_26_1_1_U599                                           |hls_dummy_mul_16s_15s_26_1_1_2262                                                                                                                                            |     25|
|1996  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__277                                                        |      8|
|1997  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_2263                                                                                                                                            |     59|
|1998  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__415                                                        |      8|
|1999  |    mul_16s_15s_26_1_1_U600                                           |hls_dummy_mul_16s_15s_26_1_1_2264                                                                                                                                            |     58|
|2000  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__904                                                        |      8|
|2001  |    mul_16s_15s_26_1_1_U601                                           |hls_dummy_mul_16s_15s_26_1_1_2265                                                                                                                                            |     25|
|2002  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__157                                                        |      8|
|2003  |    mul_16s_15s_26_1_1_U602                                           |hls_dummy_mul_16s_15s_26_1_1_2266                                                                                                                                            |     32|
|2004  |    mul_16s_15s_26_1_1_U603                                           |hls_dummy_mul_16s_15s_26_1_1_2267                                                                                                                                            |     58|
|2005  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__919                                                        |      8|
|2006  |    mul_16s_15s_26_1_1_U604                                           |hls_dummy_mul_16s_15s_26_1_1_2268                                                                                                                                            |     73|
|2007  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__103                                                         |      8|
|2008  |    mul_16s_15s_26_1_1_U605                                           |hls_dummy_mul_16s_15s_26_1_1_2269                                                                                                                                            |     25|
|2009  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__561                                                        |      8|
|2010  |    mul_16s_15s_26_1_1_U606                                           |hls_dummy_mul_16s_15s_26_1_1_2270                                                                                                                                            |     58|
|2011  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__435                                                        |      8|
|2012  |    mul_16s_15s_26_1_1_U607                                           |hls_dummy_mul_16s_15s_26_1_1_2271                                                                                                                                            |     26|
|2013  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__876                                                        |      8|
|2014  |    mul_16s_15s_26_1_1_U608                                           |hls_dummy_mul_16s_15s_26_1_1_2272                                                                                                                                            |     69|
|2015  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__492                                                        |      8|
|2016  |    mul_16s_15s_26_1_1_U609                                           |hls_dummy_mul_16s_15s_26_1_1_2273                                                                                                                                            |     26|
|2017  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__100                                                        |      8|
|2018  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_2274                                                                                                                                            |     27|
|2019  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__508                                                        |      8|
|2020  |    mul_16s_15s_26_1_1_U610                                           |hls_dummy_mul_16s_15s_26_1_1_2275                                                                                                                                            |     26|
|2021  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__55                                                         |      8|
|2022  |    mul_16s_15s_26_1_1_U611                                           |hls_dummy_mul_16s_15s_26_1_1_2276                                                                                                                                            |     69|
|2023  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__948                                                        |      8|
|2024  |    mul_16s_15s_26_1_1_U612                                           |hls_dummy_mul_16s_15s_26_1_1_2277                                                                                                                                            |     28|
|2025  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__99                                                         |      8|
|2026  |    mul_16s_15s_26_1_1_U613                                           |hls_dummy_mul_16s_15s_26_1_1_2278                                                                                                                                            |     23|
|2027  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__824                                                        |      8|
|2028  |    mul_16s_15s_26_1_1_U614                                           |hls_dummy_mul_16s_15s_26_1_1_2279                                                                                                                                            |     59|
|2029  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__30                                                          |      8|
|2030  |    mul_16s_15s_26_1_1_U615                                           |hls_dummy_mul_16s_15s_26_1_1_2280                                                                                                                                            |     58|
|2031  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__1                                                           |      8|
|2032  |    mul_16s_15s_26_1_1_U616                                           |hls_dummy_mul_16s_15s_26_1_1_2281                                                                                                                                            |      8|
|2033  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__111                                                        |      8|
|2034  |    mul_16s_15s_26_1_1_U617                                           |hls_dummy_mul_16s_15s_26_1_1_2282                                                                                                                                            |     10|
|2035  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__220                                                        |      8|
|2036  |    mul_16s_15s_26_1_1_U618                                           |hls_dummy_mul_16s_15s_26_1_1_2283                                                                                                                                            |      9|
|2037  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__275                                                        |      8|
|2038  |    mul_16s_15s_26_1_1_U619                                           |hls_dummy_mul_16s_15s_26_1_1_2284                                                                                                                                            |     52|
|2039  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__461                                                        |      8|
|2040  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_2285                                                                                                                                            |     72|
|2041  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__2                                                          |      8|
|2042  |    mul_16s_15s_26_1_1_U620                                           |hls_dummy_mul_16s_15s_26_1_1_2286                                                                                                                                            |     11|
|2043  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__214                                                        |      8|
|2044  |    mul_16s_15s_26_1_1_U621                                           |hls_dummy_mul_16s_15s_26_1_1_2287                                                                                                                                            |     82|
|2045  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__87                                                          |      8|
|2046  |    mul_16s_15s_26_1_1_U622                                           |hls_dummy_mul_16s_15s_26_1_1_2288                                                                                                                                            |      8|
|2047  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__719                                                        |      8|
|2048  |    mul_16s_15s_26_1_1_U623                                           |hls_dummy_mul_16s_15s_26_1_1_2289                                                                                                                                            |     41|
|2049  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__57                                                         |      8|
|2050  |    mul_16s_15s_26_1_1_U624                                           |hls_dummy_mul_16s_15s_26_1_1_2290                                                                                                                                            |      8|
|2051  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__845                                                        |      8|
|2052  |    mul_16s_15s_26_1_1_U625                                           |hls_dummy_mul_16s_15s_26_1_1_2291                                                                                                                                            |     41|
|2053  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__28                                                          |      8|
|2054  |    mul_16s_15s_26_1_1_U627                                           |hls_dummy_mul_16s_15s_26_1_1_2292                                                                                                                                            |     56|
|2055  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__74                                                          |      8|
|2056  |    mul_16s_15s_26_1_1_U628                                           |hls_dummy_mul_16s_15s_26_1_1_2293                                                                                                                                            |      8|
|2057  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__136                                                        |      8|
|2058  |    mul_16s_15s_26_1_1_U629                                           |hls_dummy_mul_16s_15s_26_1_1_2294                                                                                                                                            |     41|
|2059  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__702                                                        |      8|
|2060  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_2295                                                                                                                                            |     40|
|2061  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__344                                                        |      8|
|2062  |    mul_16s_15s_26_1_1_U630                                           |hls_dummy_mul_16s_15s_26_1_1_2296                                                                                                                                            |      9|
|2063  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__587                                                        |      8|
|2064  |    mul_16s_15s_26_1_1_U631                                           |hls_dummy_mul_16s_15s_26_1_1_2297                                                                                                                                            |     52|
|2065  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__640                                                        |      8|
|2066  |    mul_16s_15s_26_1_1_U632                                           |hls_dummy_mul_16s_15s_26_1_1_2298                                                                                                                                            |     11|
|2067  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__517                                                        |      8|
|2068  |    mul_16s_15s_26_1_1_U633                                           |hls_dummy_mul_16s_15s_26_1_1_2299                                                                                                                                            |      9|
|2069  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__52                                                         |      8|
|2070  |    mul_16s_15s_26_1_1_U634                                           |hls_dummy_mul_16s_15s_26_1_1_2300                                                                                                                                            |     52|
|2071  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__297                                                        |      8|
|2072  |    mul_16s_15s_26_1_1_U635                                           |hls_dummy_mul_16s_15s_26_1_1_2301                                                                                                                                            |     11|
|2073  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__575                                                        |      8|
|2074  |    mul_16s_15s_26_1_1_U636                                           |hls_dummy_mul_16s_15s_26_1_1_2302                                                                                                                                            |      8|
|2075  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__607                                                        |      8|
|2076  |    mul_16s_15s_26_1_1_U637                                           |hls_dummy_mul_16s_15s_26_1_1_2303                                                                                                                                            |     42|
|2077  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__2                                                           |      8|
|2078  |    mul_16s_15s_26_1_1_U638                                           |hls_dummy_mul_16s_15s_26_1_1_2304                                                                                                                                            |     41|
|2079  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__23                                                          |      8|
|2080  |    mul_16s_15s_26_1_1_U639                                           |hls_dummy_mul_16s_15s_26_1_1_2305                                                                                                                                            |     25|
|2081  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__341                                                        |      8|
|2082  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_2306                                                                                                                                            |     58|
|2083  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__559                                                        |      8|
|2084  |    mul_16s_15s_26_1_1_U640                                           |hls_dummy_mul_16s_15s_26_1_1_2307                                                                                                                                            |     27|
|2085  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__37                                                         |      8|
|2086  |    mul_16s_15s_26_1_1_U641                                           |hls_dummy_mul_16s_15s_26_1_1_2308                                                                                                                                            |     26|
|2087  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__306                                                        |      8|
|2088  |    mul_16s_15s_26_1_1_U642                                           |hls_dummy_mul_16s_15s_26_1_1_2309                                                                                                                                            |     69|
|2089  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__396                                                        |      8|
|2090  |    mul_16s_15s_26_1_1_U643                                           |hls_dummy_mul_16s_15s_26_1_1_2310                                                                                                                                            |     28|
|2091  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__122                                                        |      8|
|2092  |    mul_16s_15s_26_1_1_U644                                           |hls_dummy_mul_16s_15s_26_1_1_2311                                                                                                                                            |     99|
|2093  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__129                                                         |      8|
|2094  |    mul_16s_15s_26_1_1_U645                                           |hls_dummy_mul_16s_15s_26_1_1_2312                                                                                                                                            |     25|
|2095  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__348                                                        |      8|
|2096  |    mul_16s_15s_26_1_1_U646                                           |hls_dummy_mul_16s_15s_26_1_1_2313                                                                                                                                            |     58|
|2097  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__456                                                        |      8|
|2098  |    mul_16s_15s_26_1_1_U647                                           |hls_dummy_mul_16s_15s_26_1_1_2314                                                                                                                                            |     25|
|2099  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__530                                                        |      8|
|2100  |    mul_16s_15s_26_1_1_U648                                           |hls_dummy_mul_16s_15s_26_1_1_2315                                                                                                                                            |     58|
|2101  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__4                                                           |      8|
|2102  |    mul_16s_15s_26_1_1_U649                                           |hls_dummy_mul_16s_15s_26_1_1_2316                                                                                                                                            |     32|
|2103  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_2317                                                                                                                                            |     28|
|2104  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__668                                                        |      8|
|2105  |    mul_16s_15s_26_1_1_U650                                           |hls_dummy_mul_16s_15s_26_1_1_2318                                                                                                                                            |     69|
|2106  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__118                                                         |      8|
|2107  |    mul_16s_15s_26_1_1_U651                                           |hls_dummy_mul_16s_15s_26_1_1_2319                                                                                                                                            |     25|
|2108  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__648                                                        |      8|
|2109  |    mul_16s_15s_26_1_1_U652                                           |hls_dummy_mul_16s_15s_26_1_1_2320                                                                                                                                            |     58|
|2110  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__358                                                        |      8|
|2111  |    mul_16s_15s_26_1_1_U653                                           |hls_dummy_mul_16s_15s_26_1_1_2321                                                                                                                                            |     26|
|2112  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__633                                                        |      8|
|2113  |    mul_16s_15s_26_1_1_U654                                           |hls_dummy_mul_16s_15s_26_1_1_2322                                                                                                                                            |     69|
|2114  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__485                                                        |      8|
|2115  |    mul_16s_15s_26_1_1_U655                                           |hls_dummy_mul_16s_15s_26_1_1_2323                                                                                                                                            |     28|
|2116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__283                                                        |      8|
|2117  |    mul_16s_15s_26_1_1_U656                                           |hls_dummy_mul_16s_15s_26_1_1_2324                                                                                                                                            |     26|
|2118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__800                                                        |      8|
|2119  |    mul_16s_15s_26_1_1_U657                                           |hls_dummy_mul_16s_15s_26_1_1_2325                                                                                                                                            |     69|
|2120  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__237                                                        |      8|
|2121  |    mul_16s_15s_26_1_1_U658                                           |hls_dummy_mul_16s_15s_26_1_1_2326                                                                                                                                            |     28|
|2122  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__359                                                        |      8|
|2123  |    mul_16s_15s_26_1_1_U659                                           |hls_dummy_mul_16s_15s_26_1_1_2327                                                                                                                                            |     25|
|2124  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__428                                                        |      8|
|2125  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_2328                                                                                                                                            |     56|
|2126  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__747                                                        |      8|
|2127  |    mul_16s_15s_26_1_1_U660                                           |hls_dummy_mul_16s_15s_26_1_1_2329                                                                                                                                            |     57|
|2128  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__140                                                         |      8|
|2129  |    mul_16s_15s_26_1_1_U661                                           |hls_dummy_mul_16s_15s_26_1_1_2330                                                                                                                                            |     58|
|2130  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__66                                                          |      8|
|2131  |    mul_16s_15s_26_1_1_U662                                           |hls_dummy_mul_16s_15s_26_1_1_2331                                                                                                                                            |      8|
|2132  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__803                                                        |      8|
|2133  |    mul_16s_15s_26_1_1_U663                                           |hls_dummy_mul_16s_15s_26_1_1_2332                                                                                                                                            |     10|
|2134  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__621                                                        |      8|
|2135  |    mul_16s_15s_26_1_1_U664                                           |hls_dummy_mul_16s_15s_26_1_1_2333                                                                                                                                            |      9|
|2136  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__284                                                        |      8|
|2137  |    mul_16s_15s_26_1_1_U665                                           |hls_dummy_mul_16s_15s_26_1_1_2334                                                                                                                                            |     52|
|2138  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__241                                                        |      8|
|2139  |    mul_16s_15s_26_1_1_U666                                           |hls_dummy_mul_16s_15s_26_1_1_2335                                                                                                                                            |     11|
|2140  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__854                                                        |      8|
|2141  |    mul_16s_15s_26_1_1_U667                                           |hls_dummy_mul_16s_15s_26_1_1_2336                                                                                                                                            |     42|
|2142  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__23                                                          |      8|
|2143  |    mul_16s_15s_26_1_1_U668                                           |hls_dummy_mul_16s_15s_26_1_1_2337                                                                                                                                            |      8|
|2144  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__478                                                        |      8|
|2145  |    mul_16s_15s_26_1_1_U669                                           |hls_dummy_mul_16s_15s_26_1_1_2338                                                                                                                                            |     41|
|2146  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__543                                                        |      8|
|2147  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_2339                                                                                                                                            |     23|
|2148  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__822                                                        |      8|
|2149  |    mul_16s_15s_26_1_1_U670                                           |hls_dummy_mul_16s_15s_26_1_1_2340                                                                                                                                            |      8|
|2150  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__729                                                        |      8|
|2151  |    mul_16s_15s_26_1_1_U671                                           |hls_dummy_mul_16s_15s_26_1_1_2341                                                                                                                                            |     41|
|2152  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__64                                                          |      8|
|2153  |    mul_16s_15s_26_1_1_U672                                           |hls_dummy_mul_16s_15s_26_1_1_2342                                                                                                                                            |     41|
|2154  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__22                                                          |      8|
|2155  |    mul_16s_15s_26_1_1_U674                                           |hls_dummy_mul_16s_15s_26_1_1_2343                                                                                                                                            |      8|
|2156  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__764                                                        |      8|
|2157  |    mul_16s_15s_26_1_1_U675                                           |hls_dummy_mul_16s_15s_26_1_1_2344                                                                                                                                            |     41|
|2158  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__736                                                        |      8|
|2159  |    mul_16s_15s_26_1_1_U676                                           |hls_dummy_mul_16s_15s_26_1_1_2345                                                                                                                                            |      9|
|2160  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__311                                                        |      8|
|2161  |    mul_16s_15s_26_1_1_U677                                           |hls_dummy_mul_16s_15s_26_1_1_2346                                                                                                                                            |     52|
|2162  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__251                                                        |      8|
|2163  |    mul_16s_15s_26_1_1_U678                                           |hls_dummy_mul_16s_15s_26_1_1_2347                                                                                                                                            |     11|
|2164  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__127                                                        |      8|
|2165  |    mul_16s_15s_26_1_1_U679                                           |hls_dummy_mul_16s_15s_26_1_1_2348                                                                                                                                            |      9|
|2166  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__63                                                         |      8|
|2167  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_2349                                                                                                                                            |     70|
|2168  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__191                                                        |      8|
|2169  |    mul_16s_15s_26_1_1_U680                                           |hls_dummy_mul_16s_15s_26_1_1_2350                                                                                                                                            |     52|
|2170  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__137                                                        |      8|
|2171  |    mul_16s_15s_26_1_1_U681                                           |hls_dummy_mul_16s_15s_26_1_1_2351                                                                                                                                            |     11|
|2172  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__788                                                        |      8|
|2173  |    mul_16s_15s_26_1_1_U682                                           |hls_dummy_mul_16s_15s_26_1_1_2352                                                                                                                                            |      8|
|2174  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__506                                                        |      8|
|2175  |    mul_16s_15s_26_1_1_U683                                           |hls_dummy_mul_16s_15s_26_1_1_2353                                                                                                                                            |     97|
|2176  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__27                                                          |      8|
|2177  |    mul_16s_15s_26_1_1_U684                                           |hls_dummy_mul_16s_15s_26_1_1_2354                                                                                                                                            |     41|
|2178  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__81                                                          |      8|
|2179  |    mul_16s_15s_26_1_1_U685                                           |hls_dummy_mul_16s_15s_26_1_1_2355                                                                                                                                            |     25|
|2180  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__345                                                        |      8|
|2181  |    mul_16s_15s_26_1_1_U686                                           |hls_dummy_mul_16s_15s_26_1_1_2356                                                                                                                                            |     27|
|2182  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__596                                                        |      8|
|2183  |    mul_16s_15s_26_1_1_U687                                           |hls_dummy_mul_16s_15s_26_1_1_2357                                                                                                                                            |     25|
|2184  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__383                                                        |      8|
|2185  |    mul_16s_15s_26_1_1_U688                                           |hls_dummy_mul_16s_15s_26_1_1_2358                                                                                                                                            |     66|
|2186  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__734                                                        |      8|
|2187  |    mul_16s_15s_26_1_1_U689                                           |hls_dummy_mul_16s_15s_26_1_1_2359                                                                                                                                            |     25|
|2188  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__890                                                        |      8|
|2189  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_2360                                                                                                                                            |     37|
|2190  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__832                                                        |      8|
|2191  |    mul_16s_15s_26_1_1_U690                                           |hls_dummy_mul_16s_15s_26_1_1_2361                                                                                                                                            |     58|
|2192  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__18                                                          |      8|
|2193  |    mul_16s_15s_26_1_1_U691                                           |hls_dummy_mul_16s_15s_26_1_1_2362                                                                                                                                            |     25|
|2194  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__151                                                        |      8|
|2195  |    mul_16s_15s_26_1_1_U692                                           |hls_dummy_mul_16s_15s_26_1_1_2363                                                                                                                                            |     55|
|2196  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__211                                                        |      8|
|2197  |    mul_16s_15s_26_1_1_U693                                           |hls_dummy_mul_16s_15s_26_1_1_2364                                                                                                                                            |     24|
|2198  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__903                                                        |      8|
|2199  |    mul_16s_15s_26_1_1_U694                                           |hls_dummy_mul_16s_15s_26_1_1_2365                                                                                                                                            |     58|
|2200  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__76                                                          |      8|
|2201  |    mul_16s_15s_26_1_1_U695                                           |hls_dummy_mul_16s_15s_26_1_1_2366                                                                                                                                            |     53|
|2202  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__52                                                          |      8|
|2203  |    mul_16s_15s_26_1_1_U696                                           |hls_dummy_mul_16s_15s_26_1_1_2367                                                                                                                                            |     32|
|2204  |    mul_16s_15s_26_1_1_U697                                           |hls_dummy_mul_16s_15s_26_1_1_2368                                                                                                                                            |     24|
|2205  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__154                                                        |      8|
|2206  |    mul_16s_15s_26_1_1_U698                                           |hls_dummy_mul_16s_15s_26_1_1_2369                                                                                                                                            |     56|
|2207  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__403                                                        |      8|
|2208  |    mul_16s_15s_26_1_1_U699                                           |hls_dummy_mul_16s_15s_26_1_1_2370                                                                                                                                            |     26|
|2209  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__50                                                         |      8|
|2210  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_2371                                                                                                                                            |     56|
|2211  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__563                                                        |      8|
|2212  |    mul_16s_15s_26_1_1_U700                                           |hls_dummy_mul_16s_15s_26_1_1_2372                                                                                                                                            |     69|
|2213  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__180                                                        |      8|
|2214  |    mul_16s_15s_26_1_1_U701                                           |hls_dummy_mul_16s_15s_26_1_1_2373                                                                                                                                            |     28|
|2215  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__447                                                        |      8|
|2216  |    mul_16s_15s_26_1_1_U702                                           |hls_dummy_mul_16s_15s_26_1_1_2374                                                                                                                                            |     26|
|2217  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__268                                                        |      8|
|2218  |    mul_16s_15s_26_1_1_U703                                           |hls_dummy_mul_16s_15s_26_1_1_2375                                                                                                                                            |     69|
|2219  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__636                                                        |      8|
|2220  |    mul_16s_15s_26_1_1_U704                                           |hls_dummy_mul_16s_15s_26_1_1_2376                                                                                                                                            |     28|
|2221  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__325                                                        |      8|
|2222  |    mul_16s_15s_26_1_1_U705                                           |hls_dummy_mul_16s_15s_26_1_1_2377                                                                                                                                            |     25|
|2223  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__212                                                        |      8|
|2224  |    mul_16s_15s_26_1_1_U706                                           |hls_dummy_mul_16s_15s_26_1_1_2378                                                                                                                                            |    111|
|2225  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__66                                                          |      8|
|2226  |    mul_16s_15s_26_1_1_U707                                           |hls_dummy_mul_16s_15s_26_1_1_2379                                                                                                                                            |     58|
|2227  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__8                                                           |      8|
|2228  |    mul_16s_15s_26_1_1_U708                                           |hls_dummy_mul_16s_15s_26_1_1_2380                                                                                                                                            |      8|
|2229  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__176                                                        |      8|
|2230  |    mul_16s_15s_26_1_1_U709                                           |hls_dummy_mul_16s_15s_26_1_1_2381                                                                                                                                            |     10|
|2231  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__430                                                        |      8|
|2232  |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_2382                                                                                                                                            |     23|
|2233  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__357                                                        |      8|
|2234  |    mul_16s_15s_26_1_1_U710                                           |hls_dummy_mul_16s_15s_26_1_1_2383                                                                                                                                            |      9|
|2235  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__384                                                        |      8|
|2236  |    mul_16s_15s_26_1_1_U711                                           |hls_dummy_mul_16s_15s_26_1_1_2384                                                                                                                                            |     52|
|2237  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__780                                                        |      8|
|2238  |    mul_16s_15s_26_1_1_U712                                           |hls_dummy_mul_16s_15s_26_1_1_2385                                                                                                                                            |     11|
|2239  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__774                                                        |      8|
|2240  |    mul_16s_15s_26_1_1_U713                                           |hls_dummy_mul_16s_15s_26_1_1_2386                                                                                                                                            |     82|
|2241  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__137                                                         |      8|
|2242  |    mul_16s_15s_26_1_1_U714                                           |hls_dummy_mul_16s_15s_26_1_1_2387                                                                                                                                            |     34|
|2243  |    mul_16s_15s_26_1_1_U715                                           |hls_dummy_mul_16s_15s_26_1_1_2388                                                                                                                                            |      8|
|2244  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__3                                                          |      8|
|2245  |    mul_16s_15s_26_1_1_U716                                           |hls_dummy_mul_16s_15s_26_1_1_2389                                                                                                                                            |      8|
|2246  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__565                                                        |      8|
|2247  |    mul_16s_15s_26_1_1_U717                                           |hls_dummy_mul_16s_15s_26_1_1_2390                                                                                                                                            |     41|
|2248  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__51                                                          |      8|
|2249  |    mul_16s_15s_26_1_1_U718                                           |hls_dummy_mul_16s_15s_26_1_1_2391                                                                                                                                            |     56|
|2250  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__108                                                         |      8|
|2251  |    mul_16s_15s_26_1_1_U719                                           |hls_dummy_mul_16s_15s_26_1_1_2392                                                                                                                                            |      8|
|2252  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__171                                                        |      8|
|2253  |    mul_16s_15s_26_1_1_U72                                            |hls_dummy_mul_16s_15s_26_1_1_2393                                                                                                                                            |     70|
|2254  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__82                                                         |      8|
|2255  |    mul_16s_15s_26_1_1_U721                                           |hls_dummy_mul_16s_15s_26_1_1_2394                                                                                                                                            |     41|
|2256  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__511                                                        |      8|
|2257  |    mul_16s_15s_26_1_1_U722                                           |hls_dummy_mul_16s_15s_26_1_1_2395                                                                                                                                            |      9|
|2258  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__870                                                        |      8|
|2259  |    mul_16s_15s_26_1_1_U723                                           |hls_dummy_mul_16s_15s_26_1_1_2396                                                                                                                                            |     52|
|2260  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__177                                                        |      8|
|2261  |    mul_16s_15s_26_1_1_U724                                           |hls_dummy_mul_16s_15s_26_1_1_2397                                                                                                                                            |     11|
|2262  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__727                                                        |      8|
|2263  |    mul_16s_15s_26_1_1_U725                                           |hls_dummy_mul_16s_15s_26_1_1_2398                                                                                                                                            |      9|
|2264  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__60                                                         |      8|
|2265  |    mul_16s_15s_26_1_1_U726                                           |hls_dummy_mul_16s_15s_26_1_1_2399                                                                                                                                            |     52|
|2266  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__5                                                          |      8|
|2267  |    mul_16s_15s_26_1_1_U727                                           |hls_dummy_mul_16s_15s_26_1_1_2400                                                                                                                                            |     11|
|2268  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__104                                                        |      8|
|2269  |    mul_16s_15s_26_1_1_U728                                           |hls_dummy_mul_16s_15s_26_1_1_2401                                                                                                                                            |      8|
|2270  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__465                                                        |      8|
|2271  |    mul_16s_15s_26_1_1_U729                                           |hls_dummy_mul_16s_15s_26_1_1_2402                                                                                                                                            |     42|
|2272  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__107                                                         |      8|
|2273  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_2403                                                                                                                                            |     37|
|2274  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__351                                                        |      8|
|2275  |    mul_16s_15s_26_1_1_U730                                           |hls_dummy_mul_16s_15s_26_1_1_2404                                                                                                                                            |     41|
|2276  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__32                                                          |      8|
|2277  |    mul_16s_15s_26_1_1_U731                                           |hls_dummy_mul_16s_15s_26_1_1_2405                                                                                                                                            |     25|
|2278  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__804                                                        |      8|
|2279  |    mul_16s_15s_26_1_1_U732                                           |hls_dummy_mul_16s_15s_26_1_1_2406                                                                                                                                            |     26|
|2280  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__342                                                        |      8|
|2281  |    mul_16s_15s_26_1_1_U733                                           |hls_dummy_mul_16s_15s_26_1_1_2407                                                                                                                                            |     26|
|2282  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__894                                                        |      8|
|2283  |    mul_16s_15s_26_1_1_U734                                           |hls_dummy_mul_16s_15s_26_1_1_2408                                                                                                                                            |     67|
|2284  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__131                                                        |      8|
|2285  |    mul_16s_15s_26_1_1_U735                                           |hls_dummy_mul_16s_15s_26_1_1_2409                                                                                                                                            |     27|
|2286  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__913                                                        |      8|
|2287  |    mul_16s_15s_26_1_1_U736                                           |hls_dummy_mul_16s_15s_26_1_1_2410                                                                                                                                            |     99|
|2288  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__93                                                          |      8|
|2289  |    mul_16s_15s_26_1_1_U737                                           |hls_dummy_mul_16s_15s_26_1_1_2411                                                                                                                                            |     25|
|2290  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__763                                                        |      8|
|2291  |    mul_16s_15s_26_1_1_U738                                           |hls_dummy_mul_16s_15s_26_1_1_2412                                                                                                                                            |     59|
|2292  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__477                                                        |      8|
|2293  |    mul_16s_15s_26_1_1_U739                                           |hls_dummy_mul_16s_15s_26_1_1_2413                                                                                                                                            |     25|
|2294  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__453                                                        |      8|
|2295  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_2414                                                                                                                                            |     41|
|2296  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__934                                                        |      8|
|2297  |    mul_16s_15s_26_1_1_U740                                           |hls_dummy_mul_16s_15s_26_1_1_2415                                                                                                                                            |     58|
|2298  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__37                                                          |      8|
|2299  |    mul_16s_15s_26_1_1_U741                                           |hls_dummy_mul_16s_15s_26_1_1_2416                                                                                                                                            |     71|
|2300  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__71                                                          |      8|
|2301  |    mul_16s_15s_26_1_1_U742                                           |hls_dummy_mul_16s_15s_26_1_1_2417                                                                                                                                            |     23|
|2302  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__935                                                        |      8|
|2303  |    mul_16s_15s_26_1_1_U743                                           |hls_dummy_mul_16s_15s_26_1_1_2418                                                                                                                                            |     32|
|2304  |    mul_16s_15s_26_1_1_U744                                           |hls_dummy_mul_16s_15s_26_1_1_2419                                                                                                                                            |     52|
|2305  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__36                                                         |      8|
|2306  |    mul_16s_15s_26_1_1_U745                                           |hls_dummy_mul_16s_15s_26_1_1_2420                                                                                                                                            |     26|
|2307  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__4                                                          |      8|
|2308  |    mul_16s_15s_26_1_1_U746                                           |hls_dummy_mul_16s_15s_26_1_1_2421                                                                                                                                            |     68|
|2309  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__498                                                        |      8|
|2310  |    mul_16s_15s_26_1_1_U747                                           |hls_dummy_mul_16s_15s_26_1_1_2422                                                                                                                                            |     28|
|2311  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__793                                                        |      8|
|2312  |    mul_16s_15s_26_1_1_U748                                           |hls_dummy_mul_16s_15s_26_1_1_2423                                                                                                                                            |     24|
|2313  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__189                                                        |      8|
|2314  |    mul_16s_15s_26_1_1_U749                                           |hls_dummy_mul_16s_15s_26_1_1_2424                                                                                                                                            |     66|
|2315  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__126                                                        |      8|
|2316  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_2425                                                                                                                                            |      8|
|2317  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__951                                                        |      8|
|2318  |    mul_16s_15s_26_1_1_U750                                           |hls_dummy_mul_16s_15s_26_1_1_2426                                                                                                                                            |     25|
|2319  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__247                                                        |      8|
|2320  |    mul_16s_15s_26_1_1_U751                                           |hls_dummy_mul_16s_15s_26_1_1_2427                                                                                                                                            |     24|
|2321  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__302                                                        |      8|
|2322  |    mul_16s_15s_26_1_1_U752                                           |hls_dummy_mul_16s_15s_26_1_1_2428                                                                                                                                            |     55|
|2323  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__13                                                          |      8|
|2324  |    mul_16s_15s_26_1_1_U753                                           |hls_dummy_mul_16s_15s_26_1_1_2429                                                                                                                                            |     56|
|2325  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__17                                                          |      8|
|2326  |    mul_16s_15s_26_1_1_U754                                           |hls_dummy_mul_16s_15s_26_1_1_2430                                                                                                                                            |      8|
|2327  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__138                                                        |      8|
|2328  |    mul_16s_15s_26_1_1_U755                                           |hls_dummy_mul_16s_15s_26_1_1_2431                                                                                                                                            |     10|
|2329  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__85                                                         |      8|
|2330  |    mul_16s_15s_26_1_1_U756                                           |hls_dummy_mul_16s_15s_26_1_1_2432                                                                                                                                            |      9|
|2331  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__410                                                        |      8|
|2332  |    mul_16s_15s_26_1_1_U757                                           |hls_dummy_mul_16s_15s_26_1_1_2433                                                                                                                                            |     52|
|2333  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__468                                                        |      8|
|2334  |    mul_16s_15s_26_1_1_U758                                           |hls_dummy_mul_16s_15s_26_1_1_2434                                                                                                                                            |     11|
|2335  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__343                                                        |      8|
|2336  |    mul_16s_15s_26_1_1_U759                                           |hls_dummy_mul_16s_15s_26_1_1_2435                                                                                                                                            |     96|
|2337  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__16                                                          |      8|
|2338  |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_2436                                                                                                                                            |     41|
|2339  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__646                                                        |      8|
|2340  |    mul_16s_15s_26_1_1_U760                                           |hls_dummy_mul_16s_15s_26_1_1_2437                                                                                                                                            |      8|
|2341  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__54                                                         |      8|
|2342  |    mul_16s_15s_26_1_1_U761                                           |hls_dummy_mul_16s_15s_26_1_1_2438                                                                                                                                            |     41|
|2343  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__947                                                        |      8|
|2344  |    mul_16s_15s_26_1_1_U762                                           |hls_dummy_mul_16s_15s_26_1_1_2439                                                                                                                                            |      8|
|2345  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__130                                                        |      8|
|2346  |    mul_16s_15s_26_1_1_U763                                           |hls_dummy_mul_16s_15s_26_1_1_2440                                                                                                                                            |     41|
|2347  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__41                                                          |      8|
|2348  |    mul_16s_15s_26_1_1_U765                                           |hls_dummy_mul_16s_15s_26_1_1_2441                                                                                                                                            |      8|
|2349  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__433                                                        |      8|
|2350  |    mul_16s_15s_26_1_1_U766                                           |hls_dummy_mul_16s_15s_26_1_1_2442                                                                                                                                            |     41|
|2351  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__671                                                        |      8|
|2352  |    mul_16s_15s_26_1_1_U768                                           |hls_dummy_mul_16s_15s_26_1_1_2443                                                                                                                                            |      9|
|2353  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__301                                                        |      8|
|2354  |    mul_16s_15s_26_1_1_U769                                           |hls_dummy_mul_16s_15s_26_1_1_2444                                                                                                                                            |     52|
|2355  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__368                                                        |      8|
|2356  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_2445                                                                                                                                            |      8|
|2357  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__665                                                        |      8|
|2358  |    mul_16s_15s_26_1_1_U770                                           |hls_dummy_mul_16s_15s_26_1_1_2446                                                                                                                                            |     11|
|2359  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__235                                                        |      8|
|2360  |    mul_16s_15s_26_1_1_U771                                           |hls_dummy_mul_16s_15s_26_1_1_2447                                                                                                                                            |      9|
|2361  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__493                                                        |      8|
|2362  |    mul_16s_15s_26_1_1_U772                                           |hls_dummy_mul_16s_15s_26_1_1_2448                                                                                                                                            |     52|
|2363  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__34                                                         |      8|
|2364  |    mul_16s_15s_26_1_1_U773                                           |hls_dummy_mul_16s_15s_26_1_1_2449                                                                                                                                            |     11|
|2365  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__446                                                        |      8|
|2366  |    mul_16s_15s_26_1_1_U774                                           |hls_dummy_mul_16s_15s_26_1_1_2450                                                                                                                                            |      8|
|2367  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__267                                                        |      8|
|2368  |    mul_16s_15s_26_1_1_U776                                           |hls_dummy_mul_16s_15s_26_1_1_2451                                                                                                                                            |     41|
|2369  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__44                                                          |      8|
|2370  |    mul_16s_15s_26_1_1_U777                                           |hls_dummy_mul_16s_15s_26_1_1_2452                                                                                                                                            |     24|
|2371  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__376                                                        |      8|
|2372  |    mul_16s_15s_26_1_1_U778                                           |hls_dummy_mul_16s_15s_26_1_1_2453                                                                                                                                            |     26|
|2373  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__715                                                        |      8|
|2374  |    mul_16s_15s_26_1_1_U779                                           |hls_dummy_mul_16s_15s_26_1_1_2454                                                                                                                                            |     25|
|2375  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__400                                                        |      8|
|2376  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_2455                                                                                                                                            |     41|
|2377  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__595                                                        |      8|
|2378  |    mul_16s_15s_26_1_1_U780                                           |hls_dummy_mul_16s_15s_26_1_1_2456                                                                                                                                            |     69|
|2379  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__49                                                         |      8|
|2380  |    mul_16s_15s_26_1_1_U781                                           |hls_dummy_mul_16s_15s_26_1_1_2457                                                                                                                                            |     26|
|2381  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__895                                                        |      8|
|2382  |    mul_16s_15s_26_1_1_U782                                           |hls_dummy_mul_16s_15s_26_1_1_2458                                                                                                                                            |     56|
|2383  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__131                                                         |      8|
|2384  |    mul_16s_15s_26_1_1_U783                                           |hls_dummy_mul_16s_15s_26_1_1_2459                                                                                                                                            |     24|
|2385  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__75                                                         |      8|
|2386  |    mul_16s_15s_26_1_1_U784                                           |hls_dummy_mul_16s_15s_26_1_1_2460                                                                                                                                            |     56|
|2387  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__754                                                        |      8|
|2388  |    mul_16s_15s_26_1_1_U785                                           |hls_dummy_mul_16s_15s_26_1_1_2461                                                                                                                                            |     24|
|2389  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__231                                                        |      8|
|2390  |    mul_16s_15s_26_1_1_U786                                           |hls_dummy_mul_16s_15s_26_1_1_2462                                                                                                                                            |     58|
|2391  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__85                                                          |      8|
|2392  |    mul_16s_15s_26_1_1_U787                                           |hls_dummy_mul_16s_15s_26_1_1_2463                                                                                                                                            |     57|
|2393  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__43                                                          |      8|
|2394  |    mul_16s_15s_26_1_1_U788                                           |hls_dummy_mul_16s_15s_26_1_1_2464                                                                                                                                            |     24|
|2395  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__601                                                        |      8|
|2396  |    mul_16s_15s_26_1_1_U789                                           |hls_dummy_mul_16s_15s_26_1_1_2465                                                                                                                                            |     54|
|2397  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__534                                                        |      8|
|2398  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_2466                                                                                                                                            |      8|
|2399  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__872                                                        |      8|
|2400  |    mul_16s_15s_26_1_1_U790                                           |hls_dummy_mul_16s_15s_26_1_1_2467                                                                                                                                            |     32|
|2401  |    mul_16s_15s_26_1_1_U791                                           |hls_dummy_mul_16s_15s_26_1_1_2468                                                                                                                                            |     26|
|2402  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__293                                                        |      8|
|2403  |    mul_16s_15s_26_1_1_U792                                           |hls_dummy_mul_16s_15s_26_1_1_2469                                                                                                                                            |     68|
|2404  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__726                                                        |      8|
|2405  |    mul_16s_15s_26_1_1_U793                                           |hls_dummy_mul_16s_15s_26_1_1_2470                                                                                                                                            |     27|
|2406  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__626                                                        |      8|
|2407  |    mul_16s_15s_26_1_1_U794                                           |hls_dummy_mul_16s_15s_26_1_1_2471                                                                                                                                            |     22|
|2408  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__808                                                        |      8|
|2409  |    mul_16s_15s_26_1_1_U795                                           |hls_dummy_mul_16s_15s_26_1_1_2472                                                                                                                                            |     68|
|2410  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__874                                                        |      8|
|2411  |    mul_16s_15s_26_1_1_U796                                           |hls_dummy_mul_16s_15s_26_1_1_2473                                                                                                                                            |     25|
|2412  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__755                                                        |      8|
|2413  |    mul_16s_15s_26_1_1_U797                                           |hls_dummy_mul_16s_15s_26_1_1_2474                                                                                                                                            |     22|
|2414  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__761                                                        |      8|
|2415  |    mul_16s_15s_26_1_1_U798                                           |hls_dummy_mul_16s_15s_26_1_1_2475                                                                                                                                            |    114|
|2416  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__62                                                          |      8|
|2417  |    mul_16s_15s_26_1_1_U799                                           |hls_dummy_mul_16s_15s_26_1_1_2476                                                                                                                                            |     58|
|2418  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__75                                                          |      8|
|2419  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_2477                                                                                                                                            |     41|
|2420  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__622                                                        |      8|
|2421  |    mul_16s_15s_26_1_1_U800                                           |hls_dummy_mul_16s_15s_26_1_1_2478                                                                                                                                            |      8|
|2422  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__603                                                        |      8|
|2423  |    mul_16s_15s_26_1_1_U801                                           |hls_dummy_mul_16s_15s_26_1_1_2479                                                                                                                                            |     10|
|2424  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__652                                                        |      8|
|2425  |    mul_16s_15s_26_1_1_U802                                           |hls_dummy_mul_16s_15s_26_1_1_2480                                                                                                                                            |      9|
|2426  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__91                                                         |      8|
|2427  |    mul_16s_15s_26_1_1_U803                                           |hls_dummy_mul_16s_15s_26_1_1_2481                                                                                                                                            |     52|
|2428  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__490                                                        |      8|
|2429  |    mul_16s_15s_26_1_1_U804                                           |hls_dummy_mul_16s_15s_26_1_1_2482                                                                                                                                            |     11|
|2430  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__584                                                        |      8|
|2431  |    mul_16s_15s_26_1_1_U805                                           |hls_dummy_mul_16s_15s_26_1_1_2483                                                                                                                                            |     41|
|2432  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__50                                                          |      8|
|2433  |    mul_16s_15s_26_1_1_U806                                           |hls_dummy_mul_16s_15s_26_1_1_2484                                                                                                                                            |     34|
|2434  |    mul_16s_15s_26_1_1_U807                                           |hls_dummy_mul_16s_15s_26_1_1_2485                                                                                                                                            |      8|
|2435  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__721                                                        |      8|
|2436  |    mul_16s_15s_26_1_1_U808                                           |hls_dummy_mul_16s_15s_26_1_1_2486                                                                                                                                            |      8|
|2437  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__423                                                        |      8|
|2438  |    mul_16s_15s_26_1_1_U809                                           |hls_dummy_mul_16s_15s_26_1_1_2487                                                                                                                                            |     41|
|2439  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__49                                                          |      8|
|2440  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_2488                                                                                                                                            |      8|
|2441  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__332                                                        |      8|
|2442  |    mul_16s_15s_26_1_1_U810                                           |hls_dummy_mul_16s_15s_26_1_1_2489                                                                                                                                            |     40|
|2443  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__6                                                           |      8|
|2444  |    mul_16s_15s_26_1_1_U811                                           |hls_dummy_mul_16s_15s_26_1_1_2490                                                                                                                                            |      8|
|2445  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__459                                                        |      8|
|2446  |    mul_16s_15s_26_1_1_U812                                           |hls_dummy_mul_16s_15s_26_1_1_2491                                                                                                                                            |     41|
|2447  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__272                                                        |      8|
|2448  |    mul_16s_15s_26_1_1_U813                                           |hls_dummy_mul_16s_15s_26_1_1_2492                                                                                                                                            |      9|
|2449  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__547                                                        |      8|
|2450  |    mul_16s_15s_26_1_1_U815                                           |hls_dummy_mul_16s_15s_26_1_1_2493                                                                                                                                            |     52|
|2451  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__481                                                        |      8|
|2452  |    mul_16s_15s_26_1_1_U816                                           |hls_dummy_mul_16s_15s_26_1_1_2494                                                                                                                                            |     11|
|2453  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__608                                                        |      8|
|2454  |    mul_16s_15s_26_1_1_U817                                           |hls_dummy_mul_16s_15s_26_1_1_2495                                                                                                                                            |      9|
|2455  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__703                                                        |      8|
|2456  |    mul_16s_15s_26_1_1_U818                                           |hls_dummy_mul_16s_15s_26_1_1_2496                                                                                                                                            |     52|
|2457  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__881                                                        |      8|
|2458  |    mul_16s_15s_26_1_1_U819                                           |hls_dummy_mul_16s_15s_26_1_1_2497                                                                                                                                            |     11|
|2459  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__765                                                        |      8|
|2460  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_2498                                                                                                                                            |     41|
|2461  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__771                                                        |      8|
|2462  |    mul_16s_15s_26_1_1_U820                                           |hls_dummy_mul_16s_15s_26_1_1_2499                                                                                                                                            |      8|
|2463  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__723                                                        |      8|
|2464  |    mul_16s_15s_26_1_1_U821                                           |hls_dummy_mul_16s_15s_26_1_1_2500                                                                                                                                            |     95|
|2465  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__35                                                          |      8|
|2466  |    mul_16s_15s_26_1_1_U822                                           |hls_dummy_mul_16s_15s_26_1_1_2501                                                                                                                                            |     41|
|2467  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__73                                                          |      8|
|2468  |    mul_16s_15s_26_1_1_U823                                           |hls_dummy_mul_16s_15s_26_1_1_2502                                                                                                                                            |     25|
|2469  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__78                                                         |      8|
|2470  |    mul_16s_15s_26_1_1_U824                                           |hls_dummy_mul_16s_15s_26_1_1_2503                                                                                                                                            |     27|
|2471  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__875                                                        |      8|
|2472  |    mul_16s_15s_26_1_1_U825                                           |hls_dummy_mul_16s_15s_26_1_1_2504                                                                                                                                            |     26|
|2473  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__781                                                        |      8|
|2474  |    mul_16s_15s_26_1_1_U826                                           |hls_dummy_mul_16s_15s_26_1_1_2505                                                                                                                                            |     69|
|2475  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__560                                                        |      8|
|2476  |    mul_16s_15s_26_1_1_U827                                           |hls_dummy_mul_16s_15s_26_1_1_2506                                                                                                                                            |     28|
|2477  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__381                                                        |      8|
|2478  |    mul_16s_15s_26_1_1_U828                                           |hls_dummy_mul_16s_15s_26_1_1_2507                                                                                                                                            |     59|
|2479  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__3                                                           |      8|
|2480  |    mul_16s_15s_26_1_1_U829                                           |hls_dummy_mul_16s_15s_26_1_1_2508                                                                                                                                            |     51|
|2481  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_2509                                                                                                                                            |      8|
|2482  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__89                                                         |      8|
|2483  |    mul_16s_15s_26_1_1_U830                                           |hls_dummy_mul_16s_15s_26_1_1_2510                                                                                                                                            |     23|
|2484  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__713                                                        |      8|
|2485  |    mul_16s_15s_26_1_1_U831                                           |hls_dummy_mul_16s_15s_26_1_1_2511                                                                                                                                            |     25|
|2486  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__521                                                        |      8|
|2487  |    mul_16s_15s_26_1_1_U832                                           |hls_dummy_mul_16s_15s_26_1_1_2512                                                                                                                                            |     58|
|2488  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__89                                                          |      8|
|2489  |    mul_16s_15s_26_1_1_U833                                           |hls_dummy_mul_16s_15s_26_1_1_2513                                                                                                                                            |     55|
|2490  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__81                                                          |      8|
|2491  |    mul_16s_15s_26_1_1_U834                                           |hls_dummy_mul_16s_15s_26_1_1_2514                                                                                                                                            |     22|
|2492  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__573                                                        |      8|
|2493  |    mul_16s_15s_26_1_1_U835                                           |hls_dummy_mul_16s_15s_26_1_1_2515                                                                                                                                            |     55|
|2494  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__393                                                        |      8|
|2495  |    mul_16s_15s_26_1_1_U836                                           |hls_dummy_mul_16s_15s_26_1_1_2516                                                                                                                                            |     26|
|2496  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__377                                                        |      8|
|2497  |    mul_16s_15s_26_1_1_U837                                           |hls_dummy_mul_16s_15s_26_1_1_2517                                                                                                                                            |     32|
|2498  |    mul_16s_15s_26_1_1_U838                                           |hls_dummy_mul_16s_15s_26_1_1_2518                                                                                                                                            |     69|
|2499  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__309                                                        |      8|
|2500  |    mul_16s_15s_26_1_1_U839                                           |hls_dummy_mul_16s_15s_26_1_1_2519                                                                                                                                            |     28|
|2501  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__439                                                        |      8|
|2502  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_2520                                                                                                                                            |     41|
|2503  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__391                                                        |      8|
|2504  |    mul_16s_15s_26_1_1_U840                                           |hls_dummy_mul_16s_15s_26_1_1_2521                                                                                                                                            |     26|
|2505  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__757                                                        |      8|
|2506  |    mul_16s_15s_26_1_1_U841                                           |hls_dummy_mul_16s_15s_26_1_1_2522                                                                                                                                            |     66|
|2507  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__928                                                        |      8|
|2508  |    mul_16s_15s_26_1_1_U842                                           |hls_dummy_mul_16s_15s_26_1_1_2523                                                                                                                                            |     25|
|2509  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__810                                                        |      8|
|2510  |    mul_16s_15s_26_1_1_U843                                           |hls_dummy_mul_16s_15s_26_1_1_2524                                                                                                                                            |     23|
|2511  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__388                                                        |      8|
|2512  |    mul_16s_15s_26_1_1_U844                                           |hls_dummy_mul_16s_15s_26_1_1_2525                                                                                                                                            |    113|
|2513  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__100                                                         |      8|
|2514  |    mul_16s_15s_26_1_1_U845                                           |hls_dummy_mul_16s_15s_26_1_1_2526                                                                                                                                            |     57|
|2515  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__46                                                          |      8|
|2516  |    mul_16s_15s_26_1_1_U846                                           |hls_dummy_mul_16s_15s_26_1_1_2527                                                                                                                                            |      8|
|2517  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__862                                                        |      8|
|2518  |    mul_16s_15s_26_1_1_U847                                           |hls_dummy_mul_16s_15s_26_1_1_2528                                                                                                                                            |     10|
|2519  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__181                                                        |      8|
|2520  |    mul_16s_15s_26_1_1_U848                                           |hls_dummy_mul_16s_15s_26_1_1_2529                                                                                                                                            |      9|
|2521  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__307                                                        |      8|
|2522  |    mul_16s_15s_26_1_1_U849                                           |hls_dummy_mul_16s_15s_26_1_1_2530                                                                                                                                            |     52|
|2523  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__153                                                        |      8|
|2524  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_2531                                                                                                                                            |      8|
|2525  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__834                                                        |      8|
|2526  |    mul_16s_15s_26_1_1_U850                                           |hls_dummy_mul_16s_15s_26_1_1_2532                                                                                                                                            |     11|
|2527  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__70                                                         |      8|
|2528  |    mul_16s_15s_26_1_1_U851                                           |hls_dummy_mul_16s_15s_26_1_1_2533                                                                                                                                            |     42|
|2529  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__106                                                         |      8|
|2530  |    mul_16s_15s_26_1_1_U852                                           |hls_dummy_mul_16s_15s_26_1_1_2534                                                                                                                                            |      1|
|2531  |    mul_16s_15s_26_1_1_U853                                           |hls_dummy_mul_16s_15s_26_1_1_2535                                                                                                                                            |     41|
|2532  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__145                                                        |      8|
|2533  |    mul_16s_15s_26_1_1_U854                                           |hls_dummy_mul_16s_15s_26_1_1_2536                                                                                                                                            |      8|
|2534  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__254                                                        |      8|
|2535  |    mul_16s_15s_26_1_1_U855                                           |hls_dummy_mul_16s_15s_26_1_1_2537                                                                                                                                            |     41|
|2536  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__21                                                          |      8|
|2537  |    mul_16s_15s_26_1_1_U856                                           |hls_dummy_mul_16s_15s_26_1_1_2538                                                                                                                                            |     42|
|2538  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__36                                                          |      8|
|2539  |    mul_16s_15s_26_1_1_U857                                           |hls_dummy_mul_16s_15s_26_1_1_2539                                                                                                                                            |      8|
|2540  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__222                                                        |      8|
|2541  |    mul_16s_15s_26_1_1_U858                                           |hls_dummy_mul_16s_15s_26_1_1_2540                                                                                                                                            |     41|
|2542  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__288                                                        |      8|
|2543  |    mul_16s_15s_26_1_1_U859                                           |hls_dummy_mul_16s_15s_26_1_1_2541                                                                                                                                            |      9|
|2544  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__92                                                         |      8|
|2545  |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_2542                                                                                                                                            |     41|
|2546  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__210                                                        |      8|
|2547  |    mul_16s_15s_26_1_1_U860                                           |hls_dummy_mul_16s_15s_26_1_1_2543                                                                                                                                            |     52|
|2548  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__43                                                         |      8|
|2549  |    mul_16s_15s_26_1_1_U862                                           |hls_dummy_mul_16s_15s_26_1_1_2544                                                                                                                                            |     11|
|2550  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__146                                                        |      8|
|2551  |    mul_16s_15s_26_1_1_U863                                           |hls_dummy_mul_16s_15s_26_1_1_2545                                                                                                                                            |      9|
|2552  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__937                                                        |      8|
|2553  |    mul_16s_15s_26_1_1_U864                                           |hls_dummy_mul_16s_15s_26_1_1_2546                                                                                                                                            |     52|
|2554  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__660                                                        |      8|
|2555  |    mul_16s_15s_26_1_1_U865                                           |hls_dummy_mul_16s_15s_26_1_1_2547                                                                                                                                            |     11|
|2556  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__710                                                        |      8|
|2557  |    mul_16s_15s_26_1_1_U866                                           |hls_dummy_mul_16s_15s_26_1_1_2548                                                                                                                                            |      8|
|2558  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__159                                                        |      8|
|2559  |    mul_16s_15s_26_1_1_U867                                           |hls_dummy_mul_16s_15s_26_1_1_2549                                                                                                                                            |     96|
|2560  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__41                                                          |      8|
|2561  |    mul_16s_15s_26_1_1_U868                                           |hls_dummy_mul_16s_15s_26_1_1_2550                                                                                                                                            |     41|
|2562  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__91                                                          |      8|
|2563  |    mul_16s_15s_26_1_1_U869                                           |hls_dummy_mul_16s_15s_26_1_1_2551                                                                                                                                            |     25|
|2564  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__304                                                        |      8|
|2565  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_2552                                                                                                                                            |      8|
|2566  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__714                                                        |      8|
|2567  |    mul_16s_15s_26_1_1_U870                                           |hls_dummy_mul_16s_15s_26_1_1_2553                                                                                                                                            |     25|
|2568  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__238                                                        |      8|
|2569  |    mul_16s_15s_26_1_1_U871                                           |hls_dummy_mul_16s_15s_26_1_1_2554                                                                                                                                            |     26|
|2570  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__389                                                        |      8|
|2571  |    mul_16s_15s_26_1_1_U872                                           |hls_dummy_mul_16s_15s_26_1_1_2555                                                                                                                                            |     69|
|2572  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__451                                                        |      8|
|2573  |    mul_16s_15s_26_1_1_U873                                           |hls_dummy_mul_16s_15s_26_1_1_2556                                                                                                                                            |     28|
|2574  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__320                                                        |      8|
|2575  |    mul_16s_15s_26_1_1_U874                                           |hls_dummy_mul_16s_15s_26_1_1_2557                                                                                                                                            |     56|
|2576  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__63                                                          |      8|
|2577  |    mul_16s_15s_26_1_1_U875                                           |hls_dummy_mul_16s_15s_26_1_1_2558                                                                                                                                            |     18|
|2578  |    mul_16s_15s_26_1_1_U876                                           |hls_dummy_mul_16s_15s_26_1_1_2559                                                                                                                                            |     58|
|2579  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__51                                                         |      8|
|2580  |    mul_16s_15s_26_1_1_U877                                           |hls_dummy_mul_16s_15s_26_1_1_2560                                                                                                                                            |     25|
|2581  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__352                                                        |      8|
|2582  |    mul_16s_15s_26_1_1_U878                                           |hls_dummy_mul_16s_15s_26_1_1_2561                                                                                                                                            |     58|
|2583  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__47                                                          |      8|
|2584  |    mul_16s_15s_26_1_1_U879                                           |hls_dummy_mul_16s_15s_26_1_1_2562                                                                                                                                            |     55|
|2585  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__14                                                          |      8|
|2586  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_2563                                                                                                                                            |     41|
|2587  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__893                                                        |      8|
|2588  |    mul_16s_15s_26_1_1_U880                                           |hls_dummy_mul_16s_15s_26_1_1_2564                                                                                                                                            |     25|
|2589  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__300                                                        |      8|
|2590  |    mul_16s_15s_26_1_1_U881                                           |hls_dummy_mul_16s_15s_26_1_1_2565                                                                                                                                            |     58|
|2591  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__367                                                        |      8|
|2592  |    mul_16s_15s_26_1_1_U882                                           |hls_dummy_mul_16s_15s_26_1_1_2566                                                                                                                                            |     25|
|2593  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__555                                                        |      8|
|2594  |    mul_16s_15s_26_1_1_U883                                           |hls_dummy_mul_16s_15s_26_1_1_2567                                                                                                                                            |     69|
|2595  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__488                                                        |      8|
|2596  |    mul_16s_15s_26_1_1_U884                                           |hls_dummy_mul_16s_15s_26_1_1_2568                                                                                                                                            |     32|
|2597  |    mul_16s_15s_26_1_1_U885                                           |hls_dummy_mul_16s_15s_26_1_1_2569                                                                                                                                            |     28|
|2598  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__614                                                        |      8|
|2599  |    mul_16s_15s_26_1_1_U886                                           |hls_dummy_mul_16s_15s_26_1_1_2570                                                                                                                                            |     26|
|2600  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__807                                                        |      8|
|2601  |    mul_16s_15s_26_1_1_U887                                           |hls_dummy_mul_16s_15s_26_1_1_2571                                                                                                                                            |     69|
|2602  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__871                                                        |      8|
|2603  |    mul_16s_15s_26_1_1_U888                                           |hls_dummy_mul_16s_15s_26_1_1_2572                                                                                                                                            |     28|
|2604  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__927                                                        |      8|
|2605  |    mul_16s_15s_26_1_1_U889                                           |hls_dummy_mul_16s_15s_26_1_1_2573                                                                                                                                            |     25|
|2606  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__88                                                         |      8|
|2607  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_2574                                                                                                                                            |      8|
|2608  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__77                                                         |      8|
|2609  |    mul_16s_15s_26_1_1_U890                                           |hls_dummy_mul_16s_15s_26_1_1_2575                                                                                                                                            |    111|
|2610  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__32                                                          |      8|
|2611  |    mul_16s_15s_26_1_1_U891                                           |hls_dummy_mul_16s_15s_26_1_1_2576                                                                                                                                            |     58|
|2612  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__2                                                           |      8|
|2613  |    mul_16s_15s_26_1_1_U892                                           |hls_dummy_mul_16s_15s_26_1_1_2577                                                                                                                                            |      8|
|2614  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__867                                                        |      8|
|2615  |    mul_16s_15s_26_1_1_U893                                           |hls_dummy_mul_16s_15s_26_1_1_2578                                                                                                                                            |     10|
|2616  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__688                                                        |      8|
|2617  |    mul_16s_15s_26_1_1_U894                                           |hls_dummy_mul_16s_15s_26_1_1_2579                                                                                                                                            |      9|
|2618  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__496                                                        |      8|
|2619  |    mul_16s_15s_26_1_1_U895                                           |hls_dummy_mul_16s_15s_26_1_1_2580                                                                                                                                            |     52|
|2620  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__448                                                        |      8|
|2621  |    mul_16s_15s_26_1_1_U896                                           |hls_dummy_mul_16s_15s_26_1_1_2581                                                                                                                                            |     11|
|2622  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__355                                                        |      8|
|2623  |    mul_16s_15s_26_1_1_U897                                           |hls_dummy_mul_16s_15s_26_1_1_2582                                                                                                                                            |     41|
|2624  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__111                                                         |      8|
|2625  |    mul_16s_15s_26_1_1_U898                                           |hls_dummy_mul_16s_15s_26_1_1_2583                                                                                                                                            |      8|
|2626  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__545                                                        |      8|
|2627  |    mul_16s_15s_26_1_1_U899                                           |hls_dummy_mul_16s_15s_26_1_1_2584                                                                                                                                            |     41|
|2628  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__605                                                        |      8|
|2629  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_2585                                                                                                                                            |     42|
|2630  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__819                                                        |      8|
|2631  |    mul_16s_15s_26_1_1_U900                                           |hls_dummy_mul_16s_15s_26_1_1_2586                                                                                                                                            |      8|
|2632  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__789                                                        |      8|
|2633  |    mul_16s_15s_26_1_1_U901                                           |hls_dummy_mul_16s_15s_26_1_1_2587                                                                                                                                            |     41|
|2634  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__78                                                          |      8|
|2635  |    mul_16s_15s_26_1_1_U902                                           |hls_dummy_mul_16s_15s_26_1_1_2588                                                                                                                                            |     40|
|2636  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__58                                                          |      8|
|2637  |    mul_16s_15s_26_1_1_U903                                           |hls_dummy_mul_16s_15s_26_1_1_2589                                                                                                                                            |      8|
|2638  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__373                                                        |      8|
|2639  |    mul_16s_15s_26_1_1_U904                                           |hls_dummy_mul_16s_15s_26_1_1_2590                                                                                                                                            |     41|
|2640  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__184                                                        |      8|
|2641  |    mul_16s_15s_26_1_1_U905                                           |hls_dummy_mul_16s_15s_26_1_1_2591                                                                                                                                            |      9|
|2642  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__756                                                        |      8|
|2643  |    mul_16s_15s_26_1_1_U906                                           |hls_dummy_mul_16s_15s_26_1_1_2592                                                                                                                                            |     52|
|2644  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__696                                                        |      8|
|2645  |    mul_16s_15s_26_1_1_U907                                           |hls_dummy_mul_16s_15s_26_1_1_2593                                                                                                                                            |     11|
|2646  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__811                                                        |      8|
|2647  |    mul_16s_15s_26_1_1_U909                                           |hls_dummy_mul_16s_15s_26_1_1_2594                                                                                                                                            |      9|
|2648  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__250                                                        |      8|
|2649  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_2595                                                                                                                                            |      8|
|2650  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__583                                                        |      8|
|2651  |    mul_16s_15s_26_1_1_U910                                           |hls_dummy_mul_16s_15s_26_1_1_2596                                                                                                                                            |     52|
|2652  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__190                                                        |      8|
|2653  |    mul_16s_15s_26_1_1_U911                                           |hls_dummy_mul_16s_15s_26_1_1_2597                                                                                                                                            |     11|
|2654  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__76                                                         |      8|
|2655  |    mul_16s_15s_26_1_1_U912                                           |hls_dummy_mul_16s_15s_26_1_1_2598                                                                                                                                            |      8|
|2656  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__475                                                        |      8|
|2657  |    mul_16s_15s_26_1_1_U913                                           |hls_dummy_mul_16s_15s_26_1_1_2599                                                                                                                                            |     95|
|2658  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__64                                                          |      8|
|2659  |    mul_16s_15s_26_1_1_U914                                           |hls_dummy_mul_16s_15s_26_1_1_2600                                                                                                                                            |     41|
|2660  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__34                                                          |      8|
|2661  |    mul_16s_15s_26_1_1_U915                                           |hls_dummy_mul_16s_15s_26_1_1_2601                                                                                                                                            |     25|
|2662  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__252                                                        |      8|
|2663  |    mul_16s_15s_26_1_1_U916                                           |hls_dummy_mul_16s_15s_26_1_1_2602                                                                                                                                            |     27|
|2664  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__312                                                        |      8|
|2665  |    mul_16s_15s_26_1_1_U917                                           |hls_dummy_mul_16s_15s_26_1_1_2603                                                                                                                                            |     25|
|2666  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__656                                                        |      8|
|2667  |    mul_16s_15s_26_1_1_U918                                           |hls_dummy_mul_16s_15s_26_1_1_2604                                                                                                                                            |     69|
|2668  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__826                                                        |      8|
|2669  |    mul_16s_15s_26_1_1_U919                                           |hls_dummy_mul_16s_15s_26_1_1_2605                                                                                                                                            |     28|
|2670  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__707                                                        |      8|
|2671  |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_2606                                                                                                                                            |     41|
|2672  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__149                                                        |      8|
|2673  |    mul_16s_15s_26_1_1_U920                                           |hls_dummy_mul_16s_15s_26_1_1_2607                                                                                                                                            |     56|
|2674  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__130                                                         |      8|
|2675  |    mul_16s_15s_26_1_1_U921                                           |hls_dummy_mul_16s_15s_26_1_1_2608                                                                                                                                            |     22|
|2676  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__925                                                        |      8|
|2677  |    mul_16s_15s_26_1_1_U922                                           |hls_dummy_mul_16s_15s_26_1_1_2609                                                                                                                                            |     55|
|2678  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__750                                                        |      8|
|2679  |    mul_16s_15s_26_1_1_U923                                           |hls_dummy_mul_16s_15s_26_1_1_2610                                                                                                                                            |     25|
|2680  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__813                                                        |      8|
|2681  |    mul_16s_15s_26_1_1_U924                                           |hls_dummy_mul_16s_15s_26_1_1_2611                                                                                                                                            |     57|
|2682  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__35                                                          |      8|
|2683  |    mul_16s_15s_26_1_1_U925                                           |hls_dummy_mul_16s_15s_26_1_1_2612                                                                                                                                            |     55|
|2684  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__97                                                          |      8|
|2685  |    mul_16s_15s_26_1_1_U926                                           |hls_dummy_mul_16s_15s_26_1_1_2613                                                                                                                                            |     22|
|2686  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__421                                                        |      8|
|2687  |    mul_16s_15s_26_1_1_U927                                           |hls_dummy_mul_16s_15s_26_1_1_2614                                                                                                                                            |     55|
|2688  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__363                                                        |      8|
|2689  |    mul_16s_15s_26_1_1_U928                                           |hls_dummy_mul_16s_15s_26_1_1_2615                                                                                                                                            |     25|
|2690  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__497                                                        |      8|
|2691  |    mul_16s_15s_26_1_1_U929                                           |hls_dummy_mul_16s_15s_26_1_1_2616                                                                                                                                            |     69|
|2692  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__783                                                        |      8|
|2693  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_2617                                                                                                                                            |      8|
|2694  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__576                                                        |      8|
|2695  |    mul_16s_15s_26_1_1_U930                                           |hls_dummy_mul_16s_15s_26_1_1_2618                                                                                                                                            |     28|
|2696  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__674                                                        |      8|
|2697  |    mul_16s_15s_26_1_1_U931                                           |hls_dummy_mul_16s_15s_26_1_1_2619                                                                                                                                            |     32|
|2698  |    mul_16s_15s_26_1_1_U932                                           |hls_dummy_mul_16s_15s_26_1_1_2620                                                                                                                                            |     24|
|2699  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__356                                                        |      8|
|2700  |    mul_16s_15s_26_1_1_U933                                           |hls_dummy_mul_16s_15s_26_1_1_2621                                                                                                                                            |     69|
|2701  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__535                                                        |      8|
|2702  |    mul_16s_15s_26_1_1_U934                                           |hls_dummy_mul_16s_15s_26_1_1_2622                                                                                                                                            |     28|
|2703  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__417                                                        |      8|
|2704  |    mul_16s_15s_26_1_1_U935                                           |hls_dummy_mul_16s_15s_26_1_1_2623                                                                                                                                            |     22|
|2705  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__684                                                        |      8|
|2706  |    mul_16s_15s_26_1_1_U936                                           |hls_dummy_mul_16s_15s_26_1_1_2624                                                                                                                                            |    114|
|2707  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__102                                                         |      8|
|2708  |    mul_16s_15s_26_1_1_U937                                           |hls_dummy_mul_16s_15s_26_1_1_2625                                                                                                                                            |     56|
|2709  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__54                                                          |      8|
|2710  |    mul_16s_15s_26_1_1_U938                                           |hls_dummy_mul_16s_15s_26_1_1_2626                                                                                                                                            |      8|
|2711  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__65                                                         |      8|
|2712  |    mul_16s_15s_26_1_1_U939                                           |hls_dummy_mul_16s_15s_26_1_1_2627                                                                                                                                            |     10|
|2713  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__589                                                        |      8|
|2714  |    mul_16s_15s_26_1_1_U94                                            |hls_dummy_mul_16s_15s_26_1_1_2628                                                                                                                                            |     41|
|2715  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__932                                                        |      8|
|2716  |    mul_16s_15s_26_1_1_U940                                           |hls_dummy_mul_16s_15s_26_1_1_2629                                                                                                                                            |      9|
|2717  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__831                                                        |      8|
|2718  |    mul_16s_15s_26_1_1_U941                                           |hls_dummy_mul_16s_15s_26_1_1_2630                                                                                                                                            |     52|
|2719  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__40                                                         |      8|
|2720  |    mul_16s_15s_26_1_1_U942                                           |hls_dummy_mul_16s_15s_26_1_1_2631                                                                                                                                            |     11|
|2721  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__887                                                        |      8|
|2722  |    mul_16s_15s_26_1_1_U943                                           |hls_dummy_mul_16s_15s_26_1_1_2632                                                                                                                                            |     81|
|2723  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__61                                                          |      8|
|2724  |    mul_16s_15s_26_1_1_U944                                           |hls_dummy_mul_16s_15s_26_1_1_2633                                                                                                                                            |      8|
|2725  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__452                                                        |      8|
|2726  |    mul_16s_15s_26_1_1_U945                                           |hls_dummy_mul_16s_15s_26_1_1_2634                                                                                                                                            |     41|
|2727  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__265                                                        |      8|
|2728  |    mul_16s_15s_26_1_1_U946                                           |hls_dummy_mul_16s_15s_26_1_1_2635                                                                                                                                            |      8|
|2729  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__651                                                        |      8|
|2730  |    mul_16s_15s_26_1_1_U947                                           |hls_dummy_mul_16s_15s_26_1_1_2636                                                                                                                                            |     41|
|2731  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__59                                                          |      8|
|2732  |    mul_16s_15s_26_1_1_U948                                           |hls_dummy_mul_16s_15s_26_1_1_2637                                                                                                                                            |     55|
|2733  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__42                                                          |      8|
|2734  |    mul_16s_15s_26_1_1_U949                                           |hls_dummy_mul_16s_15s_26_1_1_2638                                                                                                                                            |      8|
|2735  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__26                                                         |      8|
|2736  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_2639                                                                                                                                            |      8|
|2737  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__278                                                        |      8|
|2738  |    mul_16s_15s_26_1_1_U950                                           |hls_dummy_mul_16s_15s_26_1_1_2640                                                                                                                                            |     41|
|2739  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__74                                                         |      8|
|2740  |    mul_16s_15s_26_1_1_U951                                           |hls_dummy_mul_16s_15s_26_1_1_2641                                                                                                                                            |      8|
|2741  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__790                                                        |      8|
|2742  |    mul_16s_15s_26_1_1_U952                                           |hls_dummy_mul_16s_15s_26_1_1_2642                                                                                                                                            |     36|
|2743  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__725                                                        |      8|
|2744  |    mul_16s_15s_26_1_1_U953                                           |hls_dummy_mul_16s_15s_26_1_1_2643                                                                                                                                            |     27|
|2745  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__676                                                        |      8|
|2746  |    mul_16s_15s_26_1_1_U954                                           |hls_dummy_mul_16s_15s_26_1_1_2644                                                                                                                                            |      9|
|2747  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__615                                                        |      8|
|2748  |    mul_16s_15s_26_1_1_U956                                           |hls_dummy_mul_16s_15s_26_1_1_2645                                                                                                                                            |     52|
|2749  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__556                                                        |      8|
|2750  |    mul_16s_15s_26_1_1_U957                                           |hls_dummy_mul_16s_15s_26_1_1_2646                                                                                                                                            |     11|
|2751  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__440                                                        |      8|
|2752  |    mul_16s_15s_26_1_1_U958                                           |hls_dummy_mul_16s_15s_26_1_1_2647                                                                                                                                            |      8|
|2753  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__362                                                        |      8|
|2754  |    mul_16s_15s_26_1_1_U959                                           |hls_dummy_mul_16s_15s_26_1_1_2648                                                                                                                                            |     40|
|2755  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__65                                                          |      8|
|2756  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_2649                                                                                                                                            |     41|
|2757  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__901                                                        |      8|
|2758  |    mul_16s_15s_26_1_1_U960                                           |hls_dummy_mul_16s_15s_26_1_1_2650                                                                                                                                            |     41|
|2759  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__15                                                          |      8|
|2760  |    mul_16s_15s_26_1_1_U961                                           |hls_dummy_mul_16s_15s_26_1_1_2651                                                                                                                                            |     22|
|2761  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__829                                                        |      8|
|2762  |    mul_16s_15s_26_1_1_U962                                           |hls_dummy_mul_16s_15s_26_1_1_2652                                                                                                                                            |     27|
|2763  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__21                                                         |      8|
|2764  |    mul_16s_15s_26_1_1_U963                                           |hls_dummy_mul_16s_15s_26_1_1_2653                                                                                                                                            |     27|
|2765  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__101                                                        |      8|
|2766  |    mul_16s_15s_26_1_1_U964                                           |hls_dummy_mul_16s_15s_26_1_1_2654                                                                                                                                            |     69|
|2767  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__525                                                        |      8|
|2768  |    mul_16s_15s_26_1_1_U965                                           |hls_dummy_mul_16s_15s_26_1_1_2655                                                                                                                                            |     25|
|2769  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__161                                                        |      8|
|2770  |    mul_16s_15s_26_1_1_U966                                           |hls_dummy_mul_16s_15s_26_1_1_2656                                                                                                                                            |    100|
|2771  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__121                                                         |      8|
|2772  |    mul_16s_15s_26_1_1_U967                                           |hls_dummy_mul_16s_15s_26_1_1_2657                                                                                                                                            |     24|
|2773  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__507                                                        |      8|
|2774  |    mul_16s_15s_26_1_1_U968                                           |hls_dummy_mul_16s_15s_26_1_1_2658                                                                                                                                            |     59|
|2775  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__678                                                        |      8|
|2776  |    mul_16s_15s_26_1_1_U969                                           |hls_dummy_mul_16s_15s_26_1_1_2659                                                                                                                                            |     25|
|2777  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__745                                                        |      8|
|2778  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_2660                                                                                                                                            |      8|
|2779  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__540                                                        |      8|
|2780  |    mul_16s_15s_26_1_1_U970                                           |hls_dummy_mul_16s_15s_26_1_1_2661                                                                                                                                            |     58|
|2781  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__18                                                          |      8|
|2782  |    mul_16s_15s_26_1_1_U971                                           |hls_dummy_mul_16s_15s_26_1_1_2662                                                                                                                                            |     73|
|2783  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__136                                                         |      8|
|2784  |    mul_16s_15s_26_1_1_U972                                           |hls_dummy_mul_16s_15s_26_1_1_2663                                                                                                                                            |     25|
|2785  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__773                                                        |      8|
|2786  |    mul_16s_15s_26_1_1_U973                                           |hls_dummy_mul_16s_15s_26_1_1_2664                                                                                                                                            |     58|
|2787  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__835                                                        |      8|
|2788  |    mul_16s_15s_26_1_1_U974                                           |hls_dummy_mul_16s_15s_26_1_1_2665                                                                                                                                            |     24|
|2789  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__168                                                        |      8|
|2790  |    mul_16s_15s_26_1_1_U975                                           |hls_dummy_mul_16s_15s_26_1_1_2666                                                                                                                                            |     68|
|2791  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__598                                                        |      8|
|2792  |    mul_16s_15s_26_1_1_U976                                           |hls_dummy_mul_16s_15s_26_1_1_2667                                                                                                                                            |     28|
|2793  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__227                                                        |      8|
|2794  |    mul_16s_15s_26_1_1_U977                                           |hls_dummy_mul_16s_15s_26_1_1_2668                                                                                                                                            |     26|
|2795  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__286                                                        |      8|
|2796  |    mul_16s_15s_26_1_1_U978                                           |hls_dummy_mul_16s_15s_26_1_1_2669                                                                                                                                            |     32|
|2797  |    mul_16s_15s_26_1_1_U979                                           |hls_dummy_mul_16s_15s_26_1_1_2670                                                                                                                                            |     67|
|2798  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__469                                                        |      8|
|2799  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_2671                                                                                                                                            |     41|
|2800  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__568                                                        |      8|
|2801  |    mul_16s_15s_26_1_1_U980                                           |hls_dummy_mul_16s_15s_26_1_1_2672                                                                                                                                            |     21|
|2802  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__369                                                        |      8|
|2803  |    mul_16s_15s_26_1_1_U981                                           |hls_dummy_mul_16s_15s_26_1_1_2673                                                                                                                                            |     23|
|2804  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__204                                                        |      8|
|2805  |    mul_16s_15s_26_1_1_U982                                           |hls_dummy_mul_16s_15s_26_1_1_2674                                                                                                                                            |     58|
|2806  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__44                                                          |      8|
|2807  |    mul_16s_15s_26_1_1_U983                                           |hls_dummy_mul_16s_15s_26_1_1_2675                                                                                                                                            |     56|
|2808  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel                                                              |      8|
|2809  |    mul_16s_15s_26_1_1_U984                                           |hls_dummy_mul_16s_15s_26_1_1_2676                                                                                                                                            |      8|
|2810  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__163                                                        |      8|
|2811  |    mul_16s_15s_26_1_1_U985                                           |hls_dummy_mul_16s_15s_26_1_1_2677                                                                                                                                            |     10|
|2812  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__103                                                        |      8|
|2813  |    mul_16s_15s_26_1_1_U986                                           |hls_dummy_mul_16s_15s_26_1_1_2678                                                                                                                                            |      9|
|2814  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__759                                                        |      8|
|2815  |    mul_16s_15s_26_1_1_U987                                           |hls_dummy_mul_16s_15s_26_1_1_2679                                                                                                                                            |     52|
|2816  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__817                                                        |      8|
|2817  |    mul_16s_15s_26_1_1_U988                                           |hls_dummy_mul_16s_15s_26_1_1_2680                                                                                                                                            |     11|
|2818  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__700                                                        |      8|
|2819  |    mul_16s_15s_26_1_1_U989                                           |hls_dummy_mul_16s_15s_26_1_1_2681                                                                                                                                            |     82|
|2820  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__24                                                          |      8|
|2821  |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_2682                                                                                                                                            |      8|
|2822  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__142                                                        |      8|
|2823  |    mul_16s_15s_26_1_1_U990                                           |hls_dummy_mul_16s_15s_26_1_1_2683                                                                                                                                            |      8|
|2824  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__66                                                         |      8|
|2825  |    mul_16s_15s_26_1_1_U991                                           |hls_dummy_mul_16s_15s_26_1_1_2684                                                                                                                                            |     41|
|2826  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__15                                                         |      8|
|2827  |    mul_16s_15s_26_1_1_U992                                           |hls_dummy_mul_16s_15s_26_1_1_2685                                                                                                                                            |      8|
|2828  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__916                                                        |      8|
|2829  |    mul_16s_15s_26_1_1_U993                                           |hls_dummy_mul_16s_15s_26_1_1_2686                                                                                                                                            |     41|
|2830  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U983/tmp_product_funnel__29                                                          |      8|
|2831  |    mul_16s_15s_26_1_1_U994                                           |hls_dummy_mul_16s_15s_26_1_1_2687                                                                                                                                            |     56|
|2832  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__125                                                         |      8|
|2833  |    mul_16s_15s_26_1_1_U995                                           |hls_dummy_mul_16s_15s_26_1_1_2688                                                                                                                                            |      8|
|2834  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__766                                                        |      8|
|2835  |    mul_16s_15s_26_1_1_U996                                           |hls_dummy_mul_16s_15s_26_1_1_2689                                                                                                                                            |     41|
|2836  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__705                                                        |      8|
|2837  |    mul_16s_15s_26_1_1_U997                                           |hls_dummy_mul_16s_15s_26_1_1_2690                                                                                                                                            |      9|
|2838  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__487                                                        |      8|
|2839  |    mul_16s_15s_26_1_1_U998                                           |hls_dummy_mul_16s_15s_26_1_1_2691                                                                                                                                            |     52|
|2840  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__550                                                        |      8|
|2841  |    mul_16s_15s_26_1_1_U999                                           |hls_dummy_mul_16s_15s_26_1_1_2692                                                                                                                                            |     11|
|2842  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__438                                                        |      8|
|2843  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_s                                                                                                 |  54628|
|2844  |    tmp_271_reg_135324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__654                                                                      |      8|
|2845  |    tmp_261_reg_135224_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__659                                                                      |      8|
|2846  |    tmp_254_reg_135159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__79                                                                       |      8|
|2847  |    tmp_260_reg_135214_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__353                                                                      |      8|
|2848  |    tmp_257_reg_135189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__439                                                                      |      8|
|2849  |    tmp_255_reg_135169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__118                                                                      |      8|
|2850  |    tmp_252_reg_135139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__275                                                                      |      8|
|2851  |    tmp_253_reg_135149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__63                                                                       |      8|
|2852  |    tmp_240_reg_135019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__266                                                                      |      8|
|2853  |    tmp_239_reg_135009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__82                                                                       |      8|
|2854  |    tmp_241_reg_135029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__64                                                                       |      8|
|2855  |    tmp_152_reg_134159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__374                                                                      |      8|
|2856  |    tmp_368_reg_136274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__629                                                                      |      8|
|2857  |    tmp_367_reg_136264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__600                                                                      |      8|
|2858  |    tmp_369_reg_136284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__699                                                                      |      8|
|2859  |    tmp_361_reg_136209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__75                                                                       |      8|
|2860  |    tmp_362_reg_136219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__396                                                                      |      8|
|2861  |    tmp_580_reg_138354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__537                                                                      |      8|
|2862  |    tmp_581_reg_138364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__533                                                                      |      8|
|2863  |    tmp_327_reg_135874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__215                                                                      |      8|
|2864  |    tmp_331_reg_135914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__10                                                                       |      8|
|2865  |    tmp_393_reg_136519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__117                                                                      |      8|
|2866  |    tmp_394_reg_136529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__36                                                                       |      8|
|2867  |    tmp_21_reg_132874_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__517                                                                      |      8|
|2868  |    tmp_171_reg_134344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__47                                                                       |      8|
|2869  |    tmp_68_reg_133334_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__637                                                                      |      8|
|2870  |    tmp_302_reg_135629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__239                                                                      |      8|
|2871  |    tmp_303_reg_135639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__544                                                                      |      8|
|2872  |    tmp_561_reg_138169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__671                                                                      |      8|
|2873  |    tmp_562_reg_138179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__509                                                                      |      8|
|2874  |    tmp_46_reg_133119_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__140                                                                      |      8|
|2875  |    tmp_36_reg_133019_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__28                                                                       |      8|
|2876  |    tmp_38_reg_133039_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__177                                                                      |      8|
|2877  |    tmp_30_reg_132959_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__528                                                                      |      8|
|2878  |    tmp_35_reg_133009_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__346                                                                      |      8|
|2879  |    tmp_31_reg_132969_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__304                                                                      |      8|
|2880  |    tmp_32_reg_132979_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__658                                                                      |      8|
|2881  |    tmp_28_reg_132939_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__156                                                                      |      8|
|2882  |    tmp_27_reg_132929_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__630                                                                      |      8|
|2883  |    tmp_29_reg_132949_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__216                                                                      |      8|
|2884  |    tmp_40_reg_133059_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__670                                                                      |      8|
|2885  |    tmp_39_reg_133049_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__474                                                                      |      8|
|2886  |    tmp_41_reg_133069_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__102                                                                      |      8|
|2887  |    tmp_380_reg_136394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__510                                                                      |      8|
|2888  |    tmp_381_reg_136404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__682                                                                      |      8|
|2889  |    tmp_237_reg_134989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__15                                                                       |      8|
|2890  |    tmp_238_reg_134999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__477                                                                      |      8|
|2891  |    tmp_161_reg_134244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__525                                                                      |      8|
|2892  |    tmp_457_reg_137149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__42                                                                       |      8|
|2893  |    tmp_460_reg_137179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__707                                                                      |      8|
|2894  |    tmp_287_reg_135479_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__627                                                                      |      8|
|2895  |    tmp_288_reg_135489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__449                                                                      |      8|
|2896  |    tmp_446_reg_137039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__414                                                                      |      8|
|2897  |    tmp_435_reg_136934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__330                                                                      |      8|
|2898  |    tmp_436_reg_136944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__29                                                                       |      8|
|2899  |    tmp_437_reg_136954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__377                                                                      |      8|
|2900  |    tmp_429_reg_136874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__2                                                                        |      8|
|2901  |    tmp_432_reg_136904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__288                                                                      |      8|
|2902  |    tmp_431_reg_136894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__435                                                                      |      8|
|2903  |    tmp_507_reg_137639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__585                                                                      |      8|
|2904  |    tmp_521_reg_137774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__24                                                                       |      8|
|2905  |    tmp_177_reg_134404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__673                                                                      |      8|
|2906  |    tmp_553_reg_138089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__422                                                                      |      8|
|2907  |    tmp_569_reg_138249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__218                                                                      |      8|
|2908  |    tmp_160_reg_134234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__312                                                                      |      8|
|2909  |    tmp_492_reg_137494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__476                                                                      |      8|
|2910  |    tmp_491_reg_137484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__590                                                                      |      8|
|2911  |    tmp_418_reg_136764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__503                                                                      |      8|
|2912  |    tmp_417_reg_136754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__398                                                                      |      8|
|2913  |    tmp_419_reg_136774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__137                                                                      |      8|
|2914  |    tmp_511_reg_137679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__35                                                                       |      8|
|2915  |    tmp_512_reg_137689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__85                                                                       |      8|
|2916  |    tmp_514_reg_137709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__199                                                                      |      8|
|2917  |    tmp_513_reg_137699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__642                                                                      |      8|
|2918  |    tmp_515_reg_137719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__516                                                                      |      8|
|2919  |    tmp_523_reg_137794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__641                                                                      |      8|
|2920  |    tmp_508_reg_137649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__222                                                                      |      8|
|2921  |    tmp_256_reg_135179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__130                                                                      |      8|
|2922  |    tmp_144_reg_134079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__650                                                                      |      8|
|2923  |    tmp_443_reg_137009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__562                                                                      |      8|
|2924  |    tmp_411_reg_136699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__551                                                                      |      8|
|2925  |    tmp_412_reg_136709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__500                                                                      |      8|
|2926  |    tmp_56_reg_133214_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__408                                                                      |      8|
|2927  |    tmp_57_reg_133224_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__332                                                                      |      8|
|2928  |    tmp_588_reg_138434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__293                                                                      |      8|
|2929  |    tmp_582_reg_138374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__250                                                                      |      8|
|2930  |    tmp_579_reg_138344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__172                                                                      |      8|
|2931  |    tmp_576_reg_138314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__31                                                                       |      8|
|2932  |    tmp_570_reg_138259_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__708                                                                      |      8|
|2933  |    tmp_549_reg_138049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__636                                                                      |      8|
|2934  |    tmp_547_reg_138029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__229                                                                      |      8|
|2935  |    tmp_546_reg_138019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__195                                                                      |      8|
|2936  |    tmp_535_reg_137914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__126                                                                      |      8|
|2937  |    tmp_536_reg_137924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__32                                                                       |      8|
|2938  |    tmp_537_reg_137934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__344                                                                      |      8|
|2939  |    tmp_529_reg_137854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__220                                                                      |      8|
|2940  |    tmp_534_reg_137904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__128                                                                      |      8|
|2941  |    tmp_532_reg_137884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__89                                                                       |      8|
|2942  |    tmp_530_reg_137864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__40                                                                       |      8|
|2943  |    tmp_531_reg_137874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__3                                                                        |      8|
|2944  |    tmp_548_reg_138039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__322                                                                      |      8|
|2945  |    tmp_533_reg_137894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__174                                                                      |      8|
|2946  |    tmp_520_reg_137764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__441                                                                      |      8|
|2947  |    tmp_495_reg_137519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__532                                                                      |      8|
|2948  |    tmp_53_reg_133184_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__484                                                                      |      8|
|2949  |    tmp_52_reg_133174_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__388                                                                      |      8|
|2950  |    tmp_54_reg_133194_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__263                                                                      |      8|
|2951  |    tmp_187_reg_134499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__232                                                                      |      8|
|2952  |    tmp_472_reg_137294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__96                                                                       |      8|
|2953  |    tmp_188_reg_134509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__91                                                                       |      8|
|2954  |    tmp_73_reg_133384_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__143                                                                      |      8|
|2955  |    tmp_447_reg_137049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__432                                                                      |      8|
|2956  |    tmp_116_reg_133804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__279                                                                      |      8|
|2957  |    tmp_424_reg_136824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__74                                                                       |      8|
|2958  |    tmp_18_reg_132844_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__235                                                                      |      8|
|2959  |    tmp_17_reg_132834_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__154                                                                      |      8|
|2960  |    tmp_108_reg_133724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__373                                                                      |      8|
|2961  |    tmp_143_reg_134069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__423                                                                      |      8|
|2962  |    tmp_142_reg_134059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__281                                                                      |      8|
|2963  |    tmp_110_reg_133744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__210                                                                      |      8|
|2964  |    tmp_212_reg_134744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__244                                                                      |      8|
|2965  |    tmp_105_reg_133694_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__161                                                                      |      8|
|2966  |    tmp_62_reg_133274_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__112                                                                      |      8|
|2967  |    tmp_63_reg_133284_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__59                                                                       |      8|
|2968  |    tmp_449_reg_137069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__695                                                                      |      8|
|2969  |    tmp_213_reg_134754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__470                                                                      |      8|
|2970  |    tmp_119_reg_133834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__264                                                                      |      8|
|2971  |    tmp_370_reg_136294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__317                                                                      |      8|
|2972  |    tmp_372_reg_136314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__148                                                                      |      8|
|2973  |    tmp_117_reg_133814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__497                                                                      |      8|
|2974  |    tmp_112_reg_133764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__546                                                                      |      8|
|2975  |    tmp_246_reg_135079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__405                                                                      |      8|
|2976  |    tmp_245_reg_135069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__259                                                                      |      8|
|2977  |    tmp_140_reg_134039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__142                                                                      |      8|
|2978  |    tmp_139_reg_134029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__41                                                                       |      8|
|2979  |    tmp_141_reg_134049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__714                                                                      |      8|
|2980  |    tmp_198_reg_134609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__563                                                                      |      8|
|2981  |    tmp_184_reg_134469_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__609                                                                      |      8|
|2982  |    tmp_374_reg_136334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__508                                                                      |      8|
|2983  |    tmp_202_reg_134649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__559                                                                      |      8|
|2984  |    tmp_201_reg_134639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__337                                                                      |      8|
|2985  |    tmp_111_reg_133754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__155                                                                      |      8|
|2986  |    tmp_203_reg_134659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__203                                                                      |      8|
|2987  |    tmp_156_reg_134194_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__103                                                                      |      8|
|2988  |    tmp_157_reg_134204_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__53                                                                       |      8|
|2989  |    tmp_587_reg_138424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__693                                                                      |      8|
|2990  |    tmp_527_reg_137834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__569                                                                      |      8|
|2991  |    tmp_526_reg_137824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__475                                                                      |      8|
|2992  |    tmp_224_reg_134864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__520                                                                      |      8|
|2993  |    tmp_70_reg_133354_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__379                                                                      |      8|
|2994  |    tmp_72_reg_133374_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__238                                                                      |      8|
|2995  |    tmp_528_reg_137844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__70                                                                       |      8|
|2996  |    tmp_226_reg_134884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__706                                                                      |      8|
|2997  |    tmp_321_reg_135814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__634                                                                      |      8|
|2998  |    tmp_310_reg_135709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__540                                                                      |      8|
|2999  |    tmp_312_reg_135724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__487                                                                      |      8|
|3000  |    tmp_313_reg_135734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__354                                                                      |      8|
|3001  |    tmp_311_reg_135719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_209_reg_134714_reg_funnel__54                                                                       |      8|
|3002  |    tmp_299_reg_135599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__701                                                                      |      8|
|3003  |    tmp_304_reg_135649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__300                                                                      |      8|
|3004  |    tmp_309_reg_135699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__129                                                                      |      8|
|3005  |    tmp_307_reg_135679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__33                                                                       |      8|
|3006  |    tmp_305_reg_135659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__715                                                                      |      8|
|3007  |    tmp_306_reg_135669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__594                                                                      |      8|
|3008  |    tmp_15_reg_132814_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__192                                                                      |      8|
|3009  |    tmp_14_reg_132804_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__43                                                                       |      8|
|3010  |    tmp_16_reg_132824_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__683                                                                      |      8|
|3011  |    tmp_617_reg_138719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__526                                                                      |      8|
|3012  |    tmp_618_reg_138729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__357                                                                      |      8|
|3013  |    tmp_249_reg_135109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__208                                                                      |      8|
|3014  |    tmp_83_reg_133479_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__243                                                                      |      8|
|3015  |    tmp_85_reg_133499_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__109                                                                      |      8|
|3016  |    tmp_80_reg_133449_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__158                                                                      |      8|
|3017  |    tmp_48_reg_133139_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__55                                                                       |      8|
|3018  |    tmp_34_reg_132999_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__666                                                                      |      8|
|3019  |    tmp_274_reg_135354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__249                                                                      |      8|
|3020  |    tmp_602_reg_138569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__171                                                                      |      8|
|3021  |    tmp_601_reg_138559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__202                                                                      |      8|
|3022  |    tmp_603_reg_138579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__101                                                                      |      8|
|3023  |    tmp_320_reg_135804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__50                                                                       |      8|
|3024  |    tmp_86_reg_133509_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__461                                                                      |      8|
|3025  |    tmp_123_reg_133874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__254                                                                      |      8|
|3026  |    tmp_109_reg_133734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__104                                                                      |      8|
|3027  |    tmp_614_reg_138689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__662                                                                      |      8|
|3028  |    tmp_613_reg_138679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__570                                                                      |      8|
|3029  |    tmp_96_reg_133609_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__20                                                                       |      8|
|3030  |    tmp_221_reg_134834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__554                                                                      |      8|
|3031  |    tmp_220_reg_134824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__505                                                                      |      8|
|3032  |    tmp_222_reg_134844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__457                                                                      |      8|
|3033  |    tmp_211_reg_134734_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__653                                                                      |      8|
|3034  |    tmp_207_reg_134699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_209_reg_134714_reg_funnel__60                                                                       |      8|
|3035  |    tmp_199_reg_134619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__299                                                                      |      8|
|3036  |    tmp_204_reg_134669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__482                                                                      |      8|
|3037  |    tmp_210_reg_134724_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__433                                                                      |      8|
|3038  |    tmp_208_reg_134704_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__387                                                                      |      8|
|3039  |    tmp_205_reg_134679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__310                                                                      |      8|
|3040  |    tmp_206_reg_134689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__194                                                                      |      8|
|3041  |    tmp_223_reg_134854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__57                                                                       |      8|
|3042  |    tmp_209_reg_134714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__18                                                                       |      8|
|3043  |    tmp_399_reg_136579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__507                                                                      |      8|
|3044  |    tmp_87_reg_133519_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__558                                                                      |      8|
|3045  |    tmp_88_reg_133529_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__367                                                                      |      8|
|3046  |    tmp_81_reg_133459_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__262                                                                      |      8|
|3047  |    tmp_82_reg_133469_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__343                                                                      |      8|
|3048  |    tmp_78_reg_133429_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__645                                                                      |      8|
|3049  |    tmp_76_reg_133414_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__561                                                                      |      8|
|3050  |    tmp_79_reg_133439_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__292                                                                      |      8|
|3051  |    tmp_90_reg_133549_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__399                                                                      |      8|
|3052  |    tmp_89_reg_133539_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__27                                                                       |      8|
|3053  |    tmp_91_reg_133559_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__273                                                                      |      8|
|3054  |    tmp_98_reg_133629_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__592                                                                      |      8|
|3055  |    tmp_84_reg_133489_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__240                                                                      |      8|
|3056  |    tmp_49_reg_133149_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__400                                                                      |      8|
|3057  |    tmp_24_reg_132904_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__355                                                                      |      8|
|3058  |    tmp_115_reg_133794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__549                                                                      |      8|
|3059  |    tmp_293_reg_135539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__231                                                                      |      8|
|3060  |    tmp_292_reg_135529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__309                                                                      |      8|
|3061  |    tmp_102_reg_133669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__638                                                                      |      8|
|3062  |    tmp_101_reg_133659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__429                                                                      |      8|
|3063  |    tmp_104_reg_133684_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__531                                                                      |      8|
|3064  |    tmp_25_reg_132914_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__51                                                                       |      8|
|3065  |    tmp_26_reg_132919_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__283                                                                      |      8|
|3066  |    tmp_620_reg_138749_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__146                                                                      |      8|
|3067  |    tmp_623_reg_138779_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__86                                                                       |      8|
|3068  |    tmp_600_reg_138549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__44                                                                       |      8|
|3069  |    tmp_604_reg_138589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__241                                                                      |      8|
|3070  |    tmp_622_reg_138769_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__615                                                                      |      8|
|3071  |    tmp_608_reg_138629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__134                                                                      |      8|
|3072  |    tmp_322_reg_135824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__211                                                                      |      8|
|3073  |    tmp_45_reg_133109_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__494                                                                      |      8|
|3074  |    tmp_47_reg_133129_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__521                                                                      |      8|
|3075  |    tmp_318_reg_135784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__403                                                                      |      8|
|3076  |    tmp_317_reg_135774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__347                                                                      |      8|
|3077  |    tmp_319_reg_135794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__168                                                                      |      8|
|3078  |    tmp_295_reg_135559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__644                                                                      |      8|
|3079  |    tmp_297_reg_135579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__62                                                                       |      8|
|3080  |    tmp_323_reg_135834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__122                                                                      |      8|
|3081  |    tmp_308_reg_135689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__580                                                                      |      8|
|3082  |    tmp_343_reg_136029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__672                                                                      |      8|
|3083  |    tmp_342_reg_136019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__568                                                                      |      8|
|3084  |    tmp_337_reg_135974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__108                                                                      |      8|
|3085  |    tmp_324_reg_135844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__565                                                                      |      8|
|3086  |    tmp_325_reg_135854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__22                                                                       |      8|
|3087  |    tmp_8_reg_132694_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__705                                                                      |      8|
|3088  |    tmp_6_reg_132684_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__52                                                                       |      8|
|3089  |    tmp_s_reg_132704_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__230                                                                      |      8|
|3090  |    tmp_326_reg_135864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__371                                                                      |      8|
|3091  |    tmp_328_reg_135884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__342                                                                      |      8|
|3092  |    tmp_193_reg_134559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__640                                                                      |      8|
|3093  |    tmp_194_reg_134569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__717                                                                      |      8|
|3094  |    tmp_351_reg_136109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__576                                                                      |      8|
|3095  |    tmp_353_reg_136129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__94                                                                       |      8|
|3096  |    tmp_358_reg_136179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__685                                                                      |      8|
|3097  |    tmp_395_reg_136539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__294                                                                      |      8|
|3098  |    tmp_397_reg_136559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__577                                                                      |      8|
|3099  |    tmp_567_reg_138229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__256                                                                      |      8|
|3100  |    tmp_566_reg_138219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__681                                                                      |      8|
|3101  |    tmp_568_reg_138239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__711                                                                      |      8|
|3102  |    tmp_572_reg_138274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__54                                                                       |      8|
|3103  |    tmp_67_reg_133324_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__261                                                                      |      8|
|3104  |    tmp_69_reg_133344_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__418                                                                      |      8|
|3105  |    tmp_376_reg_136354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__465                                                                      |      8|
|3106  |    tmp_378_reg_136374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__684                                                                      |      8|
|3107  |    tmp_195_reg_134579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__278                                                                      |      8|
|3108  |    tmp_197_reg_134599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__697                                                                      |      8|
|3109  |    tmp_20_reg_132864_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__639                                                                      |      8|
|3110  |    tmp_22_reg_132884_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__157                                                                      |      8|
|3111  |    tmp_170_reg_134334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__78                                                                       |      8|
|3112  |    tmp_172_reg_134354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__133                                                                      |      8|
|3113  |    tmp_163_reg_134264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__573                                                                      |      8|
|3114  |    tmp_168_reg_134314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__596                                                                      |      8|
|3115  |    tmp_167_reg_134304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__512                                                                      |      8|
|3116  |    tmp_169_reg_134324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__419                                                                      |      8|
|3117  |    tmp_149_reg_134129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__5                                                                        |      8|
|3118  |    tmp_150_reg_134139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__490                                                                      |      8|
|3119  |    tmp_154_reg_134179_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__372                                                                      |      8|
|3120  |    tmp_158_reg_134214_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__515                                                                      |      8|
|3121  |    tmp_151_reg_134149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__8                                                                        |      8|
|3122  |    tmp_153_reg_134169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__687                                                                      |      8|
|3123  |    tmp_165_reg_134284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__319                                                                      |      8|
|3124  |    tmp_164_reg_134274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__191                                                                      |      8|
|3125  |    tmp_166_reg_134294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__416                                                                      |      8|
|3126  |    tmp_173_reg_134364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__647                                                                      |      8|
|3127  |    tmp_159_reg_134224_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__622                                                                      |      8|
|3128  |    tmp_51_reg_133169_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__37                                                                       |      8|
|3129  |    tmp_502_reg_137589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__356                                                                      |      8|
|3130  |    tmp_501_reg_137579_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__610                                                                      |      8|
|3131  |    tmp_503_reg_137599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__106                                                                      |      8|
|3132  |    tmp_251_reg_135129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__95                                                                       |      8|
|3133  |    tmp_423_reg_136814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__424                                                                      |      8|
|3134  |    tmp_522_reg_137784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__616                                                                      |      8|
|3135  |    tmp_498_reg_137549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__182                                                                      |      8|
|3136  |    tmp_483_reg_137404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__115                                                                      |      8|
|3137  |    tmp_477_reg_137344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__483                                                                      |      8|
|3138  |    tmp_476_reg_137334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__680                                                                      |      8|
|3139  |    tmp_478_reg_137354_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__138                                                                      |      8|
|3140  |    tmp_474_reg_137314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__548                                                                      |      8|
|3141  |    tmp_497_reg_137539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__652                                                                      |      8|
|3142  |    tmp_259_reg_135209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__52                                                                       |      8|
|3143  |    tmp_250_reg_135119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__160                                                                      |      8|
|3144  |    tmp_268_reg_135294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__601                                                                      |      8|
|3145  |    tmp_267_reg_135284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__434                                                                      |      8|
|3146  |    tmp_269_reg_135304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__303                                                                      |      8|
|3147  |    tmp_103_reg_133679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_343_reg_136029_reg_funnel__88                                                                       |      8|
|3148  |    tmp_99_reg_133639_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__97                                                                       |      8|
|3149  |    tmp_100_reg_133649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__437                                                                      |      8|
|3150  |    tmp_262_reg_135234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__46                                                                       |      8|
|3151  |    tmp_263_reg_135244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__612                                                                      |      8|
|3152  |    tmp_65_reg_133304_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__17                                                                       |      8|
|3153  |    tmp_64_reg_133294_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__212                                                                      |      8|
|3154  |    tmp_66_reg_133314_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__514                                                                      |      8|
|3155  |    tmp_127_reg_133914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__370                                                                      |      8|
|3156  |    tmp_59_reg_133244_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__209                                                                      |      8|
|3157  |    tmp_387_reg_136464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__361                                                                      |      8|
|3158  |    tmp_366_reg_136254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__159                                                                      |      8|
|3159  |    tmp_270_reg_135314_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__245                                                                      |      8|
|3160  |    tmp_272_reg_135334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__56                                                                       |      8|
|3161  |    tmp_234_reg_134959_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__144                                                                      |      8|
|3162  |    tmp_470_reg_137274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__613                                                                      |      8|
|3163  |    tmp_462_reg_137199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__73                                                                       |      8|
|3164  |    tmp_468_reg_137254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__81                                                                       |      8|
|3165  |    tmp_466_reg_137239_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__394                                                                      |      8|
|3166  |    tmp_469_reg_137264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__265                                                                      |      8|
|3167  |    tmp_454_reg_137119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__298                                                                      |      8|
|3168  |    tmp_459_reg_137169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__397                                                                      |      8|
|3169  |    tmp_452_reg_137099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__481                                                                      |      8|
|3170  |    tmp_451_reg_137089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__625                                                                      |      8|
|3171  |    tmp_453_reg_137109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__124                                                                      |      8|
|3172  |    tmp_464_reg_137219_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__493                                                                      |      8|
|3173  |    tmp_463_reg_137209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__88                                                                       |      8|
|3174  |    tmp_465_reg_137229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__289                                                                      |      8|
|3175  |    tmp_473_reg_137304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__136                                                                      |      8|
|3176  |    tmp_137_reg_134009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__415                                                                      |      8|
|3177  |    tmp_148_reg_134119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__277                                                                      |      8|
|3178  |    tmp_93_reg_133579_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__450                                                                      |      8|
|3179  |    tmp_92_reg_133569_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__489                                                                      |      8|
|3180  |    tmp_94_reg_133589_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__541                                                                      |      8|
|3181  |    tmp_243_reg_135049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__318                                                                      |      8|
|3182  |    tmp_242_reg_135039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__458                                                                      |      8|
|3183  |    tmp_244_reg_135059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__365                                                                      |      8|
|3184  |    tmp_77_reg_133424_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__74                                                                       |      8|
|3185  |    tmp_74_reg_133394_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__524                                                                      |      8|
|3186  |    tmp_75_reg_133404_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__574                                                                      |      8|
|3187  |    tmp_233_reg_134954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__143                                                                      |      8|
|3188  |    tmp_225_reg_134874_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__170                                                                      |      8|
|3189  |    tmp_61_reg_133264_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__321                                                                      |      8|
|3190  |    tmp_55_reg_133204_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__297                                                                      |      8|
|3191  |    tmp_60_reg_133254_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__691                                                                      |      8|
|3192  |    tmp_58_reg_133234_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__38                                                                       |      8|
|3193  |    tmp_196_reg_134589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__100                                                                      |      8|
|3194  |    tmp_186_reg_134489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__296                                                                      |      8|
|3195  |    tmp_181_reg_134444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__117                                                                      |      8|
|3196  |    tmp_174_reg_134374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__661                                                                      |      8|
|3197  |    tmp_175_reg_134384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__139                                                                      |      8|
|3198  |    tmp_179_reg_134424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__586                                                                      |      8|
|3199  |    tmp_185_reg_134479_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__646                                                                      |      8|
|3200  |    tmp_183_reg_134459_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__316                                                                      |      8|
|3201  |    tmp_180_reg_134434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__442                                                                      |      8|
|3202  |    tmp_182_reg_134449_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__272                                                                      |      8|
|3203  |    tmp_190_reg_134529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__152                                                                      |      8|
|3204  |    tmp_189_reg_134519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__391                                                                      |      8|
|3205  |    tmp_191_reg_134539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel                                                                           |      8|
|3206  |    tmp_121_reg_133854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__360                                                                      |      8|
|3207  |    tmp_120_reg_133844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__314                                                                      |      8|
|3208  |    tmp_122_reg_133864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__224                                                                      |      8|
|3209  |    tmp_113_reg_133774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__233                                                                      |      8|
|3210  |    tmp_106_reg_133704_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__426                                                                      |      8|
|3211  |    tmp_107_reg_133714_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__623                                                                      |      8|
|3212  |    tmp_114_reg_133784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__345                                                                      |      8|
|3213  |    tmp_286_reg_135469_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__98                                                                       |      8|
|3214  |    tmp_285_reg_135464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__25                                                                       |      8|
|3215  |    tmp_275_reg_135364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__114                                                                      |      8|
|3216  |    tmp_279_reg_135404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__348                                                                      |      8|
|3217  |    tmp_284_reg_135454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__165                                                                      |      8|
|3218  |    tmp_282_reg_135434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__234                                                                      |      8|
|3219  |    tmp_280_reg_135414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__602                                                                      |      8|
|3220  |    tmp_281_reg_135424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__669                                                                      |      8|
|3221  |    tmp_277_reg_135384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__227                                                                      |      8|
|3222  |    tmp_289_reg_135499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__189                                                                      |      8|
|3223  |    tmp_298_reg_135589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__223                                                                      |      8|
|3224  |    tmp_283_reg_135444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__176                                                                      |      8|
|3225  |    tmp_11_reg_132774_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__201                                                                      |      8|
|3226  |    tmp_13_reg_132794_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__657                                                                      |      8|
|3227  |    tmp_reg_132659_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__111                                                                      |      8|
|3228  |    tmp_2_reg_132664_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__542                                                                      |      8|
|3229  |    tmp_4_reg_132674_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__186                                                                      |      8|
|3230  |    tmp_1_reg_132714_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__284                                                                      |      8|
|3231  |    tmp_10_reg_132764_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__536                                                                      |      8|
|3232  |    tmp_7_reg_132744_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__380                                                                      |      8|
|3233  |    tmp_5_reg_132734_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__428                                                                      |      8|
|3234  |    tmp_23_reg_132894_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__286                                                                      |      8|
|3235  |    tmp_619_reg_138739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__710                                                                      |      8|
|3236  |    tmp_621_reg_138759_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__716                                                                      |      8|
|3237  |    tmp_595_reg_138504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__185                                                                      |      8|
|3238  |    tmp_594_reg_138494_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__700                                                                      |      8|
|3239  |    tmp_596_reg_138514_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__25                                                                       |      8|
|3240  |    tmp_585_reg_138404_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__206                                                                      |      8|
|3241  |    tmp_584_reg_138394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__333                                                                      |      8|
|3242  |    tmp_598_reg_138529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__643                                                                      |      8|
|3243  |    tmp_583_reg_138384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__175                                                                      |      8|
|3244  |    tmp_363_reg_136229_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__24                                                                       |      8|
|3245  |    tmp_349_reg_136089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__127                                                                      |      8|
|3246  |    tmp_350_reg_136099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__694                                                                      |      8|
|3247  |    tmp_571_reg_138269_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__89                                                                       |      8|
|3248  |    tmp_557_reg_138129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__631                                                                      |      8|
|3249  |    tmp_555_reg_138109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__151                                                                      |      8|
|3250  |    tmp_556_reg_138119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__620                                                                      |      8|
|3251  |    tmp_552_reg_138079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__60                                                                       |      8|
|3252  |    tmp_551_reg_138069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__111                                                                      |      8|
|3253  |    tmp_565_reg_138209_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__167                                                                      |      8|
|3254  |    tmp_573_reg_138284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__329                                                                      |      8|
|3255  |    tmp_558_reg_138139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__555                                                                      |      8|
|3256  |    tmp_396_reg_136549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__455                                                                      |      8|
|3257  |    tmp_385_reg_136444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__667                                                                      |      8|
|3258  |    tmp_386_reg_136454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__421                                                                      |      8|
|3259  |    tmp_389_reg_136484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__134                                                                      |      8|
|3260  |    tmp_379_reg_136384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__80                                                                       |      8|
|3261  |    tmp_384_reg_136434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__538                                                                      |      8|
|3262  |    tmp_382_reg_136414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__632                                                                      |      8|
|3263  |    tmp_398_reg_136569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__237                                                                      |      8|
|3264  |    tmp_421_reg_136794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__193                                                                      |      8|
|3265  |    tmp_410_reg_136689_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__16                                                                       |      8|
|3266  |    tmp_415_reg_136739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__45                                                                       |      8|
|3267  |    tmp_400_reg_136589_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__255                                                                      |      8|
|3268  |    tmp_404_reg_136629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__378                                                                      |      8|
|3269  |    tmp_409_reg_136679_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__270                                                                      |      8|
|3270  |    tmp_407_reg_136659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__690                                                                      |      8|
|3271  |    tmp_402_reg_136609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__107                                                                      |      8|
|3272  |    tmp_401_reg_136599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__205                                                                      |      8|
|3273  |    tmp_414_reg_136729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__618                                                                      |      8|
|3274  |    tmp_416_reg_136744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__291                                                                      |      8|
|3275  |    tmp_441_reg_136994_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__60                                                                       |      8|
|3276  |    tmp_599_reg_138539_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__675                                                                      |      8|
|3277  |    tmp_574_reg_138294_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__67                                                                       |      8|
|3278  |    tmp_448_reg_137059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__704                                                                      |      8|
|3279  |    tmp_248_reg_135099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__217                                                                      |      8|
|3280  |    tmp_216_reg_134784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__560                                                                      |      8|
|3281  |    tmp_145_reg_134089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__226                                                                      |      8|
|3282  |    tmp_147_reg_134109_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__14                                                                       |      8|
|3283  |    tmp_136_reg_133999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__116                                                                      |      8|
|3284  |    tmp_138_reg_134019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__425                                                                      |      8|
|3285  |    tmp_129_reg_133934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_286_reg_135469_reg_funnel__36                                                                       |      8|
|3286  |    tmp_124_reg_133884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__162                                                                      |      8|
|3287  |    tmp_130_reg_133939_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__529                                                                      |      8|
|3288  |    tmp_135_reg_133989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__184                                                                      |      8|
|3289  |    tmp_133_reg_133969_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__68                                                                       |      8|
|3290  |    tmp_131_reg_133949_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__90                                                                       |      8|
|3291  |    tmp_132_reg_133959_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__324                                                                      |      8|
|3292  |    tmp_118_reg_133824_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__511                                                                      |      8|
|3293  |    tmp_95_reg_133599_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__352                                                                      |      8|
|3294  |    tmp_97_reg_133619_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__469                                                                      |      8|
|3295  |    tmp_247_reg_135089_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__269                                                                      |      8|
|3296  |    tmp_597_reg_138524_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_499_reg_137559_reg_funnel__24                                                                       |      8|
|3297  |    tmp_345_reg_136049_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__492                                                                      |      8|
|3298  |    tmp_347_reg_136069_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__93                                                                       |      8|
|3299  |    tmp_336_reg_135964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__407                                                                      |      8|
|3300  |    tmp_338_reg_135979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__181                                                                      |      8|
|3301  |    tmp_330_reg_135904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__499                                                                      |      8|
|3302  |    tmp_593_reg_138484_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__677                                                                      |      8|
|3303  |    tmp_355_reg_136149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__410                                                                      |      8|
|3304  |    tmp_356_reg_136159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__460                                                                      |      8|
|3305  |    tmp_420_reg_136784_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__468                                                                      |      8|
|3306  |    tmp_422_reg_136804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__251                                                                      |      8|
|3307  |    tmp_545_reg_138014_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_499_reg_137559_reg_funnel__4                                                                        |      8|
|3308  |    tmp_524_reg_137804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__213                                                                      |      8|
|3309  |    tmp_544_reg_138004_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__628                                                                      |      8|
|3310  |    tmp_519_reg_137759_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_499_reg_137559_reg_funnel__16                                                                       |      8|
|3311  |    tmp_499_reg_137559_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__207                                                                      |      8|
|3312  |    tmp_505_reg_137619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__295                                                                      |      8|
|3313  |    tmp_506_reg_137629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__196                                                                      |      8|
|3314  |    tmp_405_reg_136639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__71                                                                       |      8|
|3315  |    tmp_445_reg_137029_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__187                                                                      |      8|
|3316  |    tmp_486_reg_137434_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__268                                                                      |      8|
|3317  |    tmp_493_reg_137504_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_499_reg_137559_reg_funnel__18                                                                       |      8|
|3318  |    tmp_480_reg_137374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__453                                                                      |      8|
|3319  |    tmp_481_reg_137384_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__545                                                                      |      8|
|3320  |    tmp_488_reg_137454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__135                                                                      |      8|
|3321  |    tmp_155_reg_134189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_499_reg_137559_reg_funnel__28                                                                       |      8|
|3322  |    tmp_592_reg_138474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__420                                                                      |      8|
|3323  |    tmp_33_reg_132989_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__664                                                                      |      8|
|3324  |    tmp_591_reg_138464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__19                                                                       |      8|
|3325  |    tmp_586_reg_138414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__513                                                                      |      8|
|3326  |    tmp_575_reg_138304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__363                                                                      |      8|
|3327  |    tmp_564_reg_138199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__34                                                                       |      8|
|3328  |    tmp_563_reg_138189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__390                                                                      |      8|
|3329  |    tmp_560_reg_138159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__131                                                                      |      8|
|3330  |    tmp_294_reg_135549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__302                                                                      |      8|
|3331  |    tmp_559_reg_138149_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__547                                                                      |      8|
|3332  |    tmp_126_reg_133904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__121                                                                      |      8|
|3333  |    tmp_554_reg_138099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__567                                                                      |      8|
|3334  |    tmp_276_reg_135374_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__445                                                                      |      8|
|3335  |    tmp_550_reg_138059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__692                                                                      |      8|
|3336  |    tmp_390_reg_136489_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__45                                                                       |      8|
|3337  |    tmp_388_reg_136474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__242                                                                      |      8|
|3338  |    tmp_391_reg_136499_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__108                                                                      |      8|
|3339  |    tmp_215_reg_134774_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__7                                                                        |      8|
|3340  |    tmp_214_reg_134764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__665                                                                      |      8|
|3341  |    tmp_278_reg_135394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__593                                                                      |      8|
|3342  |    tmp_467_reg_137249_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_344_reg_136039_reg_funnel__117                                                                      |      8|
|3343  |    tmp_450_reg_137079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__698                                                                      |      8|
|3344  |    tmp_43_reg_133089_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__626                                                                      |      8|
|3345  |    tmp_42_reg_133079_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__530                                                                      |      8|
|3346  |    tmp_44_reg_133099_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__578                                                                      |      8|
|3347  |    tmp_290_reg_135509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__282                                                                      |      8|
|3348  |    tmp_539_reg_137954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__550                                                                      |      8|
|3349  |    tmp_538_reg_137944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__597                                                                      |      8|
|3350  |    tmp_540_reg_137964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__678                                                                      |      8|
|3351  |    tmp_439_reg_136974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__125                                                                      |      8|
|3352  |    tmp_438_reg_136964_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__257                                                                      |      8|
|3353  |    tmp_440_reg_136984_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__340                                                                      |      8|
|3354  |    tmp_517_reg_137739_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__448                                                                      |      8|
|3355  |    tmp_516_reg_137729_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__236                                                                      |      8|
|3356  |    tmp_510_reg_137669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__557                                                                      |      8|
|3357  |    tmp_509_reg_137659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__501                                                                      |      8|
|3358  |    tmp_496_reg_137529_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__599                                                                      |      8|
|3359  |    tmp_504_reg_137609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__384                                                                      |      8|
|3360  |    tmp_605_reg_138599_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__267                                                                      |      8|
|3361  |    tmp_291_reg_135519_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__582                                                                      |      8|
|3362  |    tmp_494_reg_137509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__617                                                                      |      8|
|3363  |    tmp_607_reg_138619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__689                                                                      |      8|
|3364  |    tmp_490_reg_137474_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__276                                                                      |      8|
|3365  |    tmp_489_reg_137464_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__190                                                                      |      8|
|3366  |    tmp_525_reg_137814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__369                                                                      |      8|
|3367  |    tmp_484_reg_137414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__26                                                                       |      8|
|3368  |    tmp_146_reg_134099_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__339                                                                      |      8|
|3369  |    tmp_609_reg_138639_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__383                                                                      |      8|
|3370  |    tmp_482_reg_137394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__452                                                                      |      8|
|3371  |    tmp_37_reg_133029_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__611                                                                      |      8|
|3372  |    tmp_479_reg_137364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__13                                                                       |      8|
|3373  |    tmp_371_reg_136304_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__413                                                                      |      8|
|3374  |    tmp_612_reg_138669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__463                                                                      |      8|
|3375  |    tmp_615_reg_138699_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__534                                                                      |      8|
|3376  |    tmp_616_reg_138709_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__39                                                                       |      8|
|3377  |    tmp_542_reg_137984_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__163                                                                      |      8|
|3378  |    tmp_541_reg_137974_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__368                                                                      |      8|
|3379  |    tmp_543_reg_137994_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__674                                                                      |      8|
|3380  |    tmp_455_reg_137129_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__336                                                                      |      8|
|3381  |    tmp_606_reg_138609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__362                                                                      |      8|
|3382  |    tmp_456_reg_137139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__633                                                                      |      8|
|3383  |    tmp_125_reg_133894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__712                                                                      |      8|
|3384  |    tmp_444_reg_137019_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__385                                                                      |      8|
|3385  |    tmp_442_reg_136999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__539                                                                      |      8|
|3386  |    tmp_433_reg_136914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__323                                                                      |      8|
|3387  |    tmp_430_reg_136884_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__486                                                                      |      8|
|3388  |    tmp_296_reg_135569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__451                                                                      |      8|
|3389  |    tmp_300_reg_135609_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__496                                                                      |      8|
|3390  |    tmp_425_reg_136834_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__446                                                                      |      8|
|3391  |    tmp_128_reg_133924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__290                                                                      |      8|
|3392  |    tmp_413_reg_136719_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__386                                                                      |      8|
|3393  |    tmp_406_reg_136649_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__575                                                                      |      8|
|3394  |    tmp_403_reg_136619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__214                                                                      |      8|
|3395  |    tmp_218_reg_134804_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__440                                                                      |      8|
|3396  |    tmp_217_reg_134794_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__619                                                                      |      8|
|3397  |    tmp_219_reg_134814_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__583                                                                      |      8|
|3398  |    tmp_392_reg_136509_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__656                                                                      |      8|
|3399  |    tmp_427_reg_136854_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__326                                                                      |      8|
|3400  |    tmp_426_reg_136844_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__248                                                                      |      8|
|3401  |    tmp_428_reg_136864_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__660                                                                      |      8|
|3402  |    tmp_9_reg_132754_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__411                                                                      |      8|
|3403  |    tmp_346_reg_136059_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__287                                                                      |      8|
|3404  |    tmp_301_reg_135619_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__30                                                                       |      8|
|3405  |    tmp_383_reg_136424_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__366                                                                      |      8|
|3406  |    tmp_315_reg_135754_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__119                                                                      |      8|
|3407  |    tmp_314_reg_135744_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__696                                                                      |      8|
|3408  |    tmp_316_reg_135764_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__535                                                                      |      8|
|3409  |    tmp_377_reg_136364_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__200                                                                      |      8|
|3410  |    tmp_360_reg_136199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__285                                                                      |      8|
|3411  |    tmp_611_reg_138659_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__311                                                                      |      8|
|3412  |    tmp_375_reg_136344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__23                                                                       |      8|
|3413  |    tmp_373_reg_136324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__471                                                                      |      8|
|3414  |    tmp_475_reg_137324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__325                                                                      |      8|
|3415  |    tmp_365_reg_136244_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__598                                                                      |      8|
|3416  |    tmp_364_reg_136234_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__506                                                                      |      8|
|3417  |    tmp_434_reg_136924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__183                                                                      |      8|
|3418  |    tmp_71_reg_133364_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__392                                                                      |      8|
|3419  |    tmp_359_reg_136189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__225                                                                      |      8|
|3420  |    tmp_265_reg_135264_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__9                                                                        |      8|
|3421  |    tmp_264_reg_135254_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__606                                                                      |      8|
|3422  |    tmp_266_reg_135274_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__305                                                                      |      8|
|3423  |    tmp_357_reg_136169_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__564                                                                      |      8|
|3424  |    tmp_354_reg_136139_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__393                                                                      |      8|
|3425  |    tmp_230_reg_134924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__204                                                                      |      8|
|3426  |    tmp_231_reg_134934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__308                                                                      |      8|
|3427  |    tmp_344_reg_136039_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__83                                                                       |      8|
|3428  |    tmp_589_reg_138444_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__197                                                                      |      8|
|3429  |    tmp_590_reg_138454_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__502                                                                      |      8|
|3430  |    tmp_12_reg_132784_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__648                                                                      |      8|
|3431  |    tmp_335_reg_135954_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__472                                                                      |      8|
|3432  |    tmp_334_reg_135944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__462                                                                      |      8|
|3433  |    tmp_332_reg_135924_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__522                                                                      |      8|
|3434  |    tmp_19_reg_132854_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__624                                                                      |      8|
|3435  |    tmp_329_reg_135894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__381                                                                      |      8|
|3436  |    tmp_408_reg_136669_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__65                                                                       |      8|
|3437  |    tmp_50_reg_133159_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__320                                                                      |      8|
|3438  |    tmp_577_reg_138324_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__219                                                                      |      8|
|3439  |    tmp_578_reg_138334_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__491                                                                      |      8|
|3440  |    tmp_227_reg_134894_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__543                                                                      |      8|
|3441  |    tmp_228_reg_134904_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__709                                                                      |      8|
|3442  |    tmp_200_reg_134629_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__48                                                                       |      8|
|3443  |    tmp_518_reg_137749_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__401                                                                      |      8|
|3444  |    tmp_500_reg_137569_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__395                                                                      |      8|
|3445  |    tmp_340_reg_135999_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__6                                                                        |      8|
|3446  |    tmp_339_reg_135989_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__466                                                                      |      8|
|3447  |    tmp_341_reg_136009_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__334                                                                      |      8|
|3448  |    tmp_348_reg_136079_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__313                                                                      |      8|
|3449  |    tmp_333_reg_135934_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__331                                                                      |      8|
|3450  |    tmp_461_reg_137189_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__614                                                                      |      8|
|3451  |    tmp_458_reg_137159_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__228                                                                      |      8|
|3452  |    tmp_236_reg_134979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__132                                                                      |      8|
|3453  |    tmp_134_reg_133979_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__58                                                                       |      8|
|3454  |    tmp_3_reg_132724_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__69                                                                       |      8|
|3455  |    tmp_273_reg_135344_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__581                                                                      |      8|
|3456  |    tmp_258_reg_135199_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__274                                                                      |      8|
|3457  |    tmp_235_reg_134969_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__409                                                                      |      8|
|3458  |    tmp_232_reg_134944_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__375                                                                      |      8|
|3459  |    tmp_229_reg_134914_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__504                                                                      |      8|
|3460  |    tmp_176_reg_134394_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__164                                                                      |      8|
|3461  |    tmp_178_reg_134414_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__350                                                                      |      8|
|3462  |    tmp_352_reg_136119_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__246                                                                      |      8|
|3463  |    tmp_471_reg_137284_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__335                                                                      |      8|
|3464  |    tmp_192_reg_134549_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__301                                                                      |      8|
|3465  |    mac_muladd_16s_12ns_26ns_26_1_1_U2481                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_215                                                                                                                                |     39|
|3466  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1428                                                                                                                       |     39|
|3467  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|3468  |    mac_muladd_16s_12ns_26ns_26_1_1_U2013                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1                                                                                                                                    |     39|
|3469  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1446                                                                                                                       |     39|
|3470  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__7   |      8|
|3471  |    mac_muladd_16s_12ns_26ns_26_1_1_U2039                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_198                                                                                                                                |     39|
|3472  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1445                                                                                                                       |     39|
|3473  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|3474  |    mac_muladd_16s_12ns_26ns_26_1_1_U2065                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_199                                                                                                                                |      8|
|3475  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1444                                                                                                                       |      8|
|3476  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__5   |      8|
|3477  |    mac_muladd_16s_12ns_26ns_26_1_1_U2091                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_200                                                                                                                                |     39|
|3478  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1443                                                                                                                       |     39|
|3479  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |      8|
|3480  |    mac_muladd_16s_12ns_26ns_26_1_1_U2117                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_201                                                                                                                                |     39|
|3481  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1442                                                                                                                       |     39|
|3482  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |      8|
|3483  |    mac_muladd_16s_12ns_26ns_26_1_1_U2143                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_202                                                                                                                                |      8|
|3484  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1441                                                                                                                       |      8|
|3485  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |      8|
|3486  |    mac_muladd_16s_12ns_26ns_26_1_1_U2169                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_203                                                                                                                                |     39|
|3487  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1440                                                                                                                       |     39|
|3488  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__3   |      8|
|3489  |    mac_muladd_16s_12ns_26ns_26_1_1_U2195                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_204                                                                                                                                |     39|
|3490  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1439                                                                                                                       |     39|
|3491  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |      8|
|3492  |    mac_muladd_16s_12ns_26ns_26_1_1_U2221                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_205                                                                                                                                |      8|
|3493  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1438                                                                                                                       |      8|
|3494  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|3495  |    mac_muladd_16s_12ns_26ns_26_1_1_U2247                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_206                                                                                                                                |      8|
|3496  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1437                                                                                                                       |      8|
|3497  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__5   |      8|
|3498  |    mac_muladd_16s_12ns_26ns_26_1_1_U2273                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_207                                                                                                                                |      8|
|3499  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1436                                                                                                                       |      8|
|3500  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |      8|
|3501  |    mac_muladd_16s_12ns_26ns_26_1_1_U2299                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_208                                                                                                                                |      8|
|3502  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1435                                                                                                                       |      8|
|3503  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__10  |      8|
|3504  |    mac_muladd_16s_12ns_26ns_26_1_1_U2325                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_209                                                                                                                                |      8|
|3505  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1434                                                                                                                       |      8|
|3506  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2093/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3507  |    mac_muladd_16s_12ns_26ns_26_1_1_U2351                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_210                                                                                                                                |     39|
|3508  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1433                                                                                                                       |     39|
|3509  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |      8|
|3510  |    mac_muladd_16s_12ns_26ns_26_1_1_U2377                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_211                                                                                                                                |     39|
|3511  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1432                                                                                                                       |     39|
|3512  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__9   |      8|
|3513  |    mac_muladd_16s_12ns_26ns_26_1_1_U2403                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_212                                                                                                                                |     39|
|3514  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1431                                                                                                                       |     39|
|3515  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__8   |      8|
|3516  |    mac_muladd_16s_12ns_26ns_26_1_1_U2429                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_213                                                                                                                                |     39|
|3517  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1430                                                                                                                       |     39|
|3518  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|3519  |    mac_muladd_16s_12ns_26ns_26_1_1_U2455                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_214                                                                                                                                |     39|
|3520  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1429                                                                                                                       |     39|
|3521  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |      8|
|3522  |    mac_muladd_16s_12ns_26ns_26_1_1_U2507                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_216                                                                                                                                |      8|
|3523  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1427                                                                                                                       |      8|
|3524  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |      8|
|3525  |    mac_muladd_16s_12ns_26ns_26_1_1_U2533                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_217                                                                                                                                |      8|
|3526  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1426                                                                                                                       |      8|
|3527  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel      |      8|
|3528  |    mac_muladd_16s_12ns_26ns_26_1_1_U2559                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_218                                                                                                                                |     36|
|3529  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1425                                                                                                                       |     36|
|3530  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__2   |      8|
|3531  |    mac_muladd_16s_12ns_26ns_26_1_1_U2585                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_219                                                                                                                                |     39|
|3532  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1424                                                                                                                       |     39|
|3533  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2429/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__6   |      8|
|3534  |    mac_muladd_16s_12ns_26ns_26_1_1_U2611                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_220                                                                                                                                |     38|
|3535  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_1423                                                                                                                       |     38|
|3536  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2533/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__1   |      8|
|3537  |    mac_muladd_16s_12ns_26ns_26_1_1_U2637                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_221                                                                                                                                |     39|
|3538  |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                                                                                                            |     39|
|3539  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_12ns_26ns_26_1_1_U2039/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p_funnel__4   |      8|
|3540  |    mac_muladd_16s_15s_26ns_26_1_1_U2014                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                     |     24|
|3541  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1422                                                                                                                        |     24|
|3542  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__393   |      8|
|3543  |    mac_muladd_16s_15s_26ns_26_1_1_U2015                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                 |     26|
|3544  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1421                                                                                                                        |     26|
|3545  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__202   |      8|
|3546  |    mac_muladd_16s_15s_26ns_26_1_1_U2016                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                 |     22|
|3547  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1420                                                                                                                        |     22|
|3548  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__448   |      8|
|3549  |    mac_muladd_16s_15s_26ns_26_1_1_U2017                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                 |     67|
|3550  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1419                                                                                                                        |     67|
|3551  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__205   |      8|
|3552  |    mac_muladd_16s_15s_26ns_26_1_1_U2018                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                 |     25|
|3553  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1418                                                                                                                        |     25|
|3554  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__403   |      8|
|3555  |    mac_muladd_16s_15s_26ns_26_1_1_U2019                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                 |     59|
|3556  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1417                                                                                                                        |     59|
|3557  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__61                                                                       |      8|
|3558  |    mac_muladd_16s_15s_26ns_26_1_1_U2020                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                 |     56|
|3559  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1416                                                                                                                        |     56|
|3560  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__69    |      8|
|3561  |    mac_muladd_16s_15s_26ns_26_1_1_U2021                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                 |     25|
|3562  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1415                                                                                                                        |     25|
|3563  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__100   |      8|
|3564  |    mac_muladd_16s_15s_26ns_26_1_1_U2022                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                 |     10|
|3565  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1414                                                                                                                        |     10|
|3566  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__349                                                                      |      8|
|3567  |    mac_muladd_16s_15s_26ns_26_1_1_U2023                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                 |     57|
|3568  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1413                                                                                                                        |     57|
|3569  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|3570  |    mac_muladd_16s_15s_26ns_26_1_1_U2024                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                 |    137|
|3571  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1412                                                                                                                        |    137|
|3572  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__621                                                                      |      8|
|3573  |    mac_muladd_16s_15s_26ns_26_1_1_U2025                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                 |     41|
|3574  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1411                                                                                                                        |     41|
|3575  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__120                                                                      |      8|
|3576  |    mac_muladd_16s_15s_26ns_26_1_1_U2026                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                 |     22|
|3577  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1410                                                                                                                        |     22|
|3578  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__172   |      8|
|3579  |    mac_muladd_16s_15s_26ns_26_1_1_U2027                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                 |     57|
|3580  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1409                                                                                                                        |     57|
|3581  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__451   |      8|
|3582  |    mac_muladd_16s_15s_26ns_26_1_1_U2028                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                 |     26|
|3583  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1408                                                                                                                        |     26|
|3584  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__53    |      8|
|3585  |    mac_muladd_16s_15s_26ns_26_1_1_U2029                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                 |     70|
|3586  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1407                                                                                                                        |     70|
|3587  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__80    |      8|
|3588  |    mac_muladd_16s_15s_26ns_26_1_1_U2030                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                 |     28|
|3589  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1406                                                                                                                        |     28|
|3590  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4     |      8|
|3591  |    mac_muladd_16s_15s_26ns_26_1_1_U2031                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                 |     26|
|3592  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1405                                                                                                                        |     26|
|3593  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__58    |      8|
|3594  |    mac_muladd_16s_15s_26ns_26_1_1_U2032                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                 |     52|
|3595  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1404                                                                                                                        |     52|
|3596  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__422   |      8|
|3597  |    mac_muladd_16s_15s_26ns_26_1_1_U2033                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                 |     43|
|3598  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1403                                                                                                                        |     43|
|3599  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__424   |      8|
|3600  |    mac_muladd_16s_15s_26ns_26_1_1_U2034                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                 |     24|
|3601  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1402                                                                                                                        |     24|
|3602  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__396   |      8|
|3603  |    mac_muladd_16s_15s_26ns_26_1_1_U2035                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                 |     28|
|3604  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1401                                                                                                                        |     28|
|3605  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__198                                                                      |      8|
|3606  |    mac_muladd_16s_15s_26ns_26_1_1_U2036                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                 |     59|
|3607  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1400                                                                                                                        |     59|
|3608  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__23    |      8|
|3609  |    mac_muladd_16s_15s_26ns_26_1_1_U2037                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                 |     25|
|3610  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1399                                                                                                                        |     25|
|3611  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__343   |      8|
|3612  |    mac_muladd_16s_15s_26ns_26_1_1_U2038                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                 |     15|
|3613  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1398                                                                                                                        |     15|
|3614  |    mac_muladd_16s_15s_26ns_26_1_1_U2040                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                 |     25|
|3615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1397                                                                                                                        |     25|
|3616  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__309   |      8|
|3617  |    mac_muladd_16s_15s_26ns_26_1_1_U2041                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                 |     24|
|3618  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1396                                                                                                                        |     24|
|3619  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__67    |      8|
|3620  |    mac_muladd_16s_15s_26ns_26_1_1_U2042                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                 |     69|
|3621  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1395                                                                                                                        |     69|
|3622  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__328   |      8|
|3623  |    mac_muladd_16s_15s_26ns_26_1_1_U2043                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                 |     25|
|3624  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1394                                                                                                                        |     25|
|3625  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__87    |      8|
|3626  |    mac_muladd_16s_15s_26ns_26_1_1_U2044                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                 |     42|
|3627  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1393                                                                                                                        |     42|
|3628  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__253                                                                      |      8|
|3629  |    mac_muladd_16s_15s_26ns_26_1_1_U2045                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                 |     22|
|3630  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1392                                                                                                                        |     22|
|3631  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__99    |      8|
|3632  |    mac_muladd_16s_15s_26ns_26_1_1_U2046                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                 |     54|
|3633  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1391                                                                                                                        |     54|
|3634  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__196   |      8|
|3635  |    mac_muladd_16s_15s_26ns_26_1_1_U2047                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                 |     45|
|3636  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1390                                                                                                                        |     45|
|3637  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__679                                                                      |      8|
|3638  |    mac_muladd_16s_15s_26ns_26_1_1_U2048                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                 |     58|
|3639  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1389                                                                                                                        |     58|
|3640  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__456   |      8|
|3641  |    mac_muladd_16s_15s_26ns_26_1_1_U2049                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                 |    126|
|3642  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1388                                                                                                                        |    126|
|3643  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__438                                                                      |      8|
|3644  |    mac_muladd_16s_15s_26ns_26_1_1_U2050                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                 |     41|
|3645  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1387                                                                                                                        |     41|
|3646  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__406                                                                      |      8|
|3647  |    mac_muladd_16s_15s_26ns_26_1_1_U2051                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                 |     55|
|3648  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1386                                                                                                                        |     55|
|3649  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__427   |      8|
|3650  |    mac_muladd_16s_15s_26ns_26_1_1_U2052                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                 |     25|
|3651  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1385                                                                                                                        |     25|
|3652  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__330   |      8|
|3653  |    mac_muladd_16s_15s_26ns_26_1_1_U2053                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                 |     27|
|3654  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1384                                                                                                                        |     27|
|3655  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__353   |      8|
|3656  |    mac_muladd_16s_15s_26ns_26_1_1_U2054                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                 |     68|
|3657  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1383                                                                                                                        |     68|
|3658  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__229   |      8|
|3659  |    mac_muladd_16s_15s_26ns_26_1_1_U2055                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                 |     29|
|3660  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1382                                                                                                                        |     29|
|3661  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__163   |      8|
|3662  |    mac_muladd_16s_15s_26ns_26_1_1_U2056                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                 |     23|
|3663  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1381                                                                                                                        |     23|
|3664  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__306   |      8|
|3665  |    mac_muladd_16s_15s_26ns_26_1_1_U2057                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                 |     66|
|3666  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1380                                                                                                                        |     66|
|3667  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__465   |      8|
|3668  |    mac_muladd_16s_15s_26ns_26_1_1_U2058                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                 |     27|
|3669  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1379                                                                                                                        |     27|
|3670  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__401   |      8|
|3671  |    mac_muladd_16s_15s_26ns_26_1_1_U2059                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                 |     19|
|3672  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1378                                                                                                                        |     19|
|3673  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__397   |      8|
|3674  |    mac_muladd_16s_15s_26ns_26_1_1_U2060                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                 |     32|
|3675  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1377                                                                                                                        |     32|
|3676  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__703                                                                      |      8|
|3677  |    mac_muladd_16s_15s_26ns_26_1_1_U2061                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                 |     57|
|3678  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1376                                                                                                                        |     57|
|3679  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__91    |      8|
|3680  |    mac_muladd_16s_15s_26ns_26_1_1_U2062                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                 |     25|
|3681  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1375                                                                                                                        |     25|
|3682  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__17    |      8|
|3683  |    mac_muladd_16s_15s_26ns_26_1_1_U2063                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                 |     55|
|3684  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1374                                                                                                                        |     55|
|3685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__64    |      8|
|3686  |    mac_muladd_16s_15s_26ns_26_1_1_U2064                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                 |     24|
|3687  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1373                                                                                                                        |     24|
|3688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__344   |      8|
|3689  |    mac_muladd_16s_15s_26ns_26_1_1_U2066                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                 |     26|
|3690  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1372                                                                                                                        |     26|
|3691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__200   |      8|
|3692  |    mac_muladd_16s_15s_26ns_26_1_1_U2067                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                 |     68|
|3693  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1371                                                                                                                        |     68|
|3694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__236   |      8|
|3695  |    mac_muladd_16s_15s_26ns_26_1_1_U2068                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                 |     25|
|3696  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1370                                                                                                                        |     25|
|3697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__112   |      8|
|3698  |    mac_muladd_16s_15s_26ns_26_1_1_U2069                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                 |     42|
|3699  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1369                                                                                                                        |     42|
|3700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__358                                                                      |      8|
|3701  |    mac_muladd_16s_15s_26ns_26_1_1_U2070                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                 |     22|
|3702  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1368                                                                                                                        |     22|
|3703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__366   |      8|
|3704  |    mac_muladd_16s_15s_26ns_26_1_1_U2071                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                 |     57|
|3705  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1367                                                                                                                        |     57|
|3706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__261   |      8|
|3707  |    mac_muladd_16s_15s_26ns_26_1_1_U2072                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                 |     46|
|3708  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1366                                                                                                                        |     46|
|3709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__11                                                                       |      8|
|3710  |    mac_muladd_16s_15s_26ns_26_1_1_U2073                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                 |     23|
|3711  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1365                                                                                                                        |     23|
|3712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__439   |      8|
|3713  |    mac_muladd_16s_15s_26ns_26_1_1_U2074                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                 |    119|
|3714  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1364                                                                                                                        |    119|
|3715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__180                                                                      |      8|
|3716  |    mac_muladd_16s_15s_26ns_26_1_1_U2075                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                 |     41|
|3717  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1363                                                                                                                        |     41|
|3718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__105                                                                      |      8|
|3719  |    mac_muladd_16s_15s_26ns_26_1_1_U2076                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                 |     26|
|3720  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1362                                                                                                                        |     26|
|3721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__19    |      8|
|3722  |    mac_muladd_16s_15s_26ns_26_1_1_U2077                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                 |     57|
|3723  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1361                                                                                                                        |     57|
|3724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__428   |      8|
|3725  |    mac_muladd_16s_15s_26ns_26_1_1_U2078                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                 |     23|
|3726  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1360                                                                                                                        |     23|
|3727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__316   |      8|
|3728  |    mac_muladd_16s_15s_26ns_26_1_1_U2079                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                 |     66|
|3729  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1359                                                                                                                        |     66|
|3730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__459   |      8|
|3731  |    mac_muladd_16s_15s_26ns_26_1_1_U2080                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                 |     27|
|3732  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1358                                                                                                                        |     27|
|3733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__291   |      8|
|3734  |    mac_muladd_16s_15s_26ns_26_1_1_U2081                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                 |     24|
|3735  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1357                                                                                                                        |     24|
|3736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6     |      8|
|3737  |    mac_muladd_16s_15s_26ns_26_1_1_U2082                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                 |     73|
|3738  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1356                                                                                                                        |     73|
|3739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__138   |      8|
|3740  |    mac_muladd_16s_15s_26ns_26_1_1_U2083                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                 |     22|
|3741  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1355                                                                                                                        |     22|
|3742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__102   |      8|
|3743  |    mac_muladd_16s_15s_26ns_26_1_1_U2084                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                 |     22|
|3744  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1354                                                                                                                        |     22|
|3745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__294   |      8|
|3746  |    mac_muladd_16s_15s_26ns_26_1_1_U2085                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                 |     44|
|3747  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1353                                                                                                                        |     44|
|3748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__663                                                                      |      8|
|3749  |    mac_muladd_16s_15s_26ns_26_1_1_U2086                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                 |     55|
|3750  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1352                                                                                                                        |     55|
|3751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__21    |      8|
|3752  |    mac_muladd_16s_15s_26ns_26_1_1_U2087                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                 |     57|
|3753  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1351                                                                                                                        |     57|
|3754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__29    |      8|
|3755  |    mac_muladd_16s_15s_26ns_26_1_1_U2088                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                 |     26|
|3756  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1350                                                                                                                        |     26|
|3757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__15    |      8|
|3758  |    mac_muladd_16s_15s_26ns_26_1_1_U2089                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                 |     25|
|3759  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1349                                                                                                                        |     25|
|3760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__326   |      8|
|3761  |    mac_muladd_16s_15s_26ns_26_1_1_U2090                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                 |     24|
|3762  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1348                                                                                                                        |     24|
|3763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__45    |      8|
|3764  |    mac_muladd_16s_15s_26ns_26_1_1_U2092                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                 |     67|
|3765  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1347                                                                                                                        |     67|
|3766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__42    |      8|
|3767  |    mac_muladd_16s_15s_26ns_26_1_1_U2093                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                 |     29|
|3768  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1346                                                                                                                        |     29|
|3769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__98    |      8|
|3770  |    mac_muladd_16s_15s_26ns_26_1_1_U2094                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                 |     78|
|3771  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1345                                                                                                                        |     78|
|3772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__166                                                                      |      8|
|3773  |    mac_muladd_16s_15s_26ns_26_1_1_U2095                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                 |     23|
|3774  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1344                                                                                                                        |     23|
|3775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__271   |      8|
|3776  |    mac_muladd_16s_15s_26ns_26_1_1_U2096                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                 |     57|
|3777  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1343                                                                                                                        |     57|
|3778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__297   |      8|
|3779  |    mac_muladd_16s_15s_26ns_26_1_1_U2097                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                 |     33|
|3780  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1342                                                                                                                        |     33|
|3781  |    mac_muladd_16s_15s_26ns_26_1_1_U2098                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                 |     55|
|3782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1341                                                                                                                        |     55|
|3783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__249   |      8|
|3784  |    mac_muladd_16s_15s_26ns_26_1_1_U2099                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                 |     95|
|3785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1340                                                                                                                        |     95|
|3786  |    mac_muladd_16s_15s_26ns_26_1_1_U2100                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                 |     56|
|3787  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1339                                                                                                                        |     56|
|3788  |    mac_muladd_16s_15s_26ns_26_1_1_U2101                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                 |     24|
|3789  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1338                                                                                                                        |     24|
|3790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__312   |      8|
|3791  |    mac_muladd_16s_15s_26ns_26_1_1_U2102                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                 |     58|
|3792  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1337                                                                                                                        |     58|
|3793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__288   |      8|
|3794  |    mac_muladd_16s_15s_26ns_26_1_1_U2103                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                 |     23|
|3795  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1336                                                                                                                        |     23|
|3796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__356   |      8|
|3797  |    mac_muladd_16s_15s_26ns_26_1_1_U2104                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                 |     65|
|3798  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1335                                                                                                                        |     65|
|3799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__295   |      8|
|3800  |    mac_muladd_16s_15s_26ns_26_1_1_U2105                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                 |     27|
|3801  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1334                                                                                                                        |     27|
|3802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__124   |      8|
|3803  |    mac_muladd_16s_15s_26ns_26_1_1_U2106                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                 |     25|
|3804  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1333                                                                                                                        |     25|
|3805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__245   |      8|
|3806  |    mac_muladd_16s_15s_26ns_26_1_1_U2107                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                 |     66|
|3807  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1332                                                                                                                        |     66|
|3808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__206   |      8|
|3809  |    mac_muladd_16s_15s_26ns_26_1_1_U2108                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                 |     26|
|3810  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1331                                                                                                                        |     26|
|3811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__278   |      8|
|3812  |    mac_muladd_16s_15s_26ns_26_1_1_U2109                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                 |     24|
|3813  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1330                                                                                                                        |     24|
|3814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__406   |      8|
|3815  |    mac_muladd_16s_15s_26ns_26_1_1_U2110                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                 |      3|
|3816  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1329                                                                                                                        |      3|
|3817  |    mac_muladd_16s_15s_26ns_26_1_1_U2111                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                 |     58|
|3818  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1328                                                                                                                        |     58|
|3819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__463   |      8|
|3820  |    mac_muladd_16s_15s_26ns_26_1_1_U2112                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                 |     25|
|3821  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1327                                                                                                                        |     25|
|3822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__119   |      8|
|3823  |    mac_muladd_16s_15s_26ns_26_1_1_U2113                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                 |     24|
|3824  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1326                                                                                                                        |     24|
|3825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__360   |      8|
|3826  |    mac_muladd_16s_15s_26ns_26_1_1_U2114                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                 |     26|
|3827  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1325                                                                                                                        |     26|
|3828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__274   |      8|
|3829  |    mac_muladd_16s_15s_26ns_26_1_1_U2115                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                 |     24|
|3830  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1324                                                                                                                        |     24|
|3831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__323   |      8|
|3832  |    mac_muladd_16s_15s_26ns_26_1_1_U2116                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                 |     68|
|3833  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1323                                                                                                                        |     68|
|3834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__299   |      8|
|3835  |    mac_muladd_16s_15s_26ns_26_1_1_U2118                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                 |     28|
|3836  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1322                                                                                                                        |     28|
|3837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__216   |      8|
|3838  |    mac_muladd_16s_15s_26ns_26_1_1_U2119                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                 |     73|
|3839  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1321                                                                                                                        |     73|
|3840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__306                                                                      |      8|
|3841  |    mac_muladd_16s_15s_26ns_26_1_1_U2120                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                 |     22|
|3842  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1320                                                                                                                        |     22|
|3843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__433   |      8|
|3844  |    mac_muladd_16s_15s_26ns_26_1_1_U2121                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                 |     58|
|3845  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1319                                                                                                                        |     58|
|3846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__174   |      8|
|3847  |    mac_muladd_16s_15s_26ns_26_1_1_U2122                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                 |     10|
|3848  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1318                                                                                                                        |     10|
|3849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__447                                                                      |      8|
|3850  |    mac_muladd_16s_15s_26ns_26_1_1_U2123                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                 |     54|
|3851  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1317                                                                                                                        |     54|
|3852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__14    |      8|
|3853  |    mac_muladd_16s_15s_26ns_26_1_1_U2124                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                 |    124|
|3854  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1316                                                                                                                        |    124|
|3855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__431                                                                      |      8|
|3856  |    mac_muladd_16s_15s_26ns_26_1_1_U2125                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                 |     41|
|3857  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1315                                                                                                                        |     41|
|3858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__147                                                                      |      8|
|3859  |    mac_muladd_16s_15s_26ns_26_1_1_U2126                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                 |     59|
|3860  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1314                                                                                                                        |     59|
|3861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__398   |      8|
|3862  |    mac_muladd_16s_15s_26ns_26_1_1_U2127                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                 |     25|
|3863  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1313                                                                                                                        |     25|
|3864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__385   |      8|
|3865  |    mac_muladd_16s_15s_26ns_26_1_1_U2128                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                 |     25|
|3866  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1312                                                                                                                        |     25|
|3867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__96    |      8|
|3868  |    mac_muladd_16s_15s_26ns_26_1_1_U2129                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                 |     43|
|3869  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1311                                                                                                                        |     43|
|3870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__258   |      8|
|3871  |    mac_muladd_16s_15s_26ns_26_1_1_U2130                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                 |     50|
|3872  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1310                                                                                                                        |     50|
|3873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__38    |      8|
|3874  |    mac_muladd_16s_15s_26ns_26_1_1_U2131                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                 |     24|
|3875  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1309                                                                                                                        |     24|
|3876  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__415   |      8|
|3877  |    mac_muladd_16s_15s_26ns_26_1_1_U2132                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                 |     71|
|3878  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1308                                                                                                                        |     71|
|3879  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__425   |      8|
|3880  |    mac_muladd_16s_15s_26ns_26_1_1_U2133                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                 |     22|
|3881  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1307                                                                                                                        |     22|
|3882  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__37    |      8|
|3883  |    mac_muladd_16s_15s_26ns_26_1_1_U2134                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                 |     22|
|3884  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1306                                                                                                                        |     22|
|3885  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__413   |      8|
|3886  |    mac_muladd_16s_15s_26ns_26_1_1_U2135                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                 |     41|
|3887  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1305                                                                                                                        |     41|
|3888  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__389                                                                      |      8|
|3889  |    mac_muladd_16s_15s_26ns_26_1_1_U2136                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                 |     56|
|3890  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1304                                                                                                                        |     56|
|3891  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__66    |      8|
|3892  |    mac_muladd_16s_15s_26ns_26_1_1_U2137                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                 |     25|
|3893  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1303                                                                                                                        |     25|
|3894  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__36    |      8|
|3895  |    mac_muladd_16s_15s_26ns_26_1_1_U2138                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                 |     22|
|3896  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1302                                                                                                                        |     22|
|3897  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel        |      8|
|3898  |    mac_muladd_16s_15s_26ns_26_1_1_U2139                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                 |     55|
|3899  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1301                                                                                                                        |     55|
|3900  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__410   |      8|
|3901  |    mac_muladd_16s_15s_26ns_26_1_1_U2140                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                 |     53|
|3902  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1300                                                                                                                        |     53|
|3903  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__432   |      8|
|3904  |    mac_muladd_16s_15s_26ns_26_1_1_U2141                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                 |     20|
|3905  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1299                                                                                                                        |     20|
|3906  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__227   |      8|
|3907  |    mac_muladd_16s_15s_26ns_26_1_1_U2142                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                 |     40|
|3908  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1298                                                                                                                        |     40|
|3909  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__418   |      8|
|3910  |    mac_muladd_16s_15s_26ns_26_1_1_U2144                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                 |     42|
|3911  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1297                                                                                                                        |     42|
|3912  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__307                                                                      |      8|
|3913  |    mac_muladd_16s_15s_26ns_26_1_1_U2145                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                 |     24|
|3914  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1296                                                                                                                        |     24|
|3915  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__97    |      8|
|3916  |    mac_muladd_16s_15s_26ns_26_1_1_U2146                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                 |     57|
|3917  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1295                                                                                                                        |     57|
|3918  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__165   |      8|
|3919  |    mac_muladd_16s_15s_26ns_26_1_1_U2147                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                 |     33|
|3920  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1294                                                                                                                        |     33|
|3921  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__87                                                                       |      8|
|3922  |    mac_muladd_16s_15s_26ns_26_1_1_U2148                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                 |     57|
|3923  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1293                                                                                                                        |     57|
|3924  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7     |      8|
|3925  |    mac_muladd_16s_15s_26ns_26_1_1_U2149                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                 |    102|
|3926  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1292                                                                                                                        |    102|
|3927  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__169                                                                      |      8|
|3928  |    mac_muladd_16s_15s_26ns_26_1_1_U2150                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                 |     69|
|3929  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1291                                                                                                                        |     69|
|3930  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__376                                                                      |      8|
|3931  |    mac_muladd_16s_15s_26ns_26_1_1_U2151                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                 |     24|
|3932  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1290                                                                                                                        |     24|
|3933  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__332   |      8|
|3934  |    mac_muladd_16s_15s_26ns_26_1_1_U2152                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                 |     58|
|3935  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1289                                                                                                                        |     58|
|3936  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__380   |      8|
|3937  |    mac_muladd_16s_15s_26ns_26_1_1_U2153                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                 |     25|
|3938  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1288                                                                                                                        |     25|
|3939  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__52    |      8|
|3940  |    mac_muladd_16s_15s_26ns_26_1_1_U2154                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                 |     69|
|3941  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1287                                                                                                                        |     69|
|3942  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__110   |      8|
|3943  |    mac_muladd_16s_15s_26ns_26_1_1_U2155                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                 |     27|
|3944  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1286                                                                                                                        |     27|
|3945  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__349   |      8|
|3946  |    mac_muladd_16s_15s_26ns_26_1_1_U2156                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                 |     25|
|3947  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1285                                                                                                                        |     25|
|3948  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__214   |      8|
|3949  |    mac_muladd_16s_15s_26ns_26_1_1_U2157                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                 |     52|
|3950  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1284                                                                                                                        |     52|
|3951  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__228   |      8|
|3952  |    mac_muladd_16s_15s_26ns_26_1_1_U2158                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                 |     43|
|3953  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1283                                                                                                                        |     43|
|3954  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__307   |      8|
|3955  |    mac_muladd_16s_15s_26ns_26_1_1_U2159                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                 |     24|
|3956  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1282                                                                                                                        |     24|
|3957  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__173   |      8|
|3958  |    mac_muladd_16s_15s_26ns_26_1_1_U2160                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                 |     11|
|3959  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1281                                                                                                                        |     11|
|3960  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__21                                                                       |      8|
|3961  |    mac_muladd_16s_15s_26ns_26_1_1_U2161                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                 |     57|
|3962  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1280                                                                                                                        |     57|
|3963  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__204   |      8|
|3964  |    mac_muladd_16s_15s_26ns_26_1_1_U2162                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                 |     24|
|3965  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1279                                                                                                                        |     24|
|3966  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__153   |      8|
|3967  |    mac_muladd_16s_15s_26ns_26_1_1_U2163                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                 |     24|
|3968  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1278                                                                                                                        |     24|
|3969  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__355   |      8|
|3970  |    mac_muladd_16s_15s_26ns_26_1_1_U2164                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                 |     27|
|3971  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1277                                                                                                                        |     27|
|3972  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__123   |      8|
|3973  |    mac_muladd_16s_15s_26ns_26_1_1_U2165                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                 |     25|
|3974  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1276                                                                                                                        |     25|
|3975  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__81    |      8|
|3976  |    mac_muladd_16s_15s_26ns_26_1_1_U2166                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                 |     68|
|3977  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1275                                                                                                                        |     68|
|3978  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__116   |      8|
|3979  |    mac_muladd_16s_15s_26ns_26_1_1_U2167                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                 |     27|
|3980  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1274                                                                                                                        |     27|
|3981  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__421   |      8|
|3982  |    mac_muladd_16s_15s_26ns_26_1_1_U2168                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                 |     72|
|3983  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1273                                                                                                                        |     72|
|3984  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__436                                                                      |      8|
|3985  |    mac_muladd_16s_15s_26ns_26_1_1_U2170                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                 |     22|
|3986  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1272                                                                                                                        |     22|
|3987  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__13    |      8|
|3988  |    mac_muladd_16s_15s_26ns_26_1_1_U2171                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                 |     54|
|3989  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1271                                                                                                                        |     54|
|3990  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__423   |      8|
|3991  |    mac_muladd_16s_15s_26ns_26_1_1_U2172                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                 |     10|
|3992  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1270                                                                                                                        |     10|
|3993  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__595                                                                      |      8|
|3994  |    mac_muladd_16s_15s_26ns_26_1_1_U2173                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                 |     57|
|3995  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1269                                                                                                                        |     57|
|3996  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__146   |      8|
|3997  |    mac_muladd_16s_15s_26ns_26_1_1_U2174                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                 |    125|
|3998  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1268                                                                                                                        |    125|
|3999  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__84                                                                       |      8|
|4000  |    mac_muladd_16s_15s_26ns_26_1_1_U2175                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                 |     41|
|4001  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1267                                                                                                                        |     41|
|4002  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__635                                                                      |      8|
|4003  |    mac_muladd_16s_15s_26ns_26_1_1_U2176                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                 |     26|
|4004  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1266                                                                                                                        |     26|
|4005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4006  |    mac_muladd_16s_15s_26ns_26_1_1_U2177                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                 |     57|
|4007  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1265                                                                                                                        |     57|
|4008  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__395   |      8|
|4009  |    mac_muladd_16s_15s_26ns_26_1_1_U2178                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                 |     24|
|4010  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1264                                                                                                                        |     24|
|4011  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__260   |      8|
|4012  |    mac_muladd_16s_15s_26ns_26_1_1_U2179                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                 |     65|
|4013  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1263                                                                                                                        |     65|
|4014  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__136   |      8|
|4015  |    mac_muladd_16s_15s_26ns_26_1_1_U2180                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                 |     30|
|4016  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1262                                                                                                                        |     30|
|4017  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__246   |      8|
|4018  |    mac_muladd_16s_15s_26ns_26_1_1_U2181                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                 |     25|
|4019  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1261                                                                                                                        |     25|
|4020  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__191   |      8|
|4021  |    mac_muladd_16s_15s_26ns_26_1_1_U2182                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                 |     67|
|4022  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1260                                                                                                                        |     67|
|4023  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__314   |      8|
|4024  |    mac_muladd_16s_15s_26ns_26_1_1_U2183                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                 |     27|
|4025  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1259                                                                                                                        |     27|
|4026  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__63    |      8|
|4027  |    mac_muladd_16s_15s_26ns_26_1_1_U2184                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                 |     26|
|4028  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1258                                                                                                                        |     26|
|4029  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__106   |      8|
|4030  |    mac_muladd_16s_15s_26ns_26_1_1_U2185                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                 |     44|
|4031  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1257                                                                                                                        |     44|
|4032  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__178                                                                      |      8|
|4033  |    mac_muladd_16s_15s_26ns_26_1_1_U2186                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                 |     57|
|4034  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1256                                                                                                                        |     57|
|4035  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__264   |      8|
|4036  |    mac_muladd_16s_15s_26ns_26_1_1_U2187                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                 |     25|
|4037  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1255                                                                                                                        |     25|
|4038  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__394   |      8|
|4039  |    mac_muladd_16s_15s_26ns_26_1_1_U2188                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                 |     23|
|4040  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1254                                                                                                                        |     23|
|4041  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__453   |      8|
|4042  |    mac_muladd_16s_15s_26ns_26_1_1_U2189                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                 |     25|
|4043  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1253                                                                                                                        |     25|
|4044  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__178   |      8|
|4045  |    mac_muladd_16s_15s_26ns_26_1_1_U2190                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                 |     39|
|4046  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1252                                                                                                                        |     39|
|4047  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__25    |      8|
|4048  |    mac_muladd_16s_15s_26ns_26_1_1_U2191                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                 |     54|
|4049  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1251                                                                                                                        |     54|
|4050  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__276   |      8|
|4051  |    mac_muladd_16s_15s_26ns_26_1_1_U2192                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                 |     25|
|4052  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1250                                                                                                                        |     25|
|4053  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__187   |      8|
|4054  |    mac_muladd_16s_15s_26ns_26_1_1_U2193                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                 |     64|
|4055  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1249                                                                                                                        |     64|
|4056  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__605                                                                      |      8|
|4057  |    mac_muladd_16s_15s_26ns_26_1_1_U2194                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                 |     23|
|4058  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1248                                                                                                                        |     23|
|4059  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__265   |      8|
|4060  |    mac_muladd_16s_15s_26ns_26_1_1_U2196                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                 |     57|
|4061  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1247                                                                                                                        |     57|
|4062  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2     |      8|
|4063  |    mac_muladd_16s_15s_26ns_26_1_1_U2197                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                 |     10|
|4064  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1246                                                                                                                        |     10|
|4065  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__518                                                                      |      8|
|4066  |    mac_muladd_16s_15s_26ns_26_1_1_U2198                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                 |     56|
|4067  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1245                                                                                                                        |     56|
|4068  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__416   |      8|
|4069  |    mac_muladd_16s_15s_26ns_26_1_1_U2199                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                 |    122|
|4070  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1244                                                                                                                        |    122|
|4071  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__566                                                                      |      8|
|4072  |    mac_muladd_16s_15s_26ns_26_1_1_U2200                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                 |     41|
|4073  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1243                                                                                                                        |     41|
|4074  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__150                                                                      |      8|
|4075  |    mac_muladd_16s_15s_26ns_26_1_1_U2201                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                 |     22|
|4076  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1242                                                                                                                        |     22|
|4077  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__28    |      8|
|4078  |    mac_muladd_16s_15s_26ns_26_1_1_U2202                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                 |     53|
|4079  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1241                                                                                                                        |     53|
|4080  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__347   |      8|
|4081  |    mac_muladd_16s_15s_26ns_26_1_1_U2203                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                 |     24|
|4082  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1240                                                                                                                        |     24|
|4083  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__346   |      8|
|4084  |    mac_muladd_16s_15s_26ns_26_1_1_U2204                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                 |     64|
|4085  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1239                                                                                                                        |     64|
|4086  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__50    |      8|
|4087  |    mac_muladd_16s_15s_26ns_26_1_1_U2205                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                 |     25|
|4088  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1238                                                                                                                        |     25|
|4089  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__43    |      8|
|4090  |    mac_muladd_16s_15s_26ns_26_1_1_U2206                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                 |     42|
|4091  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1237                                                                                                                        |     42|
|4092  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__292   |      8|
|4093  |    mac_muladd_16s_15s_26ns_26_1_1_U2207                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                 |     53|
|4094  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1236                                                                                                                        |     53|
|4095  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__48    |      8|
|4096  |    mac_muladd_16s_15s_26ns_26_1_1_U2208                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                 |     23|
|4097  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1235                                                                                                                        |     23|
|4098  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__105   |      8|
|4099  |    mac_muladd_16s_15s_26ns_26_1_1_U2209                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                 |     24|
|4100  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1234                                                                                                                        |     24|
|4101  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__210   |      8|
|4102  |    mac_muladd_16s_15s_26ns_26_1_1_U2210                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                 |     31|
|4103  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1233                                                                                                                        |     31|
|4104  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__495                                                                      |      8|
|4105  |    mac_muladd_16s_15s_26ns_26_1_1_U2211                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                 |     57|
|4106  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1232                                                                                                                        |     57|
|4107  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__419   |      8|
|4108  |    mac_muladd_16s_15s_26ns_26_1_1_U2212                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                 |     25|
|4109  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1231                                                                                                                        |     25|
|4110  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__444   |      8|
|4111  |    mac_muladd_16s_15s_26ns_26_1_1_U2213                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                 |     23|
|4112  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1230                                                                                                                        |     23|
|4113  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__126   |      8|
|4114  |    mac_muladd_16s_15s_26ns_26_1_1_U2214                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                 |     59|
|4115  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1229                                                                                                                        |     59|
|4116  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__318   |      8|
|4117  |    mac_muladd_16s_15s_26ns_26_1_1_U2215                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                 |     39|
|4118  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1228                                                                                                                        |     39|
|4119  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__392   |      8|
|4120  |    mac_muladd_16s_15s_26ns_26_1_1_U2216                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                 |     37|
|4121  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1227                                                                                                                        |     37|
|4122  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__24    |      8|
|4123  |    mac_muladd_16s_15s_26ns_26_1_1_U2217                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                 |     57|
|4124  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1226                                                                                                                        |     57|
|4125  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__51    |      8|
|4126  |    mac_muladd_16s_15s_26ns_26_1_1_U2218                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                 |     42|
|4127  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1225                                                                                                                        |     42|
|4128  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__527                                                                      |      8|
|4129  |    mac_muladd_16s_15s_26ns_26_1_1_U2219                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                 |     24|
|4130  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1224                                                                                                                        |     24|
|4131  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__137   |      8|
|4132  |    mac_muladd_16s_15s_26ns_26_1_1_U2220                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                 |     56|
|4133  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1223                                                                                                                        |     56|
|4134  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__54    |      8|
|4135  |    mac_muladd_16s_15s_26ns_26_1_1_U2222                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                 |     39|
|4136  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1222                                                                                                                        |     39|
|4137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__260                                                                      |      8|
|4138  |    mac_muladd_16s_15s_26ns_26_1_1_U2223                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                 |     58|
|4139  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1221                                                                                                                        |     58|
|4140  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__399   |      8|
|4141  |    mac_muladd_16s_15s_26ns_26_1_1_U2224                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                 |    102|
|4142  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1220                                                                                                                        |    102|
|4143  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__341                                                                      |      8|
|4144  |    mac_muladd_16s_15s_26ns_26_1_1_U2225                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                 |     74|
|4145  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1219                                                                                                                        |     74|
|4146  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__688                                                                      |      8|
|4147  |    mac_muladd_16s_15s_26ns_26_1_1_U2226                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                 |     59|
|4148  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1218                                                                                                                        |     59|
|4149  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__234   |      8|
|4150  |    mac_muladd_16s_15s_26ns_26_1_1_U2227                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                 |     25|
|4151  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1217                                                                                                                        |     25|
|4152  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__339   |      8|
|4153  |    mac_muladd_16s_15s_26ns_26_1_1_U2228                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                 |     25|
|4154  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1216                                                                                                                        |     25|
|4155  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__16    |      8|
|4156  |    mac_muladd_16s_15s_26ns_26_1_1_U2229                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                 |     55|
|4157  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1215                                                                                                                        |     55|
|4158  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__39    |      8|
|4159  |    mac_muladd_16s_15s_26ns_26_1_1_U2230                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                 |     41|
|4160  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1214                                                                                                                        |     41|
|4161  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__109   |      8|
|4162  |    mac_muladd_16s_15s_26ns_26_1_1_U2231                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                 |     25|
|4163  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1213                                                                                                                        |     25|
|4164  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__240   |      8|
|4165  |    mac_muladd_16s_15s_26ns_26_1_1_U2232                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                 |     69|
|4166  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1212                                                                                                                        |     69|
|4167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__352   |      8|
|4168  |    mac_muladd_16s_15s_26ns_26_1_1_U2233                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                 |     27|
|4169  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1211                                                                                                                        |     27|
|4170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__404   |      8|
|4171  |    mac_muladd_16s_15s_26ns_26_1_1_U2234                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                 |     24|
|4172  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1210                                                                                                                        |     24|
|4173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__285   |      8|
|4174  |    mac_muladd_16s_15s_26ns_26_1_1_U2235                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                 |     11|
|4175  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1209                                                                                                                        |     11|
|4176  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__603                                                                      |      8|
|4177  |    mac_muladd_16s_15s_26ns_26_1_1_U2236                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                 |     53|
|4178  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1208                                                                                                                        |     53|
|4179  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__219   |      8|
|4180  |    mac_muladd_16s_15s_26ns_26_1_1_U2237                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                 |     24|
|4181  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1207                                                                                                                        |     24|
|4182  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__458   |      8|
|4183  |    mac_muladd_16s_15s_26ns_26_1_1_U2238                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                 |     50|
|4184  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1206                                                                                                                        |     50|
|4185  |    mac_muladd_16s_15s_26ns_26_1_1_U2239                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                 |     24|
|4186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1205                                                                                                                        |     24|
|4187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__133   |      8|
|4188  |    mac_muladd_16s_15s_26ns_26_1_1_U2240                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                 |     26|
|4189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1204                                                                                                                        |     26|
|4190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__437   |      8|
|4191  |    mac_muladd_16s_15s_26ns_26_1_1_U2241                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                 |     68|
|4192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1203                                                                                                                        |     68|
|4193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__190   |      8|
|4194  |    mac_muladd_16s_15s_26ns_26_1_1_U2242                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                 |     29|
|4195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1202                                                                                                                        |     29|
|4196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__383   |      8|
|4197  |    mac_muladd_16s_15s_26ns_26_1_1_U2243                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                 |     64|
|4198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1201                                                                                                                        |     64|
|4199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__364                                                                      |      8|
|4200  |    mac_muladd_16s_15s_26ns_26_1_1_U2244                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                 |     26|
|4201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1200                                                                                                                        |     26|
|4202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__154   |      8|
|4203  |    mac_muladd_16s_15s_26ns_26_1_1_U2245                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                 |     58|
|4204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1199                                                                                                                        |     58|
|4205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__107   |      8|
|4206  |    mac_muladd_16s_15s_26ns_26_1_1_U2246                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                 |     10|
|4207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1198                                                                                                                        |     10|
|4208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__456                                                                      |      8|
|4209  |    mac_muladd_16s_15s_26ns_26_1_1_U2248                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                 |     57|
|4210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1197                                                                                                                        |     57|
|4211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__373   |      8|
|4212  |    mac_muladd_16s_15s_26ns_26_1_1_U2249                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                 |    131|
|4213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1196                                                                                                                        |    131|
|4214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__153                                                                      |      8|
|4215  |    mac_muladd_16s_15s_26ns_26_1_1_U2250                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                 |     41|
|4216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1195                                                                                                                        |     41|
|4217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__478                                                                      |      8|
|4218  |    mac_muladd_16s_15s_26ns_26_1_1_U2251                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                 |     23|
|4219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1194                                                                                                                        |     23|
|4220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__47    |      8|
|4221  |    mac_muladd_16s_15s_26ns_26_1_1_U2252                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                 |     55|
|4222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1193                                                                                                                        |     55|
|4223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__354   |      8|
|4224  |    mac_muladd_16s_15s_26ns_26_1_1_U2253                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                 |     23|
|4225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1192                                                                                                                        |     23|
|4226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__32    |      8|
|4227  |    mac_muladd_16s_15s_26ns_26_1_1_U2254                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                 |     67|
|4228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1191                                                                                                                        |     67|
|4229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__302   |      8|
|4230  |    mac_muladd_16s_15s_26ns_26_1_1_U2255                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                 |     27|
|4231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1190                                                                                                                        |     27|
|4232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__283   |      8|
|4233  |    mac_muladd_16s_15s_26ns_26_1_1_U2256                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                 |     25|
|4234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1189                                                                                                                        |     25|
|4235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__286   |      8|
|4236  |    mac_muladd_16s_15s_26ns_26_1_1_U2257                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                 |     67|
|4237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1188                                                                                                                        |     67|
|4238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__386   |      8|
|4239  |    mac_muladd_16s_15s_26ns_26_1_1_U2258                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                 |     27|
|4240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1187                                                                                                                        |     27|
|4241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__220   |      8|
|4242  |    mac_muladd_16s_15s_26ns_26_1_1_U2259                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                 |     23|
|4243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1186                                                                                                                        |     23|
|4244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__134   |      8|
|4245  |    mac_muladd_16s_15s_26ns_26_1_1_U2260                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                 |     44|
|4246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1185                                                                                                                        |     44|
|4247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__454                                                                      |      8|
|4248  |    mac_muladd_16s_15s_26ns_26_1_1_U2261                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                 |     57|
|4249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1184                                                                                                                        |     57|
|4250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__33    |      8|
|4251  |    mac_muladd_16s_15s_26ns_26_1_1_U2262                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                 |     24|
|4252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1183                                                                                                                        |     24|
|4253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__164   |      8|
|4254  |    mac_muladd_16s_15s_26ns_26_1_1_U2263                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                 |     56|
|4255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1182                                                                                                                        |     56|
|4256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__93    |      8|
|4257  |    mac_muladd_16s_15s_26ns_26_1_1_U2264                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                 |     25|
|4258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1181                                                                                                                        |     25|
|4259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__340   |      8|
|4260  |    mac_muladd_16s_15s_26ns_26_1_1_U2265                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                 |     44|
|4261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1180                                                                                                                        |     44|
|4262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__224   |      8|
|4263  |    mac_muladd_16s_15s_26ns_26_1_1_U2266                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                 |     53|
|4264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1179                                                                                                                        |     53|
|4265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__320   |      8|
|4266  |    mac_muladd_16s_15s_26ns_26_1_1_U2267                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                 |     22|
|4267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1178                                                                                                                        |     22|
|4268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__160   |      8|
|4269  |    mac_muladd_16s_15s_26ns_26_1_1_U2268                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                 |     60|
|4270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1177                                                                                                                        |     60|
|4271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__579                                                                      |      8|
|4272  |    mac_muladd_16s_15s_26ns_26_1_1_U2269                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                 |     23|
|4273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1176                                                                                                                        |     23|
|4274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__341   |      8|
|4275  |    mac_muladd_16s_15s_26ns_26_1_1_U2270                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                 |     57|
|4276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1175                                                                                                                        |     57|
|4277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__104   |      8|
|4278  |    mac_muladd_16s_15s_26ns_26_1_1_U2271                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                 |     10|
|4279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1174                                                                                                                        |     10|
|4280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__37                                                                       |      8|
|4281  |    mac_muladd_16s_15s_26ns_26_1_1_U2272                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                 |     57|
|4282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1173                                                                                                                        |     57|
|4283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__203   |      8|
|4284  |    mac_muladd_16s_15s_26ns_26_1_1_U2274                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                 |    131|
|4285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1172                                                                                                                        |    131|
|4286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__587                                                                      |      8|
|4287  |    mac_muladd_16s_15s_26ns_26_1_1_U2275                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                 |     41|
|4288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1171                                                                                                                        |     41|
|4289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__51                                                                       |      8|
|4290  |    mac_muladd_16s_15s_26ns_26_1_1_U2276                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                 |     25|
|4291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1170                                                                                                                        |     25|
|4292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__83    |      8|
|4293  |    mac_muladd_16s_15s_26ns_26_1_1_U2277                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                 |     57|
|4294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1169                                                                                                                        |     57|
|4295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10    |      8|
|4296  |    mac_muladd_16s_15s_26ns_26_1_1_U2278                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                 |     25|
|4297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1168                                                                                                                        |     25|
|4298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__85    |      8|
|4299  |    mac_muladd_16s_15s_26ns_26_1_1_U2279                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                 |     68|
|4300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1167                                                                                                                        |     68|
|4301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__127   |      8|
|4302  |    mac_muladd_16s_15s_26ns_26_1_1_U2280                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                 |     27|
|4303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1166                                                                                                                        |     27|
|4304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__350   |      8|
|4305  |    mac_muladd_16s_15s_26ns_26_1_1_U2281                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                 |     25|
|4306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1165                                                                                                                        |     25|
|4307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__256   |      8|
|4308  |    mac_muladd_16s_15s_26ns_26_1_1_U2282                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                 |     68|
|4309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1164                                                                                                                        |     68|
|4310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__441   |      8|
|4311  |    mac_muladd_16s_15s_26ns_26_1_1_U2283                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                 |     27|
|4312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1163                                                                                                                        |     27|
|4313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__358   |      8|
|4314  |    mac_muladd_16s_15s_26ns_26_1_1_U2284                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                 |     24|
|4315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1162                                                                                                                        |     24|
|4316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__217   |      8|
|4317  |    mac_muladd_16s_15s_26ns_26_1_1_U2285                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                 |     42|
|4318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1161                                                                                                                        |     42|
|4319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__149                                                                      |      8|
|4320  |    mac_muladd_16s_15s_26ns_26_1_1_U2286                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                 |     57|
|4321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1160                                                                                                                        |     57|
|4322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__192   |      8|
|4323  |    mac_muladd_16s_15s_26ns_26_1_1_U2287                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                 |     23|
|4324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1159                                                                                                                        |     23|
|4325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__239   |      8|
|4326  |    mac_muladd_16s_15s_26ns_26_1_1_U2288                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                 |     57|
|4327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1158                                                                                                                        |     57|
|4328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__322   |      8|
|4329  |    mac_muladd_16s_15s_26ns_26_1_1_U2289                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                 |     24|
|4330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1157                                                                                                                        |     24|
|4331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__113   |      8|
|4332  |    mac_muladd_16s_15s_26ns_26_1_1_U2290                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                 |     52|
|4333  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1156                                                                                                                        |     52|
|4334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__363   |      8|
|4335  |    mac_muladd_16s_15s_26ns_26_1_1_U2291                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                 |     24|
|4336  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1155                                                                                                                        |     24|
|4337  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__357   |      8|
|4338  |    mac_muladd_16s_15s_26ns_26_1_1_U2292                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                 |     43|
|4339  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1154                                                                                                                        |     43|
|4340  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__443   |      8|
|4341  |    mac_muladd_16s_15s_26ns_26_1_1_U2293                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                 |     60|
|4342  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1153                                                                                                                        |     60|
|4343  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__12                                                                       |      8|
|4344  |    mac_muladd_16s_15s_26ns_26_1_1_U2294                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                 |     23|
|4345  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1152                                                                                                                        |     23|
|4346  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__49    |      8|
|4347  |    mac_muladd_16s_15s_26ns_26_1_1_U2295                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                 |     57|
|4348  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1151                                                                                                                        |     57|
|4349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__195   |      8|
|4350  |    mac_muladd_16s_15s_26ns_26_1_1_U2296                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                 |     10|
|4351  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1150                                                                                                                        |     10|
|4352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__86                                                                       |      8|
|4353  |    mac_muladd_16s_15s_26ns_26_1_1_U2297                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                 |     57|
|4354  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1149                                                                                                                        |     57|
|4355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__26    |      8|
|4356  |    mac_muladd_16s_15s_26ns_26_1_1_U2298                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                 |    136|
|4357  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1148                                                                                                                        |    136|
|4358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__444                                                                      |      8|
|4359  |    mac_muladd_16s_15s_26ns_26_1_1_U2300                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                 |     73|
|4360  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1147                                                                                                                        |     73|
|4361  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__247                                                                      |      8|
|4362  |    mac_muladd_16s_15s_26ns_26_1_1_U2301                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                 |     24|
|4363  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1146                                                                                                                        |     24|
|4364  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__267   |      8|
|4365  |    mac_muladd_16s_15s_26ns_26_1_1_U2302                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                 |     57|
|4366  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1145                                                                                                                        |     57|
|4367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__211   |      8|
|4368  |    mac_muladd_16s_15s_26ns_26_1_1_U2303                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                 |     24|
|4369  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1144                                                                                                                        |     24|
|4370  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__381   |      8|
|4371  |    mac_muladd_16s_15s_26ns_26_1_1_U2304                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                 |     54|
|4372  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1143                                                                                                                        |     54|
|4373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__262   |      8|
|4374  |    mac_muladd_16s_15s_26ns_26_1_1_U2305                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                 |     43|
|4375  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1142                                                                                                                        |     43|
|4376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__201   |      8|
|4377  |    mac_muladd_16s_15s_26ns_26_1_1_U2306                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                 |     24|
|4378  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1141                                                                                                                        |     24|
|4379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__268   |      8|
|4380  |    mac_muladd_16s_15s_26ns_26_1_1_U2307                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                 |     52|
|4381  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1140                                                                                                                        |     52|
|4382  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__313   |      8|
|4383  |    mac_muladd_16s_15s_26ns_26_1_1_U2308                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                 |     44|
|4384  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1139                                                                                                                        |     44|
|4385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__84    |      8|
|4386  |    mac_muladd_16s_15s_26ns_26_1_1_U2309                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                 |     24|
|4387  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1138                                                                                                                        |     24|
|4388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__149   |      8|
|4389  |    mac_muladd_16s_15s_26ns_26_1_1_U2310                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                 |     30|
|4390  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1137                                                                                                                        |     30|
|4391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__443                                                                      |      8|
|4392  |    mac_muladd_16s_15s_26ns_26_1_1_U2311                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                 |     57|
|4393  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1136                                                                                                                        |     57|
|4394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__389   |      8|
|4395  |    mac_muladd_16s_15s_26ns_26_1_1_U2312                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                 |     24|
|4396  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1135                                                                                                                        |     24|
|4397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__57    |      8|
|4398  |    mac_muladd_16s_15s_26ns_26_1_1_U2313                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                 |     24|
|4399  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1134                                                                                                                        |     24|
|4400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__402   |      8|
|4401  |    mac_muladd_16s_15s_26ns_26_1_1_U2314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                 |     58|
|4402  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1133                                                                                                                        |     58|
|4403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__367   |      8|
|4404  |    mac_muladd_16s_15s_26ns_26_1_1_U2315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                 |     43|
|4405  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1132                                                                                                                        |     43|
|4406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__365   |      8|
|4407  |    mac_muladd_16s_15s_26ns_26_1_1_U2316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                 |     50|
|4408  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1131                                                                                                                        |     50|
|4409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__400   |      8|
|4410  |    mac_muladd_16s_15s_26ns_26_1_1_U2317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                 |     23|
|4411  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1130                                                                                                                        |     23|
|4412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__233   |      8|
|4413  |    mac_muladd_16s_15s_26ns_26_1_1_U2318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                 |     42|
|4414  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1129                                                                                                                        |     42|
|4415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__221                                                                      |      8|
|4416  |    mac_muladd_16s_15s_26ns_26_1_1_U2319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                 |     27|
|4417  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1128                                                                                                                        |     27|
|4418  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__440   |      8|
|4419  |    mac_muladd_16s_15s_26ns_26_1_1_U2320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                 |     56|
|4420  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1127                                                                                                                        |     56|
|4421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__411   |      8|
|4422  |    mac_muladd_16s_15s_26ns_26_1_1_U2321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                 |     29|
|4423  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1126                                                                                                                        |     29|
|4424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__77                                                                       |      8|
|4425  |    mac_muladd_16s_15s_26ns_26_1_1_U2322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                 |     60|
|4426  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1125                                                                                                                        |     60|
|4427  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__449   |      8|
|4428  |    mac_muladd_16s_15s_26ns_26_1_1_U2323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                 |    102|
|4429  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1124                                                                                                                        |    102|
|4430  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__173                                                                      |      8|
|4431  |    mac_muladd_16s_15s_26ns_26_1_1_U2324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                 |     59|
|4432  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1123                                                                                                                        |     59|
|4433  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__589                                                                      |      8|
|4434  |    mac_muladd_16s_15s_26ns_26_1_1_U2326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                 |     25|
|4435  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1122                                                                                                                        |     25|
|4436  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__303   |      8|
|4437  |    mac_muladd_16s_15s_26ns_26_1_1_U2327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                 |     55|
|4438  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1121                                                                                                                        |     55|
|4439  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__277   |      8|
|4440  |    mac_muladd_16s_15s_26ns_26_1_1_U2328                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                 |     24|
|4441  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1120                                                                                                                        |     24|
|4442  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__390   |      8|
|4443  |    mac_muladd_16s_15s_26ns_26_1_1_U2329                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                 |     65|
|4444  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1119                                                                                                                        |     65|
|4445  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__176   |      8|
|4446  |    mac_muladd_16s_15s_26ns_26_1_1_U2330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                 |     26|
|4447  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1118                                                                                                                        |     26|
|4448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__161   |      8|
|4449  |    mac_muladd_16s_15s_26ns_26_1_1_U2331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                 |     25|
|4450  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1117                                                                                                                        |     25|
|4451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__321   |      8|
|4452  |    mac_muladd_16s_15s_26ns_26_1_1_U2332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                 |     67|
|4453  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1116                                                                                                                        |     67|
|4454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__409   |      8|
|4455  |    mac_muladd_16s_15s_26ns_26_1_1_U2333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                 |     26|
|4456  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1115                                                                                                                        |     26|
|4457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__460   |      8|
|4458  |    mac_muladd_16s_15s_26ns_26_1_1_U2334                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                 |     55|
|4459  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1114                                                                                                                        |     55|
|4460  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11    |      8|
|4461  |    mac_muladd_16s_15s_26ns_26_1_1_U2335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                 |     11|
|4462  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1113                                                                                                                        |     11|
|4463  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__676                                                                      |      8|
|4464  |    mac_muladd_16s_15s_26ns_26_1_1_U2336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                 |     24|
|4465  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1112                                                                                                                        |     24|
|4466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__186   |      8|
|4467  |    mac_muladd_16s_15s_26ns_26_1_1_U2337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                 |     24|
|4468  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1111                                                                                                                        |     24|
|4469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__243   |      8|
|4470  |    mac_muladd_16s_15s_26ns_26_1_1_U2338                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                 |     26|
|4471  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1110                                                                                                                        |     26|
|4472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__177   |      8|
|4473  |    mac_muladd_16s_15s_26ns_26_1_1_U2339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                 |     28|
|4474  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1109                                                                                                                        |     28|
|4475  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__435   |      8|
|4476  |    mac_muladd_16s_15s_26ns_26_1_1_U2340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                 |     22|
|4477  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1108                                                                                                                        |     22|
|4478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__252   |      8|
|4479  |    mac_muladd_16s_15s_26ns_26_1_1_U2341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                 |     65|
|4480  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1107                                                                                                                        |     65|
|4481  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__86    |      8|
|4482  |    mac_muladd_16s_15s_26ns_26_1_1_U2342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                 |     23|
|4483  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1106                                                                                                                        |     23|
|4484  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__384   |      8|
|4485  |    mac_muladd_16s_15s_26ns_26_1_1_U2343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                 |     63|
|4486  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1105                                                                                                                        |     63|
|4487  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__338                                                                      |      8|
|4488  |    mac_muladd_16s_15s_26ns_26_1_1_U2344                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                 |     22|
|4489  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1104                                                                                                                        |     22|
|4490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__170   |      8|
|4491  |    mac_muladd_16s_15s_26ns_26_1_1_U2345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                 |     56|
|4492  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1103                                                                                                                        |     56|
|4493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__120   |      8|
|4494  |    mac_muladd_16s_15s_26ns_26_1_1_U2346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                 |     10|
|4495  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1102                                                                                                                        |     10|
|4496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__572                                                                      |      8|
|4497  |    mac_muladd_16s_15s_26ns_26_1_1_U2347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                 |     56|
|4498  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1101                                                                                                                        |     56|
|4499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__269   |      8|
|4500  |    mac_muladd_16s_15s_26ns_26_1_1_U2348                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                 |    120|
|4501  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1100                                                                                                                        |    120|
|4502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__479                                                                      |      8|
|4503  |    mac_muladd_16s_15s_26ns_26_1_1_U2349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                 |     41|
|4504  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1099                                                                                                                        |     41|
|4505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__145                                                                      |      8|
|4506  |    mac_muladd_16s_15s_26ns_26_1_1_U2350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                 |     24|
|4507  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1098                                                                                                                        |     24|
|4508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__254   |      8|
|4509  |    mac_muladd_16s_15s_26ns_26_1_1_U2352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                 |     57|
|4510  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1097                                                                                                                        |     57|
|4511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__77    |      8|
|4512  |    mac_muladd_16s_15s_26ns_26_1_1_U2353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                 |     26|
|4513  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1096                                                                                                                        |     26|
|4514  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__263   |      8|
|4515  |    mac_muladd_16s_15s_26ns_26_1_1_U2354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                 |     66|
|4516  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1095                                                                                                                        |     66|
|4517  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__259   |      8|
|4518  |    mac_muladd_16s_15s_26ns_26_1_1_U2355                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                 |     26|
|4519  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1094                                                                                                                        |     26|
|4520  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__44    |      8|
|4521  |    mac_muladd_16s_15s_26ns_26_1_1_U2356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                 |     22|
|4522  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1093                                                                                                                        |     22|
|4523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__89    |      8|
|4524  |    mac_muladd_16s_15s_26ns_26_1_1_U2357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                 |     52|
|4525  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1092                                                                                                                        |     52|
|4526  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__59    |      8|
|4527  |    mac_muladd_16s_15s_26ns_26_1_1_U2358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                 |     39|
|4528  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1091                                                                                                                        |     39|
|4529  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__75    |      8|
|4530  |    mac_muladd_16s_15s_26ns_26_1_1_U2359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                 |     25|
|4531  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1090                                                                                                                        |     25|
|4532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__101   |      8|
|4533  |    mac_muladd_16s_15s_26ns_26_1_1_U2360                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                 |     31|
|4534  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1089                                                                                                                        |     31|
|4535  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__4                                                                        |      8|
|4536  |    mac_muladd_16s_15s_26ns_26_1_1_U2361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                 |     58|
|4537  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1088                                                                                                                        |     58|
|4538  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__371   |      8|
|4539  |    mac_muladd_16s_15s_26ns_26_1_1_U2362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_556                                                                                                                                 |     25|
|4540  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1087                                                                                                                        |     25|
|4541  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__189   |      8|
|4542  |    mac_muladd_16s_15s_26ns_26_1_1_U2363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_557                                                                                                                                 |     24|
|4543  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1086                                                                                                                        |     24|
|4544  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__408   |      8|
|4545  |    mac_muladd_16s_15s_26ns_26_1_1_U2364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_558                                                                                                                                 |     23|
|4546  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1085                                                                                                                        |     23|
|4547  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__325   |      8|
|4548  |    mac_muladd_16s_15s_26ns_26_1_1_U2365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_559                                                                                                                                 |     23|
|4549  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1084                                                                                                                        |     23|
|4550  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__359   |      8|
|4551  |    mac_muladd_16s_15s_26ns_26_1_1_U2366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_560                                                                                                                                 |     69|
|4552  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1083                                                                                                                        |     69|
|4553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__369   |      8|
|4554  |    mac_muladd_16s_15s_26ns_26_1_1_U2367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_561                                                                                                                                 |     23|
|4555  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1082                                                                                                                        |     23|
|4556  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__376   |      8|
|4557  |    mac_muladd_16s_15s_26ns_26_1_1_U2368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_562                                                                                                                                 |     44|
|4558  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1081                                                                                                                        |     44|
|4559  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__179                                                                      |      8|
|4560  |    mac_muladd_16s_15s_26ns_26_1_1_U2369                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_563                                                                                                                                 |     23|
|4561  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1080                                                                                                                        |     23|
|4562  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__275   |      8|
|4563  |    mac_muladd_16s_15s_26ns_26_1_1_U2370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_564                                                                                                                                 |     59|
|4564  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1079                                                                                                                        |     59|
|4565  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__60    |      8|
|4566  |    mac_muladd_16s_15s_26ns_26_1_1_U2371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_565                                                                                                                                 |     40|
|4567  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1078                                                                                                                        |     40|
|4568  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__99                                                                       |      8|
|4569  |    mac_muladd_16s_15s_26ns_26_1_1_U2372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_566                                                                                                                                 |     58|
|4570  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1077                                                                                                                        |     58|
|4571  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__213   |      8|
|4572  |    mac_muladd_16s_15s_26ns_26_1_1_U2373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_567                                                                                                                                 |    102|
|4573  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1076                                                                                                                        |    102|
|4574  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__556                                                                      |      8|
|4575  |    mac_muladd_16s_15s_26ns_26_1_1_U2374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_568                                                                                                                                 |     74|
|4576  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1075                                                                                                                        |     74|
|4577  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__702                                                                      |      8|
|4578  |    mac_muladd_16s_15s_26ns_26_1_1_U2375                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_569                                                                                                                                 |     22|
|4579  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1074                                                                                                                        |     22|
|4580  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9     |      8|
|4581  |    mac_muladd_16s_15s_26ns_26_1_1_U2376                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_570                                                                                                                                 |     58|
|4582  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1073                                                                                                                        |     58|
|4583  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__466   |      8|
|4584  |    mac_muladd_16s_15s_26ns_26_1_1_U2378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_571                                                                                                                                 |     24|
|4585  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1072                                                                                                                        |     24|
|4586  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__310   |      8|
|4587  |    mac_muladd_16s_15s_26ns_26_1_1_U2379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_572                                                                                                                                 |     68|
|4588  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1071                                                                                                                        |     68|
|4589  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__450   |      8|
|4590  |    mac_muladd_16s_15s_26ns_26_1_1_U2380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_573                                                                                                                                 |     29|
|4591  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1070                                                                                                                        |     29|
|4592  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__167   |      8|
|4593  |    mac_muladd_16s_15s_26ns_26_1_1_U2381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_574                                                                                                                                 |     23|
|4594  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1069                                                                                                                        |     23|
|4595  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__226   |      8|
|4596  |    mac_muladd_16s_15s_26ns_26_1_1_U2382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_575                                                                                                                                 |     68|
|4597  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1068                                                                                                                        |     68|
|4598  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__139   |      8|
|4599  |    mac_muladd_16s_15s_26ns_26_1_1_U2383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_576                                                                                                                                 |     25|
|4600  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1067                                                                                                                        |     25|
|4601  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__76    |      8|
|4602  |    mac_muladd_16s_15s_26ns_26_1_1_U2384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_577                                                                                                                                 |     24|
|4603  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1066                                                                                                                        |     24|
|4604  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__143   |      8|
|4605  |    mac_muladd_16s_15s_26ns_26_1_1_U2385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_578                                                                                                                                 |     10|
|4606  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1065                                                                                                                        |     10|
|4607  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__359                                                                      |      8|
|4608  |    mac_muladd_16s_15s_26ns_26_1_1_U2386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_579                                                                                                                                 |     58|
|4609  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1064                                                                                                                        |     58|
|4610  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__115   |      8|
|4611  |    mac_muladd_16s_15s_26ns_26_1_1_U2387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_580                                                                                                                                 |     26|
|4612  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1063                                                                                                                        |     26|
|4613  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__287   |      8|
|4614  |    mac_muladd_16s_15s_26ns_26_1_1_U2388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_581                                                                                                                                 |     17|
|4615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1062                                                                                                                        |     17|
|4616  |    mac_muladd_16s_15s_26ns_26_1_1_U2389                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_582                                                                                                                                 |     22|
|4617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1061                                                                                                                        |     22|
|4618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__65    |      8|
|4619  |    mac_muladd_16s_15s_26ns_26_1_1_U2390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_583                                                                                                                                 |     26|
|4620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1060                                                                                                                        |     26|
|4621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__461   |      8|
|4622  |    mac_muladd_16s_15s_26ns_26_1_1_U2391                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_584                                                                                                                                 |     66|
|4623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1059                                                                                                                        |     66|
|4624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__129   |      8|
|4625  |    mac_muladd_16s_15s_26ns_26_1_1_U2392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_585                                                                                                                                 |     24|
|4626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1058                                                                                                                        |     24|
|4627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__442   |      8|
|4628  |    mac_muladd_16s_15s_26ns_26_1_1_U2393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_586                                                                                                                                 |     60|
|4629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1057                                                                                                                        |     60|
|4630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__271                                                                      |      8|
|4631  |    mac_muladd_16s_15s_26ns_26_1_1_U2394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_587                                                                                                                                 |     22|
|4632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1056                                                                                                                        |     22|
|4633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__111   |      8|
|4634  |    mac_muladd_16s_15s_26ns_26_1_1_U2395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_588                                                                                                                                 |     57|
|4635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1055                                                                                                                        |     57|
|4636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__152   |      8|
|4637  |    mac_muladd_16s_15s_26ns_26_1_1_U2396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_589                                                                                                                                 |     10|
|4638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1054                                                                                                                        |     10|
|4639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__485                                                                      |      8|
|4640  |    mac_muladd_16s_15s_26ns_26_1_1_U2397                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_590                                                                                                                                 |     58|
|4641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1053                                                                                                                        |     58|
|4642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__171   |      8|
|4643  |    mac_muladd_16s_15s_26ns_26_1_1_U2398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_591                                                                                                                                 |    134|
|4644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1052                                                                                                                        |    134|
|4645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__584                                                                      |      8|
|4646  |    mac_muladd_16s_15s_26ns_26_1_1_U2399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_592                                                                                                                                 |     73|
|4647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1051                                                                                                                        |     73|
|4648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__110                                                                      |      8|
|4649  |    mac_muladd_16s_15s_26ns_26_1_1_U2400                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_593                                                                                                                                 |     25|
|4650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1050                                                                                                                        |     25|
|4651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__457   |      8|
|4652  |    mac_muladd_16s_15s_26ns_26_1_1_U2401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_594                                                                                                                                 |     54|
|4653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1049                                                                                                                        |     54|
|4654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__103   |      8|
|4655  |    mac_muladd_16s_15s_26ns_26_1_1_U2402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_595                                                                                                                                 |     24|
|4656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1048                                                                                                                        |     24|
|4657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__166   |      8|
|4658  |    mac_muladd_16s_15s_26ns_26_1_1_U2404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_596                                                                                                                                 |     70|
|4659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1047                                                                                                                        |     70|
|4660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__46    |      8|
|4661  |    mac_muladd_16s_15s_26ns_26_1_1_U2405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_597                                                                                                                                 |     28|
|4662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1046                                                                                                                        |     28|
|4663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__420   |      8|
|4664  |    mac_muladd_16s_15s_26ns_26_1_1_U2406                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_598                                                                                                                                 |     34|
|4665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1045                                                                                                                        |     34|
|4666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__431   |      8|
|4667  |    mac_muladd_16s_15s_26ns_26_1_1_U2407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_599                                                                                                                                 |     52|
|4668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1044                                                                                                                        |     52|
|4669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__361   |      8|
|4670  |    mac_muladd_16s_15s_26ns_26_1_1_U2408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_600                                                                                                                                 |     25|
|4671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1043                                                                                                                        |     25|
|4672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__31    |      8|
|4673  |    mac_muladd_16s_15s_26ns_26_1_1_U2409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_601                                                                                                                                 |     22|
|4674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1042                                                                                                                        |     22|
|4675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__198   |      8|
|4676  |    mac_muladd_16s_15s_26ns_26_1_1_U2410                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_602                                                                                                                                 |     11|
|4677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1041                                                                                                                        |     11|
|4678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__498                                                                      |      8|
|4679  |    mac_muladd_16s_15s_26ns_26_1_1_U2411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_603                                                                                                                                 |     58|
|4680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1040                                                                                                                        |     58|
|4681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__230   |      8|
|4682  |    mac_muladd_16s_15s_26ns_26_1_1_U2412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_604                                                                                                                                 |     24|
|4683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1039                                                                                                                        |     24|
|4684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__61    |      8|
|4685  |    mac_muladd_16s_15s_26ns_26_1_1_U2413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_605                                                                                                                                 |     15|
|4686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1038                                                                                                                        |     15|
|4687  |    mac_muladd_16s_15s_26ns_26_1_1_U2414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_606                                                                                                                                 |     23|
|4688  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1037                                                                                                                        |     23|
|4689  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__197   |      8|
|4690  |    mac_muladd_16s_15s_26ns_26_1_1_U2415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_607                                                                                                                                 |     26|
|4691  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1036                                                                                                                        |     26|
|4692  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__462   |      8|
|4693  |    mac_muladd_16s_15s_26ns_26_1_1_U2416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_608                                                                                                                                 |     55|
|4694  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1035                                                                                                                        |     55|
|4695  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__92    |      8|
|4696  |    mac_muladd_16s_15s_26ns_26_1_1_U2417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_609                                                                                                                                 |     39|
|4697  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1034                                                                                                                        |     39|
|4698  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__35    |      8|
|4699  |    mac_muladd_16s_15s_26ns_26_1_1_U2418                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_610                                                                                                                                 |     74|
|4700  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1033                                                                                                                        |     74|
|4701  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__427                                                                      |      8|
|4702  |    mac_muladd_16s_15s_26ns_26_1_1_U2419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_611                                                                                                                                 |     25|
|4703  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1032                                                                                                                        |     25|
|4704  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__237   |      8|
|4705  |    mac_muladd_16s_15s_26ns_26_1_1_U2420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_612                                                                                                                                 |     58|
|4706  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1031                                                                                                                        |     58|
|4707  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__446   |      8|
|4708  |    mac_muladd_16s_15s_26ns_26_1_1_U2421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_613                                                                                                                                 |     11|
|4709  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1030                                                                                                                        |     11|
|4710  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__608                                                                      |      8|
|4711  |    mac_muladd_16s_15s_26ns_26_1_1_U2422                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_614                                                                                                                                 |     56|
|4712  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1029                                                                                                                        |     56|
|4713  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__182   |      8|
|4714  |    mac_muladd_16s_15s_26ns_26_1_1_U2423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_615                                                                                                                                 |    135|
|4715  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1028                                                                                                                        |    135|
|4716  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__49                                                                       |      8|
|4717  |    mac_muladd_16s_15s_26ns_26_1_1_U2424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_616                                                                                                                                 |     41|
|4718  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1027                                                                                                                        |     41|
|4719  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__417                                                                      |      8|
|4720  |    mac_muladd_16s_15s_26ns_26_1_1_U2425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_617                                                                                                                                 |     25|
|4721  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1026                                                                                                                        |     25|
|4722  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__308   |      8|
|4723  |    mac_muladd_16s_15s_26ns_26_1_1_U2426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_618                                                                                                                                 |     57|
|4724  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1025                                                                                                                        |     57|
|4725  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__253   |      8|
|4726  |    mac_muladd_16s_15s_26ns_26_1_1_U2427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_619                                                                                                                                 |     37|
|4727  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1024                                                                                                                        |     37|
|4728  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__231   |      8|
|4729  |    mac_muladd_16s_15s_26ns_26_1_1_U2428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_620                                                                                                                                 |     55|
|4730  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1023                                                                                                                        |     55|
|4731  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__337   |      8|
|4732  |    mac_muladd_16s_15s_26ns_26_1_1_U2430                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_621                                                                                                                                 |     28|
|4733  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1022                                                                                                                        |     28|
|4734  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__223   |      8|
|4735  |    mac_muladd_16s_15s_26ns_26_1_1_U2431                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_622                                                                                                                                 |     23|
|4736  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1021                                                                                                                        |     23|
|4737  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__301   |      8|
|4738  |    mac_muladd_16s_15s_26ns_26_1_1_U2432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_623                                                                                                                                 |     67|
|4739  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1020                                                                                                                        |     67|
|4740  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__255   |      8|
|4741  |    mac_muladd_16s_15s_26ns_26_1_1_U2433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_624                                                                                                                                 |     27|
|4742  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1019                                                                                                                        |     27|
|4743  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__334   |      8|
|4744  |    mac_muladd_16s_15s_26ns_26_1_1_U2434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_625                                                                                                                                 |     23|
|4745  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1018                                                                                                                        |     23|
|4746  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__90    |      8|
|4747  |    mac_muladd_16s_15s_26ns_26_1_1_U2435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_626                                                                                                                                 |     28|
|4748  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1017                                                                                                                        |     28|
|4749  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__571                                                                      |      8|
|4750  |    mac_muladd_16s_15s_26ns_26_1_1_U2436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_627                                                                                                                                 |     58|
|4751  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1016                                                                                                                        |     58|
|4752  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__348   |      8|
|4753  |    mac_muladd_16s_15s_26ns_26_1_1_U2437                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_628                                                                                                                                 |     23|
|4754  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1015                                                                                                                        |     23|
|4755  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__282   |      8|
|4756  |    mac_muladd_16s_15s_26ns_26_1_1_U2438                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_629                                                                                                                                 |     25|
|4757  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1014                                                                                                                        |     25|
|4758  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__72    |      8|
|4759  |    mac_muladd_16s_15s_26ns_26_1_1_U2439                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_630                                                                                                                                 |     23|
|4760  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1013                                                                                                                        |     23|
|4761  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__407   |      8|
|4762  |    mac_muladd_16s_15s_26ns_26_1_1_U2440                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_631                                                                                                                                 |     25|
|4763  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1012                                                                                                                        |     25|
|4764  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__131   |      8|
|4765  |    mac_muladd_16s_15s_26ns_26_1_1_U2441                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_632                                                                                                                                 |     68|
|4766  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1011                                                                                                                        |     68|
|4767  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__151   |      8|
|4768  |    mac_muladd_16s_15s_26ns_26_1_1_U2442                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_633                                                                                                                                 |     27|
|4769  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1010                                                                                                                        |     27|
|4770  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__180   |      8|
|4771  |    mac_muladd_16s_15s_26ns_26_1_1_U2443                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_634                                                                                                                                 |     42|
|4772  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1009                                                                                                                        |     42|
|4773  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__382                                                                      |      8|
|4774  |    mac_muladd_16s_15s_26ns_26_1_1_U2444                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_635                                                                                                                                 |     24|
|4775  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1008                                                                                                                        |     24|
|4776  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__266   |      8|
|4777  |    mac_muladd_16s_15s_26ns_26_1_1_U2445                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_636                                                                                                                                 |     55|
|4778  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1007                                                                                                                        |     55|
|4779  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__145   |      8|
|4780  |    mac_muladd_16s_15s_26ns_26_1_1_U2446                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_637                                                                                                                                 |     41|
|4781  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1006                                                                                                                        |     41|
|4782  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__327                                                                      |      8|
|4783  |    mac_muladd_16s_15s_26ns_26_1_1_U2447                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_638                                                                                                                                 |     57|
|4784  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1005                                                                                                                        |     57|
|4785  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__434   |      8|
|4786  |    mac_muladd_16s_15s_26ns_26_1_1_U2448                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_639                                                                                                                                 |    102|
|4787  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1004                                                                                                                        |    102|
|4788  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__1                                                                        |      8|
|4789  |    mac_muladd_16s_15s_26ns_26_1_1_U2449                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_640                                                                                                                                 |     70|
|4790  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1003                                                                                                                        |     70|
|4791  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__459                                                                      |      8|
|4792  |    mac_muladd_16s_15s_26ns_26_1_1_U2450                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_641                                                                                                                                 |     25|
|4793  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1002                                                                                                                        |     25|
|4794  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__362   |      8|
|4795  |    mac_muladd_16s_15s_26ns_26_1_1_U2451                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_642                                                                                                                                 |     56|
|4796  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1001                                                                                                                        |     56|
|4797  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__55    |      8|
|4798  |    mac_muladd_16s_15s_26ns_26_1_1_U2452                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_643                                                                                                                                 |     25|
|4799  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_1000                                                                                                                        |     25|
|4800  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__199   |      8|
|4801  |    mac_muladd_16s_15s_26ns_26_1_1_U2453                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_644                                                                                                                                 |     68|
|4802  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_999                                                                                                                         |     68|
|4803  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__132   |      8|
|4804  |    mac_muladd_16s_15s_26ns_26_1_1_U2454                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_645                                                                                                                                 |     26|
|4805  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_998                                                                                                                         |     26|
|4806  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__188   |      8|
|4807  |    mac_muladd_16s_15s_26ns_26_1_1_U2456                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_646                                                                                                                                 |     35|
|4808  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_997                                                                                                                         |     35|
|4809  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__34    |      8|
|4810  |    mac_muladd_16s_15s_26ns_26_1_1_U2457                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_647                                                                                                                                 |     56|
|4811  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_996                                                                                                                         |     56|
|4812  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__388   |      8|
|4813  |    mac_muladd_16s_15s_26ns_26_1_1_U2458                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_648                                                                                                                                 |     29|
|4814  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_995                                                                                                                         |     29|
|4815  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__78    |      8|
|4816  |    mac_muladd_16s_15s_26ns_26_1_1_U2459                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_649                                                                                                                                 |     23|
|4817  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_994                                                                                                                         |     23|
|4818  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__232   |      8|
|4819  |    mac_muladd_16s_15s_26ns_26_1_1_U2460                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_650                                                                                                                                 |     11|
|4820  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_993                                                                                                                         |     11|
|4821  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__588                                                                      |      8|
|4822  |    mac_muladd_16s_15s_26ns_26_1_1_U2461                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_651                                                                                                                                 |     56|
|4823  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_992                                                                                                                         |     56|
|4824  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__327   |      8|
|4825  |    mac_muladd_16s_15s_26ns_26_1_1_U2462                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_652                                                                                                                                 |     24|
|4826  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_991                                                                                                                         |     24|
|4827  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__118   |      8|
|4828  |    mac_muladd_16s_15s_26ns_26_1_1_U2463                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_653                                                                                                                                 |     20|
|4829  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_990                                                                                                                         |     20|
|4830  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__284   |      8|
|4831  |    mac_muladd_16s_15s_26ns_26_1_1_U2464                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_654                                                                                                                                 |     27|
|4832  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_989                                                                                                                         |     27|
|4833  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__250   |      8|
|4834  |    mac_muladd_16s_15s_26ns_26_1_1_U2465                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_655                                                                                                                                 |     22|
|4835  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_988                                                                                                                         |     22|
|4836  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__377   |      8|
|4837  |    mac_muladd_16s_15s_26ns_26_1_1_U2466                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_656                                                                                                                                 |     67|
|4838  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_987                                                                                                                         |     67|
|4839  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__315   |      8|
|4840  |    mac_muladd_16s_15s_26ns_26_1_1_U2467                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_657                                                                                                                                 |     26|
|4841  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_986                                                                                                                         |     26|
|4842  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__426   |      8|
|4843  |    mac_muladd_16s_15s_26ns_26_1_1_U2468                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_658                                                                                                                                 |     64|
|4844  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_985                                                                                                                         |     64|
|4845  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__252                                                                      |      8|
|4846  |    mac_muladd_16s_15s_26ns_26_1_1_U2469                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_659                                                                                                                                 |     21|
|4847  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_984                                                                                                                         |     21|
|4848  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__56    |      8|
|4849  |    mac_muladd_16s_15s_26ns_26_1_1_U2470                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_660                                                                                                                                 |     58|
|4850  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_983                                                                                                                         |     58|
|4851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__455   |      8|
|4852  |    mac_muladd_16s_15s_26ns_26_1_1_U2471                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_661                                                                                                                                 |     10|
|4853  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_982                                                                                                                         |     10|
|4854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__488                                                                      |      8|
|4855  |    mac_muladd_16s_15s_26ns_26_1_1_U2472                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_662                                                                                                                                 |     58|
|4856  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_981                                                                                                                         |     58|
|4857  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__79    |      8|
|4858  |    mac_muladd_16s_15s_26ns_26_1_1_U2473                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_663                                                                                                                                 |    136|
|4859  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_980                                                                                                                         |    136|
|4860  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__473                                                                      |      8|
|4861  |    mac_muladd_16s_15s_26ns_26_1_1_U2474                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_664                                                                                                                                 |     60|
|4862  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_979                                                                                                                         |     60|
|4863  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__404                                                                      |      8|
|4864  |    mac_muladd_16s_15s_26ns_26_1_1_U2475                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_665                                                                                                                                 |     56|
|4865  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_978                                                                                                                         |     56|
|4866  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__235   |      8|
|4867  |    mac_muladd_16s_15s_26ns_26_1_1_U2476                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_666                                                                                                                                 |     24|
|4868  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_977                                                                                                                         |     24|
|4869  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__464   |      8|
|4870  |    mac_muladd_16s_15s_26ns_26_1_1_U2477                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_667                                                                                                                                 |     27|
|4871  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_976                                                                                                                         |     27|
|4872  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__417   |      8|
|4873  |    mac_muladd_16s_15s_26ns_26_1_1_U2478                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_668                                                                                                                                 |     70|
|4874  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_975                                                                                                                         |     70|
|4875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__22    |      8|
|4876  |    mac_muladd_16s_15s_26ns_26_1_1_U2479                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_669                                                                                                                                 |     29|
|4877  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_974                                                                                                                         |     29|
|4878  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__27    |      8|
|4879  |    mac_muladd_16s_15s_26ns_26_1_1_U2480                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_670                                                                                                                                 |     26|
|4880  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_973                                                                                                                         |     26|
|4881  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__144   |      8|
|4882  |    mac_muladd_16s_15s_26ns_26_1_1_U2482                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_671                                                                                                                                 |     65|
|4883  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_972                                                                                                                         |     65|
|4884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__73    |      8|
|4885  |    mac_muladd_16s_15s_26ns_26_1_1_U2483                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_672                                                                                                                                 |     23|
|4886  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_971                                                                                                                         |     23|
|4887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__430   |      8|
|4888  |    mac_muladd_16s_15s_26ns_26_1_1_U2484                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_673                                                                                                                                 |     20|
|4889  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_970                                                                                                                         |     20|
|4890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__447   |      8|
|4891  |    mac_muladd_16s_15s_26ns_26_1_1_U2485                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_674                                                                                                                                 |     10|
|4892  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_969                                                                                                                         |     10|
|4893  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__113                                                                      |      8|
|4894  |    mac_muladd_16s_15s_26ns_26_1_1_U2486                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_675                                                                                                                                 |     56|
|4895  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_968                                                                                                                         |     56|
|4896  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__135   |      8|
|4897  |    mac_muladd_16s_15s_26ns_26_1_1_U2487                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_676                                                                                                                                 |     24|
|4898  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_967                                                                                                                         |     24|
|4899  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__238   |      8|
|4900  |    mac_muladd_16s_15s_26ns_26_1_1_U2488                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_677                                                                                                                                 |     56|
|4901  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_966                                                                                                                         |     56|
|4902  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__370   |      8|
|4903  |    mac_muladd_16s_15s_26ns_26_1_1_U2489                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_678                                                                                                                                 |     27|
|4904  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_965                                                                                                                         |     27|
|4905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__342   |      8|
|4906  |    mac_muladd_16s_15s_26ns_26_1_1_U2490                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_679                                                                                                                                 |     22|
|4907  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_964                                                                                                                         |     22|
|4908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__62    |      8|
|4909  |    mac_muladd_16s_15s_26ns_26_1_1_U2491                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_680                                                                                                                                 |     66|
|4910  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_963                                                                                                                         |     66|
|4911  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__467   |      8|
|4912  |    mac_muladd_16s_15s_26ns_26_1_1_U2492                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_681                                                                                                                                 |     26|
|4913  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_962                                                                                                                         |     26|
|4914  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__159   |      8|
|4915  |    mac_muladd_16s_15s_26ns_26_1_1_U2493                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_682                                                                                                                                 |     73|
|4916  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_961                                                                                                                         |     73|
|4917  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__523                                                                      |      8|
|4918  |    mac_muladd_16s_15s_26ns_26_1_1_U2494                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_683                                                                                                                                 |     25|
|4919  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_960                                                                                                                         |     25|
|4920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__335   |      8|
|4921  |    mac_muladd_16s_15s_26ns_26_1_1_U2495                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_684                                                                                                                                 |     54|
|4922  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_959                                                                                                                         |     54|
|4923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__438   |      8|
|4924  |    mac_muladd_16s_15s_26ns_26_1_1_U2496                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_685                                                                                                                                 |     10|
|4925  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_958                                                                                                                         |     10|
|4926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__649                                                                      |      8|
|4927  |    mac_muladd_16s_15s_26ns_26_1_1_U2497                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_686                                                                                                                                 |     55|
|4928  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_957                                                                                                                         |     55|
|4929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__141   |      8|
|4930  |    mac_muladd_16s_15s_26ns_26_1_1_U2498                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_687                                                                                                                                 |    135|
|4931  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_956                                                                                                                         |    135|
|4932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__668                                                                      |      8|
|4933  |    mac_muladd_16s_15s_26ns_26_1_1_U2499                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_688                                                                                                                                 |     75|
|4934  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_955                                                                                                                         |     75|
|4935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__119                                                         |      8|
|4936  |    mac_muladd_16s_15s_26ns_26_1_1_U2500                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_689                                                                                                                                 |     24|
|4937  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_954                                                                                                                         |     24|
|4938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12    |      8|
|4939  |    mac_muladd_16s_15s_26ns_26_1_1_U2501                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_690                                                                                                                                 |     43|
|4940  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_953                                                                                                                         |     43|
|4941  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1     |      8|
|4942  |    mac_muladd_16s_15s_26ns_26_1_1_U2502                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_691                                                                                                                                 |     22|
|4943  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_952                                                                                                                         |     22|
|4944  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__108   |      8|
|4945  |    mac_muladd_16s_15s_26ns_26_1_1_U2503                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_692                                                                                                                                 |     52|
|4946  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_951                                                                                                                         |     52|
|4947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__155   |      8|
|4948  |    mac_muladd_16s_15s_26ns_26_1_1_U2504                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_693                                                                                                                                 |     42|
|4949  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_950                                                                                                                         |     42|
|4950  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__70    |      8|
|4951  |    mac_muladd_16s_15s_26ns_26_1_1_U2505                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_694                                                                                                                                 |     21|
|4952  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_949                                                                                                                         |     21|
|4953  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__304   |      8|
|4954  |    mac_muladd_16s_15s_26ns_26_1_1_U2506                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_695                                                                                                                                 |     53|
|4955  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_948                                                                                                                         |     53|
|4956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__71    |      8|
|4957  |    mac_muladd_16s_15s_26ns_26_1_1_U2508                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_696                                                                                                                                 |     37|
|4958  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_947                                                                                                                         |     37|
|4959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__351   |      8|
|4960  |    mac_muladd_16s_15s_26ns_26_1_1_U2509                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_697                                                                                                                                 |     25|
|4961  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_946                                                                                                                         |     25|
|4962  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__300   |      8|
|4963  |    mac_muladd_16s_15s_26ns_26_1_1_U2510                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_698                                                                                                                                 |     10|
|4964  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_945                                                                                                                         |     10|
|4965  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__258                                                                      |      8|
|4966  |    mac_muladd_16s_15s_26ns_26_1_1_U2511                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_699                                                                                                                                 |     58|
|4967  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_944                                                                                                                         |     58|
|4968  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__414   |      8|
|4969  |    mac_muladd_16s_15s_26ns_26_1_1_U2512                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_700                                                                                                                                 |     27|
|4970  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_943                                                                                                                         |     27|
|4971  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__130   |      8|
|4972  |    mac_muladd_16s_15s_26ns_26_1_1_U2513                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_701                                                                                                                                 |     21|
|4973  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_942                                                                                                                         |     21|
|4974  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__280   |      8|
|4975  |    mac_muladd_16s_15s_26ns_26_1_1_U2514                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_702                                                                                                                                 |     55|
|4976  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_941                                                                                                                         |     55|
|4977  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__74    |      8|
|4978  |    mac_muladd_16s_15s_26ns_26_1_1_U2515                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_703                                                                                                                                 |     25|
|4979  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_940                                                                                                                         |     25|
|4980  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__270   |      8|
|4981  |    mac_muladd_16s_15s_26ns_26_1_1_U2516                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_704                                                                                                                                 |     68|
|4982  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_939                                                                                                                         |     68|
|4983  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__162   |      8|
|4984  |    mac_muladd_16s_15s_26ns_26_1_1_U2517                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_705                                                                                                                                 |     26|
|4985  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_938                                                                                                                         |     26|
|4986  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__248   |      8|
|4987  |    mac_muladd_16s_15s_26ns_26_1_1_U2518                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_706                                                                                                                                 |     76|
|4988  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_937                                                                                                                         |     76|
|4989  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__430                                                                      |      8|
|4990  |    mac_muladd_16s_15s_26ns_26_1_1_U2519                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_707                                                                                                                                 |     25|
|4991  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_936                                                                                                                         |     25|
|4992  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__82    |      8|
|4993  |    mac_muladd_16s_15s_26ns_26_1_1_U2520                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_708                                                                                                                                 |     57|
|4994  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_935                                                                                                                         |     57|
|4995  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__225   |      8|
|4996  |    mac_muladd_16s_15s_26ns_26_1_1_U2521                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_709                                                                                                                                 |     44|
|4997  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_934                                                                                                                         |     44|
|4998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__604                                                                      |      8|
|4999  |    mac_muladd_16s_15s_26ns_26_1_1_U2522                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_710                                                                                                                                 |     58|
|5000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_933                                                                                                                         |     58|
|5001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__168   |      8|
|5002  |    mac_muladd_16s_15s_26ns_26_1_1_U2523                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_711                                                                                                                                 |    135|
|5003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_932                                                                                                                         |    135|
|5004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__552                                                                      |      8|
|5005  |    mac_muladd_16s_15s_26ns_26_1_1_U2524                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_712                                                                                                                                 |     41|
|5006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_931                                                                                                                         |     41|
|5007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__607                                                                      |      8|
|5008  |    mac_muladd_16s_15s_26ns_26_1_1_U2525                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_713                                                                                                                                 |     24|
|5009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_930                                                                                                                         |     24|
|5010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__185   |      8|
|5011  |    mac_muladd_16s_15s_26ns_26_1_1_U2526                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_714                                                                                                                                 |     58|
|5012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_929                                                                                                                         |     58|
|5013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__156   |      8|
|5014  |    mac_muladd_16s_15s_26ns_26_1_1_U2527                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_715                                                                                                                                 |     26|
|5015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_928                                                                                                                         |     26|
|5016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__298   |      8|
|5017  |    mac_muladd_16s_15s_26ns_26_1_1_U2528                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_716                                                                                                                                 |     69|
|5018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_927                                                                                                                         |     69|
|5019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__209   |      8|
|5020  |    mac_muladd_16s_15s_26ns_26_1_1_U2529                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_717                                                                                                                                 |     26|
|5021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_926                                                                                                                         |     26|
|5022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__329   |      8|
|5023  |    mac_muladd_16s_15s_26ns_26_1_1_U2530                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_718                                                                                                                                 |     24|
|5024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_925                                                                                                                         |     24|
|5025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__221   |      8|
|5026  |    mac_muladd_16s_15s_26ns_26_1_1_U2531                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_719                                                                                                                                 |     55|
|5027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_924                                                                                                                         |     55|
|5028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__41    |      8|
|5029  |    mac_muladd_16s_15s_26ns_26_1_1_U2532                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_720                                                                                                                                 |     44|
|5030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_923                                                                                                                         |     44|
|5031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__319   |      8|
|5032  |    mac_muladd_16s_15s_26ns_26_1_1_U2534                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_721                                                                                                                                 |     23|
|5033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_922                                                                                                                         |     23|
|5034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__333   |      8|
|5035  |    mac_muladd_16s_15s_26ns_26_1_1_U2535                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_722                                                                                                                                 |     42|
|5036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_921                                                                                                                         |     42|
|5037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__412                                                                      |      8|
|5038  |    mac_muladd_16s_15s_26ns_26_1_1_U2536                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_723                                                                                                                                 |     60|
|5039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_920                                                                                                                         |     60|
|5040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__18    |      8|
|5041  |    mac_muladd_16s_15s_26ns_26_1_1_U2537                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_724                                                                                                                                 |     25|
|5042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_919                                                                                                                         |     25|
|5043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__193   |      8|
|5044  |    mac_muladd_16s_15s_26ns_26_1_1_U2538                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_725                                                                                                                                 |     25|
|5045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_918                                                                                                                         |     25|
|5046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__317   |      8|
|5047  |    mac_muladd_16s_15s_26ns_26_1_1_U2539                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_726                                                                                                                                 |     45|
|5048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_917                                                                                                                         |     45|
|5049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__296   |      8|
|5050  |    mac_muladd_16s_15s_26ns_26_1_1_U2540                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_727                                                                                                                                 |     27|
|5051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_916                                                                                                                         |     27|
|5052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__128   |      8|
|5053  |    mac_muladd_16s_15s_26ns_26_1_1_U2541                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_728                                                                                                                                 |     69|
|5054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_915                                                                                                                         |     69|
|5055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__272   |      8|
|5056  |    mac_muladd_16s_15s_26ns_26_1_1_U2542                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_729                                                                                                                                 |     28|
|5057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_914                                                                                                                         |     28|
|5058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__336   |      8|
|5059  |    mac_muladd_16s_15s_26ns_26_1_1_U2543                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_730                                                                                                                                 |     42|
|5060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_913                                                                                                                         |     42|
|5061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__76                                                                       |      8|
|5062  |    mac_muladd_16s_15s_26ns_26_1_1_U2544                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_731                                                                                                                                 |     25|
|5063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_912                                                                                                                         |     25|
|5064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__445   |      8|
|5065  |    mac_muladd_16s_15s_26ns_26_1_1_U2545                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_732                                                                                                                                 |     56|
|5066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_911                                                                                                                         |     56|
|5067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__140   |      8|
|5068  |    mac_muladd_16s_15s_26ns_26_1_1_U2546                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_733                                                                                                                                 |     28|
|5069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_910                                                                                                                         |     28|
|5070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__141                                                                      |      8|
|5071  |    mac_muladd_16s_15s_26ns_26_1_1_U2547                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_734                                                                                                                                 |     57|
|5072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_909                                                                                                                         |     57|
|5073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__279   |      8|
|5074  |    mac_muladd_16s_15s_26ns_26_1_1_U2548                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_735                                                                                                                                 |    102|
|5075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_908                                                                                                                         |    102|
|5076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__651                                                                      |      8|
|5077  |    mac_muladd_16s_15s_26ns_26_1_1_U2549                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_736                                                                                                                                 |     75|
|5078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_907                                                                                                                         |     75|
|5079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__713                                                                      |      8|
|5080  |    mac_muladd_16s_15s_26ns_26_1_1_U2550                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_737                                                                                                                                 |     24|
|5081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_906                                                                                                                         |     24|
|5082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__375   |      8|
|5083  |    mac_muladd_16s_15s_26ns_26_1_1_U2551                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_738                                                                                                                                 |     55|
|5084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_905                                                                                                                         |     55|
|5085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__273   |      8|
|5086  |    mac_muladd_16s_15s_26ns_26_1_1_U2552                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_739                                                                                                                                 |     23|
|5087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_904                                                                                                                         |     23|
|5088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__412   |      8|
|5089  |    mac_muladd_16s_15s_26ns_26_1_1_U2553                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_740                                                                                                                                 |     66|
|5090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_903                                                                                                                         |     66|
|5091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__169   |      8|
|5092  |    mac_muladd_16s_15s_26ns_26_1_1_U2554                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_741                                                                                                                                 |     27|
|5093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_902                                                                                                                         |     27|
|5094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__468   |      8|
|5095  |    mac_muladd_16s_15s_26ns_26_1_1_U2555                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_742                                                                                                                                 |     25|
|5096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_901                                                                                                                         |     25|
|5097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__222   |      8|
|5098  |    mac_muladd_16s_15s_26ns_26_1_1_U2556                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_743                                                                                                                                 |     70|
|5099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_900                                                                                                                         |     70|
|5100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__122   |      8|
|5101  |    mac_muladd_16s_15s_26ns_26_1_1_U2557                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_744                                                                                                                                 |     27|
|5102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_899                                                                                                                         |     27|
|5103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__242   |      8|
|5104  |    mac_muladd_16s_15s_26ns_26_1_1_U2558                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_745                                                                                                                                 |     22|
|5105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_898                                                                                                                         |     22|
|5106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__379   |      8|
|5107  |    mac_muladd_16s_15s_26ns_26_1_1_U2560                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_746                                                                                                                                 |     11|
|5108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_897                                                                                                                         |     11|
|5109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__92                                                                       |      8|
|5110  |    mac_muladd_16s_15s_26ns_26_1_1_U2561                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_747                                                                                                                                 |     57|
|5111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_896                                                                                                                         |     57|
|5112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__175   |      8|
|5113  |    mac_muladd_16s_15s_26ns_26_1_1_U2562                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_748                                                                                                                                 |     24|
|5114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_895                                                                                                                         |     24|
|5115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__251   |      8|
|5116  |    mac_muladd_16s_15s_26ns_26_1_1_U2563                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_749                                                                                                                                 |     24|
|5117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_894                                                                                                                         |     24|
|5118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__289   |      8|
|5119  |    mac_muladd_16s_15s_26ns_26_1_1_U2564                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_750                                                                                                                                 |     28|
|5120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_893                                                                                                                         |     28|
|5121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__194   |      8|
|5122  |    mac_muladd_16s_15s_26ns_26_1_1_U2565                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_751                                                                                                                                 |     29|
|5123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_892                                                                                                                         |     29|
|5124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__378   |      8|
|5125  |    mac_muladd_16s_15s_26ns_26_1_1_U2566                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_752                                                                                                                                 |     42|
|5126  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_891                                                                                                                         |     42|
|5127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__94    |      8|
|5128  |    mac_muladd_16s_15s_26ns_26_1_1_U2567                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_753                                                                                                                                 |     44|
|5129  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_890                                                                                                                         |     44|
|5130  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__338   |      8|
|5131  |    mac_muladd_16s_15s_26ns_26_1_1_U2568                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_754                                                                                                                                 |     59|
|5132  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_889                                                                                                                         |     59|
|5133  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__351                                                                      |      8|
|5134  |    mac_muladd_16s_15s_26ns_26_1_1_U2569                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_755                                                                                                                                 |     24|
|5135  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_888                                                                                                                         |     24|
|5136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__181   |      8|
|5137  |    mac_muladd_16s_15s_26ns_26_1_1_U2570                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_756                                                                                                                                 |     57|
|5138  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_887                                                                                                                         |     57|
|5139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__207   |      8|
|5140  |    mac_muladd_16s_15s_26ns_26_1_1_U2571                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_757                                                                                                                                 |     10|
|5141  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_886                                                                                                                         |     10|
|5142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__553                                                                      |      8|
|5143  |    mac_muladd_16s_15s_26ns_26_1_1_U2572                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_758                                                                                                                                 |     62|
|5144  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_885                                                                                                                         |     62|
|5145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__324   |      8|
|5146  |    mac_muladd_16s_15s_26ns_26_1_1_U2573                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_759                                                                                                                                 |    120|
|5147  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_884                                                                                                                         |    120|
|5148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__280                                                                      |      8|
|5149  |    mac_muladd_16s_15s_26ns_26_1_1_U2574                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_760                                                                                                                                 |     41|
|5150  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_883                                                                                                                         |     41|
|5151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__315                                                                      |      8|
|5152  |    mac_muladd_16s_15s_26ns_26_1_1_U2575                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_761                                                                                                                                 |     15|
|5153  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_882                                                                                                                         |     15|
|5154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__364   |      8|
|5155  |    mac_muladd_16s_15s_26ns_26_1_1_U2576                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_762                                                                                                                                 |     54|
|5156  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_881                                                                                                                         |     54|
|5157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__257   |      8|
|5158  |    mac_muladd_16s_15s_26ns_26_1_1_U2577                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_763                                                                                                                                 |     16|
|5159  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_880                                                                                                                         |     16|
|5160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__30    |      8|
|5161  |    mac_muladd_16s_15s_26ns_26_1_1_U2578                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_764                                                                                                                                 |     65|
|5162  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_879                                                                                                                         |     65|
|5163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__158   |      8|
|5164  |    mac_muladd_16s_15s_26ns_26_1_1_U2579                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_765                                                                                                                                 |     18|
|5165  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_878                                                                                                                         |     18|
|5166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__429   |      8|
|5167  |    mac_muladd_16s_15s_26ns_26_1_1_U2580                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_766                                                                                                                                 |     22|
|5168  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_877                                                                                                                         |     22|
|5169  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3     |      8|
|5170  |    mac_muladd_16s_15s_26ns_26_1_1_U2581                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_767                                                                                                                                 |     59|
|5171  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_876                                                                                                                         |     59|
|5172  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__215   |      8|
|5173  |    mac_muladd_16s_15s_26ns_26_1_1_U2582                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_768                                                                                                                                 |     18|
|5174  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_875                                                                                                                         |     18|
|5175  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__157   |      8|
|5176  |    mac_muladd_16s_15s_26ns_26_1_1_U2583                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_769                                                                                                                                 |     21|
|5177  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_874                                                                                                                         |     21|
|5178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__382   |      8|
|5179  |    mac_muladd_16s_15s_26ns_26_1_1_U2584                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_770                                                                                                                                 |     46|
|5180  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_873                                                                                                                         |     46|
|5181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__591                                                                      |      8|
|5182  |    mac_muladd_16s_15s_26ns_26_1_1_U2586                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_771                                                                                                                                 |     52|
|5183  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_872                                                                                                                         |     52|
|5184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__372   |      8|
|5185  |    mac_muladd_16s_15s_26ns_26_1_1_U2587                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_772                                                                                                                                 |     18|
|5186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_871                                                                                                                         |     18|
|5187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__40    |      8|
|5188  |    mac_muladd_16s_15s_26ns_26_1_1_U2588                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_773                                                                                                                                 |     23|
|5189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_870                                                                                                                         |     23|
|5190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__68    |      8|
|5191  |    mac_muladd_16s_15s_26ns_26_1_1_U2589                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_774                                                                                                                                 |     20|
|5192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_869                                                                                                                         |     20|
|5193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5     |      8|
|5194  |    mac_muladd_16s_15s_26ns_26_1_1_U2590                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_775                                                                                                                                 |     25|
|5195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_868                                                                                                                         |     25|
|5196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__436   |      8|
|5197  |    mac_muladd_16s_15s_26ns_26_1_1_U2591                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_776                                                                                                                                 |     52|
|5198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_867                                                                                                                         |     52|
|5199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__247   |      8|
|5200  |    mac_muladd_16s_15s_26ns_26_1_1_U2592                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_777                                                                                                                                 |     17|
|5201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_866                                                                                                                         |     17|
|5202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__305   |      8|
|5203  |    mac_muladd_16s_15s_26ns_26_1_1_U2593                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_778                                                                                                                                 |     43|
|5204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_865                                                                                                                         |     43|
|5205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__72                                                                       |      8|
|5206  |    mac_muladd_16s_15s_26ns_26_1_1_U2594                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_779                                                                                                                                 |     24|
|5207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_864                                                                                                                         |     24|
|5208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__117   |      8|
|5209  |    mac_muladd_16s_15s_26ns_26_1_1_U2595                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_780                                                                                                                                 |     50|
|5210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_863                                                                                                                         |     50|
|5211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__293   |      8|
|5212  |    mac_muladd_16s_15s_26ns_26_1_1_U2596                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_781                                                                                                                                 |     42|
|5213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_862                                                                                                                         |     42|
|5214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__123                                                                      |      8|
|5215  |    mac_muladd_16s_15s_26ns_26_1_1_U2597                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_782                                                                                                                                 |     58|
|5216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_861                                                                                                                         |     58|
|5217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__311   |      8|
|5218  |    mac_muladd_16s_15s_26ns_26_1_1_U2598                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_783                                                                                                                                 |    102|
|5219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_860                                                                                                                         |    102|
|5220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__480                                                                      |      8|
|5221  |    mac_muladd_16s_15s_26ns_26_1_1_U2599                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_784                                                                                                                                 |     68|
|5222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_859                                                                                                                         |     68|
|5223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__402                                                                      |      8|
|5224  |    mac_muladd_16s_15s_26ns_26_1_1_U2600                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_785                                                                                                                                 |     24|
|5225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_858                                                                                                                         |     24|
|5226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__218   |      8|
|5227  |    mac_muladd_16s_15s_26ns_26_1_1_U2601                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_786                                                                                                                                 |     57|
|5228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_857                                                                                                                         |     57|
|5229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__391   |      8|
|5230  |    mac_muladd_16s_15s_26ns_26_1_1_U2602                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_787                                                                                                                                 |     39|
|5231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_856                                                                                                                         |     39|
|5232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__125   |      8|
|5233  |    mac_muladd_16s_15s_26ns_26_1_1_U2603                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_788                                                                                                                                 |     52|
|5234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_855                                                                                                                         |     52|
|5235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__368   |      8|
|5236  |    mac_muladd_16s_15s_26ns_26_1_1_U2604                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_789                                                                                                                                 |     28|
|5237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_854                                                                                                                         |     28|
|5238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__387   |      8|
|5239  |    mac_muladd_16s_15s_26ns_26_1_1_U2605                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_790                                                                                                                                 |     21|
|5240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_853                                                                                                                         |     21|
|5241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__208   |      8|
|5242  |    mac_muladd_16s_15s_26ns_26_1_1_U2606                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_791                                                                                                                                 |     40|
|5243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_852                                                                                                                         |     40|
|5244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__281   |      8|
|5245  |    mac_muladd_16s_15s_26ns_26_1_1_U2607                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_792                                                                                                                                 |     30|
|5246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_851                                                                                                                         |     30|
|5247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__150   |      8|
|5248  |    mac_muladd_16s_15s_26ns_26_1_1_U2608                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_793                                                                                                                                 |     25|
|5249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_850                                                                                                                         |     25|
|5250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__405   |      8|
|5251  |    mac_muladd_16s_15s_26ns_26_1_1_U2609                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_794                                                                                                                                 |     10|
|5252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_849                                                                                                                         |     10|
|5253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__464                                                                      |      8|
|5254  |    mac_muladd_16s_15s_26ns_26_1_1_U2610                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_795                                                                                                                                 |     45|
|5255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_848                                                                                                                         |     45|
|5256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__95    |      8|
|5257  |    mac_muladd_16s_15s_26ns_26_1_1_U2612                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_796                                                                                                                                 |     11|
|5258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_847                                                                                                                         |     11|
|5259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__114   |      8|
|5260  |    mac_muladd_16s_15s_26ns_26_1_1_U2613                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_797                                                                                                                                 |     12|
|5261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_846                                                                                                                         |     12|
|5262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__20    |      8|
|5263  |    mac_muladd_16s_15s_26ns_26_1_1_U2614                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_798                                                                                                                                 |     27|
|5264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_845                                                                                                                         |     27|
|5265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__374   |      8|
|5266  |    mac_muladd_16s_15s_26ns_26_1_1_U2615                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_799                                                                                                                                 |     12|
|5267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_844                                                                                                                         |     12|
|5268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__148   |      8|
|5269  |    mac_muladd_16s_15s_26ns_26_1_1_U2616                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_800                                                                                                                                 |     60|
|5270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_843                                                                                                                         |     60|
|5271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__179   |      8|
|5272  |    mac_muladd_16s_15s_26ns_26_1_1_U2617                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_801                                                                                                                                 |     24|
|5273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_842                                                                                                                         |     24|
|5274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__88    |      8|
|5275  |    mac_muladd_16s_15s_26ns_26_1_1_U2618                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_802                                                                                                                                 |     77|
|5276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_841                                                                                                                         |     77|
|5277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__686                                                                      |      8|
|5278  |    mac_muladd_16s_15s_26ns_26_1_1_U2619                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_803                                                                                                                                 |     24|
|5279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_840                                                                                                                         |     24|
|5280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__244   |      8|
|5281  |    mac_muladd_16s_15s_26ns_26_1_1_U2620                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_804                                                                                                                                 |     45|
|5282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_839                                                                                                                         |     45|
|5283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__241   |      8|
|5284  |    mac_muladd_16s_15s_26ns_26_1_1_U2621                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_805                                                                                                                                 |     27|
|5285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_838                                                                                                                         |     27|
|5286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__655                                                                      |      8|
|5287  |    mac_muladd_16s_15s_26ns_26_1_1_U2622                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_806                                                                                                                                 |     46|
|5288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_837                                                                                                                         |     46|
|5289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__121   |      8|
|5290  |    mac_muladd_16s_15s_26ns_26_1_1_U2623                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_807                                                                                                                                 |    103|
|5291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_836                                                                                                                         |    103|
|5292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__188                                                                      |      8|
|5293  |    mac_muladd_16s_15s_26ns_26_1_1_U2624                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_808                                                                                                                                 |     75|
|5294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_835                                                                                                                         |     75|
|5295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U512/tmp_product_funnel__17                                                          |      8|
|5296  |    mac_muladd_16s_15s_26ns_26_1_1_U2625                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_809                                                                                                                                 |     45|
|5297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_834                                                                                                                         |     45|
|5298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__331   |      8|
|5299  |    mac_muladd_16s_15s_26ns_26_1_1_U2626                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_810                                                                                                                                 |     14|
|5300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_833                                                                                                                         |     14|
|5301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__345   |      8|
|5302  |    mac_muladd_16s_15s_26ns_26_1_1_U2627                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_811                                                                                                                                 |     26|
|5303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_832                                                                                                                         |     26|
|5304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__142   |      8|
|5305  |    mac_muladd_16s_15s_26ns_26_1_1_U2628                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_812                                                                                                                                 |     41|
|5306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_831                                                                                                                         |     41|
|5307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__454   |      8|
|5308  |    mac_muladd_16s_15s_26ns_26_1_1_U2629                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_813                                                                                                                                 |     45|
|5309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_830                                                                                                                         |     45|
|5310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__452   |      8|
|5311  |    mac_muladd_16s_15s_26ns_26_1_1_U2630                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_814                                                                                                                                 |     38|
|5312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_829                                                                                                                         |     38|
|5313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__147   |      8|
|5314  |    mac_muladd_16s_15s_26ns_26_1_1_U2631                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_815                                                                                                                                 |     42|
|5315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_828                                                                                                                         |     42|
|5316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__212   |      8|
|5317  |    mac_muladd_16s_15s_26ns_26_1_1_U2632                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_816                                                                                                                                 |     17|
|5318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_827                                                                                                                         |     17|
|5319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__183   |      8|
|5320  |    mac_muladd_16s_15s_26ns_26_1_1_U2633                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_817                                                                                                                                 |     16|
|5321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_826                                                                                                                         |     16|
|5322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__184   |      8|
|5323  |    mac_muladd_16s_15s_26ns_26_1_1_U2634                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_818                                                                                                                                 |     10|
|5324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_825                                                                                                                         |     10|
|5325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/tmp_191_reg_134539_reg_funnel__467                                                                      |      8|
|5326  |    mac_muladd_16s_15s_26ns_26_1_1_U2635                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_819                                                                                                                                 |     60|
|5327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_824                                                                                                                         |     60|
|5328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__290   |      8|
|5329  |    mac_muladd_16s_15s_26ns_26_1_1_U2636                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_820                                                                                                                                 |     12|
|5330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                             |     12|
|5331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U2138/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8     |      8|
|5332  |    mul_16s_15s_26_1_1_U1551                                          |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                 |      1|
|5333  |    mul_16s_15s_26_1_1_U1874                                          |hls_dummy_mul_16s_15s_26_1_1_821                                                                                                                                             |     24|
|5334  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__221                                                        |      8|
|5335  |    mul_16s_15s_26_1_1_U1876                                          |hls_dummy_mul_16s_15s_26_1_1_822                                                                                                                                             |     24|
|5336  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__599                                                        |      8|
|5337  |    mul_16s_15s_26_1_1_U1999                                          |hls_dummy_mul_16s_15s_26_1_1_823                                                                                                                                             |      8|
|5338  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_3_U0/mul_16s_15s_26_1_1_U1070/tmp_product_funnel__860                                                        |      8|
|5339  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_25_4                                                                                                    |   9342|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:35 . Memory (MB): peak = 5113.074 ; gain = 2680.262 ; free physical = 666514 ; free virtual = 940551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 426 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:35 ; elapsed = 00:03:38 . Memory (MB): peak = 5116.984 ; gain = 2684.172 ; free physical = 682476 ; free virtual = 956513
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:03:38 . Memory (MB): peak = 5116.984 ; gain = 2684.172 ; free physical = 682491 ; free virtual = 956499
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5169.754 ; gain = 0.000 ; free physical = 682622 ; free virtual = 956630
INFO: [Netlist 29-17] Analyzing 6381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 14 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6066.840 ; gain = 0.000 ; free physical = 680206 ; free virtual = 954214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4105 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2500 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 52cc31f0
INFO: [Common 17-83] Releasing license: Synthesis
364 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:27 ; elapsed = 00:04:28 . Memory (MB): peak = 6066.840 ; gain = 3658.023 ; free physical = 681413 ; free virtual = 955421
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 20457.787; main = 5351.764; forked = 16229.894
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 25483.688; main = 6066.844; forked = 20370.609
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 6130.871 ; gain = 64.031 ; free physical = 680858 ; free virtual = 954866

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c5854ae

Time (s): cpu = 00:03:17 ; elapsed = 00:00:34 . Memory (MB): peak = 7042.793 ; gain = 911.922 ; free physical = 680493 ; free virtual = 954501

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1405dda5b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 681263 ; free virtual = 955270
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18aba175e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682203 ; free virtual = 956210
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc5aa1b9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682187 ; free virtual = 956194
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1496a8b66

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682283 ; free virtual = 956290
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1496a8b66

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682338 ; free virtual = 956345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1496a8b66

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682215 ; free virtual = 956221

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1496a8b66

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682304 ; free virtual = 956310

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1496a8b66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682309 ; free virtual = 956316

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682309 ; free virtual = 956315
Ending Netlist Obfuscation Task | Checksum: 1496a8b66

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7042.793 ; gain = 0.000 ; free physical = 682309 ; free virtual = 956315
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:10 ; elapsed = 00:01:04 . Memory (MB): peak = 7042.793 ; gain = 975.953 ; free physical = 682309 ; free virtual = 956315
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 22:19:05 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h5m47s *****
INFO: [HLS 200-112] Total CPU user time: 1259.21 seconds. Total CPU system time: 49.07 seconds. Total elapsed time: 1114.86 seconds; peak allocated memory: 3.429 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep  8 22:19:08 2025...
