<stg><name>Bert_layer</name>


<trans_list>

<trans id="337" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="17" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="131" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:19  %v570 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v570"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:20  %v571 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v571"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:21  %v572 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v572"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:22  %v573 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v573"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:23  %v574 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v574"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:24  %v575 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v575"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:25  %v576 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v576"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:26  %v577 = alloca [36864 x float], align 4

]]></Node>
<StgValue><ssdm name="v577"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:27  %v578 = alloca [36864 x float], align 4

]]></Node>
<StgValue><ssdm name="v578"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:28  %v579 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v579"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:29  %v580 = alloca [9216 x float], align 4

]]></Node>
<StgValue><ssdm name="v580"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:30  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v553, [768 x float]* %v554, [9216 x float]* %v570) nounwind

]]></Node>
<StgValue><ssdm name="call_ln927"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="149" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:30  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v553, [768 x float]* %v554, [9216 x float]* %v570) nounwind

]]></Node>
<StgValue><ssdm name="call_ln927"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="150" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:31  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v555, [768 x float]* %v556, [9216 x float]* %v571) nounwind

]]></Node>
<StgValue><ssdm name="call_ln929"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="151" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:31  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v555, [768 x float]* %v556, [9216 x float]* %v571) nounwind

]]></Node>
<StgValue><ssdm name="call_ln929"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="152" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:32  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v557, [768 x float]* %v558, [9216 x float]* %v572) nounwind

]]></Node>
<StgValue><ssdm name="call_ln931"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:32  call fastcc void @Linear_layer_qkv([9216 x float]* %v552, [589824 x float]* %v557, [768 x float]* %v558, [9216 x float]* %v572) nounwind

]]></Node>
<StgValue><ssdm name="call_ln931"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:33  call fastcc void @Self_attention([9216 x float]* %v570, [9216 x float]* %v571, [9216 x float]* %v572, [9216 x float]* %v573) nounwind

]]></Node>
<StgValue><ssdm name="call_ln933"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:33  call fastcc void @Self_attention([9216 x float]* %v570, [9216 x float]* %v571, [9216 x float]* %v572, [9216 x float]* %v573) nounwind

]]></Node>
<StgValue><ssdm name="call_ln933"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:34  call fastcc void @Linear_layer_ds0([9216 x float]* %v573, [589824 x float]* %v559, [768 x float]* %v560, [9216 x float]* %v574) nounwind

]]></Node>
<StgValue><ssdm name="call_ln935"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="157" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:34  call fastcc void @Linear_layer_ds0([9216 x float]* %v573, [589824 x float]* %v559, [768 x float]* %v560, [9216 x float]* %v574) nounwind

]]></Node>
<StgValue><ssdm name="call_ln935"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:35  call fastcc void @Res_layer([9216 x float]* %v574, [9216 x float]* %v552, [9216 x float]* %v575) nounwind

]]></Node>
<StgValue><ssdm name="call_ln937"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:35  call fastcc void @Res_layer([9216 x float]* %v574, [9216 x float]* %v552, [9216 x float]* %v575) nounwind

]]></Node>
<StgValue><ssdm name="call_ln937"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:36  call fastcc void @Layer_norm([9216 x float]* %v575, [768 x float]* %v565, [768 x float]* %v566, [9216 x float]* %v576) nounwind

]]></Node>
<StgValue><ssdm name="call_ln939"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:36  call fastcc void @Layer_norm([9216 x float]* %v575, [768 x float]* %v565, [768 x float]* %v566, [9216 x float]* %v576) nounwind

]]></Node>
<StgValue><ssdm name="call_ln939"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:37  call fastcc void @Linear_layer_ds1([9216 x float]* %v576, [2359296 x float]* %v561, [3072 x float]* %v562, [36864 x float]* %v577) nounwind

]]></Node>
<StgValue><ssdm name="call_ln941"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v552) nounwind, !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v553) nounwind, !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v554) nounwind, !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v555) nounwind, !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v556) nounwind, !map !137

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v557) nounwind, !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v558) nounwind, !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v559) nounwind, !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v560) nounwind, !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x float]* %v561) nounwind, !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3072 x float]* %v562) nounwind, !map !163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([2359296 x float]* %v563) nounwind, !map !168

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v564) nounwind, !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v565) nounwind, !map !177

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v566) nounwind, !map !181

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v567) nounwind, !map !185

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v568) nounwind, !map !189

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v569) nounwind, !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @Bert_layer_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:37  call fastcc void @Linear_layer_ds1([9216 x float]* %v576, [2359296 x float]* %v561, [3072 x float]* %v562, [36864 x float]* %v577) nounwind

]]></Node>
<StgValue><ssdm name="call_ln941"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %1

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i38_0_i = phi i4 [ 0, %0 ], [ %i38, %l_S_i_j_0_i38_end ]

]]></Node>
<StgValue><ssdm name="i38_0_i"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln767 = icmp eq i4 %i38_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln767"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i38 = add i4 %i38_0_i, 1

]]></Node>
<StgValue><ssdm name="i38"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln767, label %Gelu_layer.exit, label %l_S_i_j_0_i38_begin

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_i_j_0_i38_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln767"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_j_0_i38_begin:1  %tmp_52_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
l_S_i_j_0_i38_begin:2  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i38_0_i, i12 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="16">
<![CDATA[
l_S_i_j_0_i38_begin:3  %zext_ln769 = zext i16 %tmp to i17

]]></Node>
<StgValue><ssdm name="zext_ln769"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_S_i_j_0_i38_begin:4  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i38_0_i, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="14">
<![CDATA[
l_S_i_j_0_i38_begin:5  %zext_ln769_1 = zext i14 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="zext_ln769_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
l_S_i_j_0_i38_begin:6  %sub_ln769 = sub i17 %zext_ln769, %zext_ln769_1

]]></Node>
<StgValue><ssdm name="sub_ln769"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_j_0_i38_begin:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln767" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
Gelu_layer.exit:0  call fastcc void @Linear_layer_ds2([36864 x float]* %v578, [2359296 x float]* %v563, [768 x float]* %v564, [9216 x float]* %v579) nounwind

]]></Node>
<StgValue><ssdm name="call_ln945"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j37_0_i = phi i12 [ 0, %l_S_i_j_0_i38_begin ], [ %j37, %3 ]

]]></Node>
<StgValue><ssdm name="j37_0_i"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln768 = icmp eq i12 %j37_0_i, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_473 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072) nounwind

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j37 = add i12 %j37_0_i, 1

]]></Node>
<StgValue><ssdm name="j37"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln768, label %l_S_i_j_0_i38_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="12">
<![CDATA[
:1  %zext_ln769_2 = zext i12 %j37_0_i to i17

]]></Node>
<StgValue><ssdm name="zext_ln769_2"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %add_ln769 = add i17 %sub_ln769, %zext_ln769_2

]]></Node>
<StgValue><ssdm name="add_ln769"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="17">
<![CDATA[
:3  %sext_ln769 = sext i17 %add_ln769 to i64

]]></Node>
<StgValue><ssdm name="sext_ln769"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v577_addr = getelementptr [36864 x float]* %v577, i64 0, i64 %sext_ln769

]]></Node>
<StgValue><ssdm name="v577_addr"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="16">
<![CDATA[
:6  %v466 = load float* %v577_addr, align 4

]]></Node>
<StgValue><ssdm name="v466"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_j_0_i38_end:0  %empty_474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str81, i32 %tmp_52_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln768" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_j_0_i38_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln767"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="16">
<![CDATA[
:6  %v466 = load float* %v577_addr, align 4

]]></Node>
<StgValue><ssdm name="v466"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:8  %x_assign = fpext float %v466 to double

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="212" st_id="20" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:8  %x_assign = fpext float %v466 to double

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="72" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="214" st_id="22" stage="71" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="215" st_id="23" stage="70" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="216" st_id="24" stage="69" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="217" st_id="25" stage="68" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="218" st_id="26" stage="67" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="219" st_id="27" stage="66" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="220" st_id="28" stage="65" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="64" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="222" st_id="30" stage="63" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="223" st_id="31" stage="62" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="224" st_id="32" stage="61" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="225" st_id="33" stage="60" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="226" st_id="34" stage="59" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="227" st_id="35" stage="58" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="228" st_id="36" stage="57" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="229" st_id="37" stage="56" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="230" st_id="38" stage="55" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="231" st_id="39" stage="54" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="232" st_id="40" stage="53" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="233" st_id="41" stage="52" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="234" st_id="42" stage="51" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="235" st_id="43" stage="50" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="236" st_id="44" stage="49" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="237" st_id="45" stage="48" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="238" st_id="46" stage="47" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="239" st_id="47" stage="46" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="240" st_id="48" stage="45" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="241" st_id="49" stage="44" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="242" st_id="50" stage="43" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="243" st_id="51" stage="42" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="244" st_id="52" stage="41" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="245" st_id="53" stage="40" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="246" st_id="54" stage="39" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="247" st_id="55" stage="38" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="248" st_id="56" stage="37" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="249" st_id="57" stage="36" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="250" st_id="58" stage="35" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="251" st_id="59" stage="34" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="252" st_id="60" stage="33" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="253" st_id="61" stage="32" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="254" st_id="62" stage="31" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="255" st_id="63" stage="30" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="256" st_id="64" stage="29" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="257" st_id="65" stage="28" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="258" st_id="66" stage="27" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="259" st_id="67" stage="26" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="260" st_id="68" stage="25" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="261" st_id="69" stage="24" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="262" st_id="70" stage="23" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="263" st_id="71" stage="22" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="264" st_id="72" stage="21" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="265" st_id="73" stage="20" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="266" st_id="74" stage="19" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="267" st_id="75" stage="18" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="268" st_id="76" stage="17" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="269" st_id="77" stage="16" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="270" st_id="78" stage="15" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="271" st_id="79" stage="14" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="272" st_id="80" stage="13" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="273" st_id="81" stage="12" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="274" st_id="82" stage="11" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="275" st_id="83" stage="10" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="276" st_id="84" stage="9" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="277" st_id="85" stage="8" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="278" st_id="86" stage="7" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="279" st_id="87" stage="6" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="280" st_id="88" stage="5" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="281" st_id="89" stage="4" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="282" st_id="90" stage="3" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="283" st_id="91" stage="2" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="284" st_id="92" stage="1" lat="72">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="6" op_3_bw="109" op_4_bw="105" op_5_bw="102" op_6_bw="97" op_7_bw="92" op_8_bw="87" op_9_bw="82" op_10_bw="77" op_11_bw="58" op_12_bw="26" op_13_bw="42">
<![CDATA[
:9  %tmp_i_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="285" st_id="93" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:10  %v468 = fptrunc double %tmp_i_i_i to float

]]></Node>
<StgValue><ssdm name="v468"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="286" st_id="94" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:10  %v468 = fptrunc double %tmp_i_i_i to float

]]></Node>
<StgValue><ssdm name="v468"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="287" st_id="95" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_i = fpext float %v468 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="288" st_id="96" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_i = fpext float %v468 to double

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="289" st_id="97" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="290" st_id="98" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="291" st_id="99" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="292" st_id="100" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="293" st_id="101" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="294" st_id="102" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_23_i = fmul double %tmp_i, 4.471500e-02

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="295" st_id="103" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
:13  %v469 = fptrunc double %tmp_23_i to float

]]></Node>
<StgValue><ssdm name="v469"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="296" st_id="104" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
:13  %v469 = fptrunc double %tmp_23_i to float

]]></Node>
<StgValue><ssdm name="v469"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="297" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v470 = fadd float %v466, %v469

]]></Node>
<StgValue><ssdm name="v470"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="298" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v470 = fadd float %v466, %v469

]]></Node>
<StgValue><ssdm name="v470"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="299" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v470 = fadd float %v466, %v469

]]></Node>
<StgValue><ssdm name="v470"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="300" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v470 = fadd float %v466, %v469

]]></Node>
<StgValue><ssdm name="v470"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="301" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %v470 = fadd float %v466, %v469

]]></Node>
<StgValue><ssdm name="v470"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="302" st_id="110" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_24_i = fpext float %v470 to double

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="303" st_id="111" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_24_i = fpext float %v470 to double

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="304" st_id="112" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="305" st_id="113" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="306" st_id="114" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="307" st_id="115" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="308" st_id="116" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="309" st_id="117" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_25_i = fmul double %tmp_24_i, 7.978850e-01

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="310" st_id="118" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
:17  %v471 = fptrunc double %tmp_25_i to float

]]></Node>
<StgValue><ssdm name="v471"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="311" st_id="119" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
:17  %v471 = fptrunc double %tmp_25_i to float

]]></Node>
<StgValue><ssdm name="v471"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="312" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:18  %v472 = call fastcc float @"generic_tanh<float>"(float %v471) nounwind

]]></Node>
<StgValue><ssdm name="v472"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="313" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
:18  %v472 = call fastcc float @"generic_tanh<float>"(float %v471) nounwind

]]></Node>
<StgValue><ssdm name="v472"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="314" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %v473 = fadd float %v472, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v473"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="315" st_id="123" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v467 = fmul float %v466, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v467"/></StgValue>
</operation>

<operation id="316" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %v473 = fadd float %v472, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v473"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="317" st_id="124" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v467 = fmul float %v466, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v467"/></StgValue>
</operation>

<operation id="318" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %v473 = fadd float %v472, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v473"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="319" st_id="125" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v467 = fmul float %v466, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v467"/></StgValue>
</operation>

<operation id="320" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %v473 = fadd float %v472, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v473"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="321" st_id="126" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %v467 = fmul float %v466, 5.000000e-01

]]></Node>
<StgValue><ssdm name="v467"/></StgValue>
</operation>

<operation id="322" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %v473 = fadd float %v472, 1.000000e+00

]]></Node>
<StgValue><ssdm name="v473"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="323" st_id="127" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %v474 = fmul float %v467, %v473

]]></Node>
<StgValue><ssdm name="v474"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="324" st_id="128" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %v474 = fmul float %v467, %v473

]]></Node>
<StgValue><ssdm name="v474"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="325" st_id="129" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %v474 = fmul float %v467, %v473

]]></Node>
<StgValue><ssdm name="v474"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="326" st_id="130" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %v474 = fmul float %v467, %v473

]]></Node>
<StgValue><ssdm name="v474"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="327" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str82) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln768"/></StgValue>
</operation>

<operation id="328" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v578_addr = getelementptr [36864 x float]* %v578, i64 0, i64 %sext_ln769

]]></Node>
<StgValue><ssdm name="v578_addr"/></StgValue>
</operation>

<operation id="329" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:21  store float %v474, float* %v578_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln778"/></StgValue>
</operation>

<operation id="330" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %2

]]></Node>
<StgValue><ssdm name="br_ln768"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="331" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
Gelu_layer.exit:0  call fastcc void @Linear_layer_ds2([36864 x float]* %v578, [2359296 x float]* %v563, [768 x float]* %v564, [9216 x float]* %v579) nounwind

]]></Node>
<StgValue><ssdm name="call_ln945"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="332" st_id="133" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
Gelu_layer.exit:1  call fastcc void @Res_layer([9216 x float]* %v579, [9216 x float]* %v576, [9216 x float]* %v580) nounwind

]]></Node>
<StgValue><ssdm name="call_ln947"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="333" st_id="134" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
Gelu_layer.exit:1  call fastcc void @Res_layer([9216 x float]* %v579, [9216 x float]* %v576, [9216 x float]* %v580) nounwind

]]></Node>
<StgValue><ssdm name="call_ln947"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="334" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
Gelu_layer.exit:2  call fastcc void @Layer_norm([9216 x float]* %v580, [768 x float]* %v567, [768 x float]* %v568, [9216 x float]* %v569) nounwind

]]></Node>
<StgValue><ssdm name="call_ln948"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="335" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
Gelu_layer.exit:2  call fastcc void @Layer_norm([9216 x float]* %v580, [768 x float]* %v567, [768 x float]* %v568, [9216 x float]* %v569) nounwind

]]></Node>
<StgValue><ssdm name="call_ln948"/></StgValue>
</operation>

<operation id="336" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
Gelu_layer.exit:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln949"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
