============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:43:30 am
  Module:                 not_equal
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5370 ps) Late External Delay Assertion at pin y
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) y
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     230                  
             Slack:=    5370                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  a              -       -     R     (arrival)                 2  2.1     0     0    2000    (-,-) 
  g363__6260/Y   -       B->Y  R     XOR2xp5_ASAP7_75t_R       2  1.3    32    25    2025    (-,-) 
  sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.2    31    26    2051    (-,-) 
  g359/Y         -       A->Y  R     INVxp67_ASAP7_75t_R       1  0.9    20    18    2069    (-,-) 
  g396__8428/Y   -       A2->Y F     OAI21xp5_ASAP7_75t_R      1  0.9    22    16    2084    (-,-) 
  g395__4319/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R       3 16.7   292   145    2229    (-,-) 
  y              -       -     R     (port)                    -    -     -     1    2230    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (7217 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     384                  
             Slack:=    7217                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  a                -       -      R     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g363__6260/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           2  1.3    32    25    2025    (-,-) 
  sr/g24__2398/Y   -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.2    31    26    2051    (-,-) 
  g359/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  0.9    20    18    2069    (-,-) 
  g396__8428/Y     -       A2->Y  F     OAI21xp5_ASAP7_75t_R          1  0.9    22    16    2084    (-,-) 
  g395__4319/Y     -       A->Y   R     MAJIxp5_ASAP7_75t_R           3 16.7   292   145    2229    (-,-) 
  g405__8246/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2278    (-,-) 
  g404/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2306    (-,-) 
  g409/CON         -       B->CON F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2325    (-,-) 
  g401/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2343    (-,-) 
  g2/CON           -       B->CON F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2363    (-,-) 
  g394__6783/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    28    21    2384    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2384    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (7223 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     379                  
             Slack:=    7223                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  a                -       -       R     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g363__6260/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_R           2  1.3    32    25    2025    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.2    31    26    2051    (-,-) 
  g359/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    20    18    2069    (-,-) 
  g396__8428/Y     -       A2->Y   F     OAI21xp5_ASAP7_75t_R          1  0.9    22    16    2084    (-,-) 
  g395__4319/Y     -       A->Y    R     MAJIxp5_ASAP7_75t_R           3 16.7   292   145    2229    (-,-) 
  g405__8246/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2278    (-,-) 
  g404/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2306    (-,-) 
  g409/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2325    (-,-) 
  g401/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2343    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2363    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16    2379    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2379    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 4: MET (7261 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     340                  
             Slack:=    7261                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  a                -       -       R     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g363__6260/Y     -       B->Y    R     XOR2xp5_ASAP7_75t_R           2  1.3    32    25    2025    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.2    31    26    2051    (-,-) 
  g359/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  0.9    20    18    2069    (-,-) 
  g396__8428/Y     -       A2->Y   F     OAI21xp5_ASAP7_75t_R          1  0.9    22    16    2084    (-,-) 
  g395__4319/Y     -       A->Y    R     MAJIxp5_ASAP7_75t_R           3 16.7   292   145    2229    (-,-) 
  g405__8246/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2278    (-,-) 
  g404/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    32    28    2306    (-,-) 
  g409/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    26    19    2325    (-,-) 
  g409/SN          -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    15    2340    (-,-) 
  counter_reg[1]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2340    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 5: MET (7294 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       3                  
       Uncertainty:-     400                  
     Required Time:=    9597                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     303                  
             Slack:=    7294                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  a                -       -     R     (arrival)                     2  2.1     0     0    2000    (-,-) 
  g363__6260/Y     -       B->Y  R     XOR2xp5_ASAP7_75t_R           2  1.3    32    25    2025    (-,-) 
  sr/g24__2398/Y   -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.2    31    26    2051    (-,-) 
  g359/Y           -       A->Y  R     INVxp67_ASAP7_75t_R           1  0.9    20    18    2069    (-,-) 
  g396__8428/Y     -       A2->Y F     OAI21xp5_ASAP7_75t_R          1  0.9    22    16    2084    (-,-) 
  g395__4319/Y     -       A->Y  R     MAJIxp5_ASAP7_75t_R           3 16.7   292   145    2229    (-,-) 
  g405__8246/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    68    49    2278    (-,-) 
  g403__5122/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    57    24    2303    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2303    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

