
ra_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086f4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000052c0  08008898  08008898  00009898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db58  0800db58  0000f210  2**0
                  CONTENTS
  4 .ARM          00000008  0800db58  0800db58  0000eb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db60  0800db60  0000f210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db60  0800db60  0000eb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db64  0800db64  0000eb64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800db68  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000210  0800dd78  0000f210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000610  0800dd78  0000f610  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e045  00000000  00000000  0000f240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000404b  00000000  00000000  0002d285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000d237  00000000  00000000  000312d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fa0  00000000  00000000  0003e508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017ba  00000000  00000000  0003f4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018f85  00000000  00000000  00040c62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020783  00000000  00000000  00059be7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000950be  00000000  00000000  0007a36a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0010f428  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041b4  00000000  00000000  0010f4e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  00113698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000013a6  00000000  00000000  00113708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000078  00000000  00000000  00114aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800887c 	.word	0x0800887c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800887c 	.word	0x0800887c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MultivariablePID_Init>:

#include "PID_Control.h"

void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
	for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
		pid->Kp_data[i] = Kp_f32[i];
 8000ff4:	f8d1 c000 	ldr.w	ip, [r1]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8000ff8:	b510      	push	{r4, lr}
		pid->Kp_data[i] = Kp_f32[i];
 8000ffa:	f8c0 c000 	str.w	ip, [r0]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8000ffe:	4694      	mov	ip, r2
		pid->Ki_data[i] = Ki_f32[i];
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	6102      	str	r2, [r0, #16]
void MultivariablePID_Init(MultivariablePID *pid, float32_t *Kp_f32, float32_t *Ki_f32, float32_t *Kd_f32) {
 8001004:	4604      	mov	r4, r0
 8001006:	4618      	mov	r0, r3
		pid->Kd_data[i] = Kd_f32[i];
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	6223      	str	r3, [r4, #32]
		pid->Kp_data[i] = Kp_f32[i];
 800100c:	684b      	ldr	r3, [r1, #4]
 800100e:	6063      	str	r3, [r4, #4]
		pid->Ki_data[i] = Ki_f32[i];
 8001010:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8001014:	6163      	str	r3, [r4, #20]
		pid->Kd_data[i] = Kd_f32[i];
 8001016:	6843      	ldr	r3, [r0, #4]
 8001018:	6263      	str	r3, [r4, #36]	@ 0x24
		pid->Kp_data[i] = Kp_f32[i];
 800101a:	688b      	ldr	r3, [r1, #8]
 800101c:	60a3      	str	r3, [r4, #8]
		pid->Ki_data[i] = Ki_f32[i];
 800101e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8001022:	61a3      	str	r3, [r4, #24]
		pid->Kd_data[i] = Kd_f32[i];
 8001024:	6883      	ldr	r3, [r0, #8]
 8001026:	62a3      	str	r3, [r4, #40]	@ 0x28
		pid->Kp_data[i] = Kp_f32[i];
 8001028:	68cb      	ldr	r3, [r1, #12]
 800102a:	60e3      	str	r3, [r4, #12]
		pid->Ki_data[i] = Ki_f32[i];
 800102c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 8001030:	61e1      	str	r1, [r4, #28]
		pid->Kd_data[i] = Kd_f32[i];
 8001032:	68c1      	ldr	r1, [r0, #12]
 8001034:	62e1      	str	r1, [r4, #44]	@ 0x2c
	}

	arm_mat_init_f32(&(pid->Kp_mat), NUM_JOINTS, NUM_JOINTS, pid->Kp_data);
 8001036:	2202      	movs	r2, #2
 8001038:	4623      	mov	r3, r4
 800103a:	4611      	mov	r1, r2
 800103c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001040:	f002 fff2 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Ki_mat), NUM_JOINTS, NUM_JOINTS, pid->Ki_data);
 8001044:	2202      	movs	r2, #2
 8001046:	4611      	mov	r1, r2
 8001048:	f104 0310 	add.w	r3, r4, #16
 800104c:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8001050:	f002 ffea 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Kd_mat), NUM_JOINTS, NUM_JOINTS, pid->Kd_data);
 8001054:	2202      	movs	r2, #2
 8001056:	4611      	mov	r1, r2
 8001058:	f104 0320 	add.w	r3, r4, #32
 800105c:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 8001060:	f002 ffe2 	bl	8004028 <arm_mat_init_f32>

	// Initialize data arrays to zero
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = 2048.0f;
		pid->meas_data[i] = 0.0f;
 8001064:	2100      	movs	r1, #0
		pid->setpoint_data[i] = 2048.0f;
 8001066:	f04f 408a 	mov.w	r0, #1157627904	@ 0x45000000

		pid->temp1_N_1_data[i] = 0.0f;
		pid->temp2_N_1_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 800106a:	f104 0348 	add.w	r3, r4, #72	@ 0x48
		pid->setpoint_data[i] = 2048.0f;
 800106e:	64a0      	str	r0, [r4, #72]	@ 0x48
		pid->meas_data[i] = 0.0f;
 8001070:	6521      	str	r1, [r4, #80]	@ 0x50
		pid->output_data[i] = 0.0f;
 8001072:	65a1      	str	r1, [r4, #88]	@ 0x58
		pid->error_data[i] = 0.0f;
 8001074:	67a1      	str	r1, [r4, #120]	@ 0x78
		pid->error_sum_data[i] = 0.0f;
 8001076:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
		pid->error_prev_data[i] = 0.0f;
 800107a:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88
		pid->temp1_N_1_data[i] = 0.0f;
 800107e:	f8c4 10a8 	str.w	r1, [r4, #168]	@ 0xa8
		pid->temp2_N_1_data[i] = 0.0f;
 8001082:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0
		pid->setpoint_data[i] = 2048.0f;
 8001086:	64e0      	str	r0, [r4, #76]	@ 0x4c
		pid->meas_data[i] = 0.0f;
 8001088:	6561      	str	r1, [r4, #84]	@ 0x54
		pid->output_data[i] = 0.0f;
 800108a:	65e1      	str	r1, [r4, #92]	@ 0x5c
		pid->error_data[i] = 0.0f;
 800108c:	67e1      	str	r1, [r4, #124]	@ 0x7c
		pid->error_sum_data[i] = 0.0f;
 800108e:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
		pid->error_prev_data[i] = 0.0f;
 8001092:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
		pid->temp1_N_1_data[i] = 0.0f;
 8001096:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac
		pid->temp2_N_1_data[i] = 0.0f;
 800109a:	f8c4 10b4 	str.w	r1, [r4, #180]	@ 0xb4
	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 800109e:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 80010a2:	2201      	movs	r2, #1
 80010a4:	2102      	movs	r1, #2
 80010a6:	f002 ffbf 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->meas_mat), NUM_JOINTS, 1, pid->meas_data);
 80010aa:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 80010ae:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80010b2:	2201      	movs	r2, #1
 80010b4:	2102      	movs	r1, #2
 80010b6:	f002 ffb7 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->output_mat), NUM_JOINTS, 1, pid->output_data);
 80010ba:	f104 0358 	add.w	r3, r4, #88	@ 0x58
 80010be:	f104 0070 	add.w	r0, r4, #112	@ 0x70
 80010c2:	2201      	movs	r2, #1
 80010c4:	2102      	movs	r1, #2
 80010c6:	f002 ffaf 	bl	8004028 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->error_mat), NUM_JOINTS, 1, pid->error_data);
 80010ca:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 80010ce:	f104 0090 	add.w	r0, r4, #144	@ 0x90
 80010d2:	2201      	movs	r2, #1
 80010d4:	2102      	movs	r1, #2
 80010d6:	f002 ffa7 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_sum_mat), NUM_JOINTS, 1, pid->error_sum_data);
 80010da:	f104 0380 	add.w	r3, r4, #128	@ 0x80
 80010de:	f104 0098 	add.w	r0, r4, #152	@ 0x98
 80010e2:	2201      	movs	r2, #1
 80010e4:	2102      	movs	r1, #2
 80010e6:	f002 ff9f 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_prev_mat), NUM_JOINTS, 1, pid->error_prev_data);
 80010ea:	f104 0388 	add.w	r3, r4, #136	@ 0x88
 80010ee:	f104 00a0 	add.w	r0, r4, #160	@ 0xa0
 80010f2:	2201      	movs	r2, #1
 80010f4:	2102      	movs	r1, #2
 80010f6:	f002 ff97 	bl	8004028 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->temp1_N_1_mat), NUM_JOINTS, 1, pid->temp1_N_1_data);
 80010fa:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 80010fe:	f104 00b8 	add.w	r0, r4, #184	@ 0xb8
 8001102:	2201      	movs	r2, #1
 8001104:	2102      	movs	r1, #2
 8001106:	f002 ff8f 	bl	8004028 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 800110a:	f104 03b0 	add.w	r3, r4, #176	@ 0xb0
 800110e:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8001112:	2201      	movs	r2, #1
}
 8001114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 8001118:	2102      	movs	r1, #2
 800111a:	f002 bf85 	b.w	8004028 <arm_mat_init_f32>
 800111e:	bf00      	nop

08001120 <MultivariablePID_Compute>:
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = setpoint[i];
	}
}
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
  if (pid == NULL || meas == NULL) return;
 8001120:	2800      	cmp	r0, #0
 8001122:	d060      	beq.n	80011e6 <MultivariablePID_Compute+0xc6>
 8001124:	2900      	cmp	r1, #0
 8001126:	d05e      	beq.n	80011e6 <MultivariablePID_Compute+0xc6>

  for (int i = 0; i < NUM_JOINTS; i++) {
    pid->meas_data[i] = meas[i];
 8001128:	680b      	ldr	r3, [r1, #0]
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
 800112a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pid->meas_data[i] = meas[i];
 800112e:	6503      	str	r3, [r0, #80]	@ 0x50
 8001130:	684b      	ldr	r3, [r1, #4]
 8001132:	6543      	str	r3, [r0, #84]	@ 0x54
  }

  // error = setpoint - measurement
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 8001134:	f100 0790 	add.w	r7, r0, #144	@ 0x90
 8001138:	4604      	mov	r4, r0

  // Proportional Term: P = Kp * error
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 800113a:	f100 0670 	add.w	r6, r0, #112	@ 0x70
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 800113e:	463a      	mov	r2, r7
 8001140:	f100 0168 	add.w	r1, r0, #104	@ 0x68
 8001144:	3060      	adds	r0, #96	@ 0x60
 8001146:	f002 fdf3 	bl	8003d30 <arm_mat_sub_f32>

  // Integral Term: I = Ki * integral(error)
  // Update error sum (accumulate integral of error)
  // Scale by dt (sample time)
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 800114a:	f104 0598 	add.w	r5, r4, #152	@ 0x98
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 800114e:	4632      	mov	r2, r6
 8001150:	4639      	mov	r1, r7
 8001152:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001156:	f002 fe57 	bl	8003e08 <arm_mat_mult_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 800115a:	f104 08b8 	add.w	r8, r4, #184	@ 0xb8
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 800115e:	462a      	mov	r2, r5
 8001160:	4639      	mov	r1, r7
 8001162:	4628      	mov	r0, r5
 8001164:	f002 ff64 	bl	8004030 <arm_mat_add_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001168:	4629      	mov	r1, r5
 800116a:	4642      	mov	r2, r8
 800116c:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8001170:	f002 fe4a 	bl	8003e08 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 8001174:	f104 01a8 	add.w	r1, r4, #168	@ 0xa8
 8001178:	ed94 0a32 	vldr	s0, [r4, #200]	@ 0xc8

  // Derivative Term: D = Kd * (error - previous_error)
  // Update the derivative term (change in error)
  // Scale by dt (sample time)
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 800117c:	f104 05c0 	add.w	r5, r4, #192	@ 0xc0
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 8001180:	4608      	mov	r0, r1
 8001182:	2202      	movs	r2, #2
 8001184:	f002 ffc0 	bl	8004108 <arm_scale_f32>
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 8001188:	462a      	mov	r2, r5
 800118a:	f104 01a0 	add.w	r1, r4, #160	@ 0xa0
 800118e:	4638      	mov	r0, r7
 8001190:	f002 fdce 	bl	8003d30 <arm_mat_sub_f32>
  arm_mat_mult_f32(&(pid->Kd_mat), &(pid->temp2_N_1_mat), &(pid->temp2_N_1_mat));
 8001194:	462a      	mov	r2, r5
 8001196:	4629      	mov	r1, r5
 8001198:	f104 0040 	add.w	r0, r4, #64	@ 0x40
 800119c:	f002 fe34 	bl	8003e08 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp2_N_1_data, pid->dt, pid->temp2_N_1_data, NUM_JOINTS);
 80011a0:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 80011a4:	ed94 0a32 	vldr	s0, [r4, #200]	@ 0xc8
 80011a8:	4608      	mov	r0, r1
 80011aa:	2202      	movs	r2, #2
 80011ac:	f002 ffac 	bl	8004108 <arm_scale_f32>

  // Sum the P, I, D terms
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp1_N_1_mat), &(pid->output_mat));  // P + I
 80011b0:	4632      	mov	r2, r6
 80011b2:	4641      	mov	r1, r8
 80011b4:	4630      	mov	r0, r6
 80011b6:	f002 ff3b 	bl	8004030 <arm_mat_add_f32>
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp2_N_1_mat), &(pid->output_mat));  // P + I + D
 80011ba:	4632      	mov	r2, r6
 80011bc:	4629      	mov	r1, r5
 80011be:	4630      	mov	r0, r6
 80011c0:	f002 ff36 	bl	8004030 <arm_mat_add_f32>

  // Optionally scale the final output if necessary (e.g., by a factor to adjust magnitude)
  float32_t output_scale_factor = 0.01f;
  arm_scale_f32(pid->output_data, output_scale_factor, pid->output_data, NUM_JOINTS);
 80011c4:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 80011c8:	4608      	mov	r0, r1
 80011ca:	2202      	movs	r2, #2
 80011cc:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 80011e8 <MultivariablePID_Compute+0xc8>
 80011d0:	f002 ff9a 	bl	8004108 <arm_scale_f32>

  // Save the current error as the previous error for the next iteration
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80011d4:	f104 0188 	add.w	r1, r4, #136	@ 0x88
 80011d8:	f104 0078 	add.w	r0, r4, #120	@ 0x78
 80011dc:	2202      	movs	r2, #2
}
 80011de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 80011e2:	f002 bd73 	b.w	8003ccc <arm_copy_f32>
 80011e6:	4770      	bx	lr
 80011e8:	3c23d70a 	.word	0x3c23d70a

080011ec <AS5600_Init>:
 *      Author: omart
 */

#include "AS5600_Multi.h"

int AS5600_Init(AS5600_HandleTypeDef *as5600, I2C_HandleTypeDef *hi2c) {
 80011ec:	b530      	push	{r4, r5, lr}
 80011ee:	4603      	mov	r3, r0
 80011f0:	b087      	sub	sp, #28
 80011f2:	4608      	mov	r0, r1
    // Setup handle
    as5600->hi2c = hi2c;
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL

    // Check if magnet is detected
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011f4:	2564      	movs	r5, #100	@ 0x64
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL
 80011f6:	216c      	movs	r1, #108	@ 0x6c
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011f8:	2401      	movs	r4, #1
    uint8_t status = 0;
 80011fa:	2200      	movs	r2, #0
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 80011fc:	9502      	str	r5, [sp, #8]
    as5600->hi2c = hi2c;
 80011fe:	6018      	str	r0, [r3, #0]
    as5600->addr = AS5600_ADDR << 1; // Shift address for HAL
 8001200:	7119      	strb	r1, [r3, #4]
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 8001202:	f10d 0317 	add.w	r3, sp, #23
 8001206:	e9cd 3400 	strd	r3, r4, [sp]
    uint8_t status = 0;
 800120a:	f88d 2017 	strb.w	r2, [sp, #23]
    if(HAL_I2C_Mem_Read(hi2c, as5600->addr, AS5600_REGISTER_STATUS, 1, &status, 1, 100) != HAL_OK) {
 800120e:	4623      	mov	r3, r4
 8001210:	220b      	movs	r2, #11
 8001212:	f001 f983 	bl	800251c <HAL_I2C_Mem_Read>
 8001216:	b940      	cbnz	r0, 800122a <AS5600_Init+0x3e>
        return 1;
    }

    if(!(status & AS5600_MAGNET_DETECTED)) {
 8001218:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800121c:	f080 0020 	eor.w	r0, r0, #32
 8001220:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8001224:	40a0      	lsls	r0, r4
        return 2;  // No magnet detected
    }

    return 0;
}
 8001226:	b007      	add	sp, #28
 8001228:	bd30      	pop	{r4, r5, pc}
        return 1;
 800122a:	4620      	mov	r0, r4
}
 800122c:	b007      	add	sp, #28
 800122e:	bd30      	pop	{r4, r5, pc}

08001230 <AS5600_ReadAngle>:
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 8001230:	b510      	push	{r4, lr}
    uint8_t data[2];

    // Read angle registers
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001232:	2202      	movs	r2, #2
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 8001234:	b086      	sub	sp, #24
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001236:	2464      	movs	r4, #100	@ 0x64
 8001238:	e9cd 2401 	strd	r2, r4, [sp, #4]
 800123c:	ab05      	add	r3, sp, #20
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 800123e:	468c      	mov	ip, r1
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 8001240:	220e      	movs	r2, #14
 8001242:	7901      	ldrb	r1, [r0, #4]
 8001244:	6800      	ldr	r0, [r0, #0]
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2301      	movs	r3, #1
int AS5600_ReadAngle(AS5600_HandleTypeDef *as5600, uint16_t *angle) {
 800124a:	4664      	mov	r4, ip
    if(HAL_I2C_Mem_Read(as5600->hi2c, as5600->addr, AS5600_REGISTER_ANGLE_HIGH, 1, data, 2, 100) != HAL_OK) {
 800124c:	f001 f966 	bl	800251c <HAL_I2C_Mem_Read>
 8001250:	b928      	cbnz	r0, 800125e <AS5600_ReadAngle+0x2e>
        return 1;
    }

    // Combine high and low bytes
    *angle = ((uint16_t)data[0] << 8) | data[1];
 8001252:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8001256:	ba5b      	rev16	r3, r3
 8001258:	8023      	strh	r3, [r4, #0]

    return 0;
}
 800125a:	b006      	add	sp, #24
 800125c:	bd10      	pop	{r4, pc}
        return 1;
 800125e:	2001      	movs	r0, #1
}
 8001260:	b006      	add	sp, #24
 8001262:	bd10      	pop	{r4, pc}

08001264 <CommandProtocol_SetCommandProcessor>:
#include "StepMotor.h"

static ProcessCommandFn CustomProcessCommand = NULL;

void CommandProtocol_SetCommandProcessor(ProcessCommandFn processFn) {
    CustomProcessCommand = processFn;
 8001264:	4b01      	ldr	r3, [pc, #4]	@ (800126c <CommandProtocol_SetCommandProcessor+0x8>)
 8001266:	6018      	str	r0, [r3, #0]
}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	2000022c 	.word	0x2000022c

08001270 <CommandProtocol_Init>:

HAL_StatusTypeDef CommandProtocol_Init(CommandProtocol_Handle* handle, UART_HandleTypeDef* huart, uint32_t timeout) {
 8001270:	4603      	mov	r3, r0
 8001272:	4608      	mov	r0, r1
    if (handle == NULL || huart == NULL) {
 8001274:	b153      	cbz	r3, 800128c <CommandProtocol_Init+0x1c>
 8001276:	b149      	cbz	r1, 800128c <CommandProtocol_Init+0x1c>
        return HAL_ERROR;
    }

    handle->huart = huart;
	handle->timeout = timeout;
    handle->rxIndex = 0;
 8001278:	f44f 7180 	mov.w	r1, #256	@ 0x100
	handle->timeout = timeout;
 800127c:	e9c3 0200 	strd	r0, r2, [r3]
    handle->rxIndex = 0;
 8001280:	8759      	strh	r1, [r3, #58]	@ 0x3a
    handle->isInitialized = true;

    return HAL_UART_Receive_IT(handle->huart, &handle->rxBuffer[0], 1);
 8001282:	2201      	movs	r2, #1
 8001284:	f103 0108 	add.w	r1, r3, #8
 8001288:	f002 bade 	b.w	8003848 <HAL_UART_Receive_IT>
}
 800128c:	2001      	movs	r0, #1
 800128e:	4770      	bx	lr

08001290 <CommandProtocol_ProcessByte>:

HAL_StatusTypeDef CommandProtocol_ProcessByte(CommandProtocol_Handle* handle, uint8_t byte, char* dataArray) {
    if (!handle->isInitialized) {
 8001290:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 8001294:	b31b      	cbz	r3, 80012de <CommandProtocol_ProcessByte+0x4e>
HAL_StatusTypeDef CommandProtocol_ProcessByte(CommandProtocol_Handle* handle, uint8_t byte, char* dataArray) {
 8001296:	b570      	push	{r4, r5, r6, lr}
        return HAL_ERROR;
    }

    if (handle->rxIndex < sizeof(handle->rxBuffer) - 1)
 8001298:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 800129c:	2b30      	cmp	r3, #48	@ 0x30
 800129e:	4604      	mov	r4, r0
 80012a0:	d80a      	bhi.n	80012b8 <CommandProtocol_ProcessByte+0x28>
    {
        if (byte == '\n' || byte == '\r')
 80012a2:	290a      	cmp	r1, #10
 80012a4:	d00d      	beq.n	80012c2 <CommandProtocol_ProcessByte+0x32>
 80012a6:	290d      	cmp	r1, #13
 80012a8:	d00b      	beq.n	80012c2 <CommandProtocol_ProcessByte+0x32>

            handle->rxIndex = 0;
        }
        else
        {
            handle->rxBuffer[handle->rxIndex++] = byte;
 80012aa:	18c2      	adds	r2, r0, r3
 80012ac:	3301      	adds	r3, #1
 80012ae:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
 80012b2:	7211      	strb	r1, [r2, #8]
    }
    else
    {
        handle->rxIndex = 0;
    }
    return HAL_OK;
 80012b4:	2000      	movs	r0, #0
}
 80012b6:	bd70      	pop	{r4, r5, r6, pc}
        handle->rxIndex = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
    return HAL_OK;
 80012be:	2000      	movs	r0, #0
}
 80012c0:	bd70      	pop	{r4, r5, r6, pc}
            if (CustomProcessCommand != NULL)
 80012c2:	4908      	ldr	r1, [pc, #32]	@ (80012e4 <CommandProtocol_ProcessByte+0x54>)
            handle->rxBuffer[handle->rxIndex] = '\0';
 80012c4:	4423      	add	r3, r4
            if (CustomProcessCommand != NULL)
 80012c6:	680e      	ldr	r6, [r1, #0]
            handle->rxBuffer[handle->rxIndex] = '\0';
 80012c8:	2500      	movs	r5, #0
 80012ca:	721d      	strb	r5, [r3, #8]
            if (CustomProcessCommand != NULL)
 80012cc:	b12e      	cbz	r6, 80012da <CommandProtocol_ProcessByte+0x4a>
                CustomProcessCommand(handle, dataArray);
 80012ce:	4611      	mov	r1, r2
 80012d0:	4620      	mov	r0, r4
 80012d2:	47b0      	blx	r6
            handle->rxIndex = 0;
 80012d4:	f884 503a 	strb.w	r5, [r4, #58]	@ 0x3a
 80012d8:	e7f1      	b.n	80012be <CommandProtocol_ProcessByte+0x2e>
        return HAL_ERROR;
 80012da:	2001      	movs	r0, #1
}
 80012dc:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	2000022c 	.word	0x2000022c

080012e8 <CommandProtocol_SendResponse>:

HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
    if (!handle->isInitialized || response == NULL) {
 80012e8:	f890 303b 	ldrb.w	r3, [r0, #59]	@ 0x3b
 80012ec:	b18b      	cbz	r3, 8001312 <CommandProtocol_SendResponse+0x2a>
HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
 80012ee:	b570      	push	{r4, r5, r6, lr}
 80012f0:	460d      	mov	r5, r1
    if (!handle->isInitialized || response == NULL) {
 80012f2:	b161      	cbz	r1, 800130e <CommandProtocol_SendResponse+0x26>
        return HAL_ERROR;
    }

    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 80012f4:	4604      	mov	r4, r0
 80012f6:	4608      	mov	r0, r1
 80012f8:	f7fe ffc2 	bl	8000280 <strlen>
 80012fc:	4602      	mov	r2, r0
 80012fe:	4629      	mov	r1, r5
 8001300:	e9d4 0300 	ldrd	r0, r3, [r4]
 8001304:	b292      	uxth	r2, r2
                            handle->timeout);
}
 8001306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 800130a:	f002 ba2f 	b.w	800376c <HAL_UART_Transmit>
}
 800130e:	2001      	movs	r0, #1
 8001310:	bd70      	pop	{r4, r5, r6, pc}
 8001312:	2001      	movs	r0, #1
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop

08001318 <StepMotor_Init>:
 *      Author: omart
 */

#include "StepMotor.h"

HAL_StatusTypeDef StepMotor_Init(StepMotor* motor, TIM_HandleTypeDef* timer, uint32_t tim_channel, GPIO_TypeDef* gpio_port, uint16_t gpio_pin){
 8001318:	4684      	mov	ip, r0
 800131a:	4608      	mov	r0, r1
 800131c:	4611      	mov	r1, r2
 800131e:	f8bd 2000 	ldrh.w	r2, [sp]
	motor->timer = timer;
	motor->channel = tim_channel;
	motor->dir_gpio_port = gpio_port;
 8001322:	f8cc 3008 	str.w	r3, [ip, #8]
	motor->channel = tim_channel;
 8001326:	e9cc 0100 	strd	r0, r1, [ip]
	motor->dir_gpio_pin = gpio_pin;
 800132a:	f8ac 200c 	strh.w	r2, [ip, #12]

	return HAL_TIM_OC_Start(motor->timer, motor->channel);
 800132e:	f001 bebf 	b.w	80030b0 <HAL_TIM_OC_Start>
 8001332:	bf00      	nop

08001334 <StepMotor_SetSpeedLUT>:
}

void StepMotor_SetSpeedLUT(StepMotor* motor, int16_t speed) {
 8001334:	b538      	push	{r3, r4, r5, lr}
	if (speed == 0)
 8001336:	1e0c      	subs	r4, r1, #0
void StepMotor_SetSpeedLUT(StepMotor* motor, int16_t speed) {
 8001338:	4605      	mov	r5, r0
	if (speed == 0)
 800133a:	d028      	beq.n	800138e <StepMotor_SetSpeedLUT+0x5a>
		return;
	}

	if (speed < 0)
	{
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CW);
 800133c:	6880      	ldr	r0, [r0, #8]
 800133e:	89a9      	ldrh	r1, [r5, #12]
	if (speed < 0)
 8001340:	db1f      	blt.n	8001382 <StepMotor_SetSpeedLUT+0x4e>
		speed = -speed;
	}
	else
	{
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CCW);
 8001342:	2201      	movs	r2, #1
 8001344:	f000 fece 	bl	80020e4 <HAL_GPIO_WritePin>
	else if (speed < MIN_LUT_SPEED)
	{
		speed = MIN_LUT_SPEED;
	}

	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 8001348:	2c01      	cmp	r4, #1
 800134a:	4621      	mov	r1, r4
 800134c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001350:	bfb8      	it	lt
 8001352:	2101      	movlt	r1, #1
 8001354:	4299      	cmp	r1, r3
 8001356:	bfa8      	it	ge
 8001358:	4619      	movge	r1, r3
 800135a:	682a      	ldr	r2, [r5, #0]
 800135c:	4c12      	ldr	r4, [pc, #72]	@ (80013a8 <StepMotor_SetSpeedLUT+0x74>)
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 800135e:	4813      	ldr	r0, [pc, #76]	@ (80013ac <StepMotor_SetSpeedLUT+0x78>)
	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 8001360:	6813      	ldr	r3, [r2, #0]
 8001362:	3901      	subs	r1, #1
 8001364:	b209      	sxth	r1, r1
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 8001366:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
	__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 800136a:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 800136e:	629c      	str	r4, [r3, #40]	@ 0x28

	motor->timer->Instance->CNT = 0;
 8001370:	2100      	movs	r1, #0
	__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 8001372:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8001374:	60d0      	str	r0, [r2, #12]
	motor->timer->Instance->CNT = 0;
 8001376:	6259      	str	r1, [r3, #36]	@ 0x24
	motor->timer->Instance->EGR |= TIM_EGR_UG;
 8001378:	695a      	ldr	r2, [r3, #20]
 800137a:	f042 0201 	orr.w	r2, r2, #1
 800137e:	615a      	str	r2, [r3, #20]
}
 8001380:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CW);
 8001382:	2200      	movs	r2, #0
 8001384:	f000 feae 	bl	80020e4 <HAL_GPIO_WritePin>
		speed = -speed;
 8001388:	4261      	negs	r1, r4
 800138a:	b20c      	sxth	r4, r1
 800138c:	e7dc      	b.n	8001348 <StepMotor_SetSpeedLUT+0x14>
		__HAL_TIM_SET_PRESCALER(motor->timer, 0xFFFF);
 800138e:	6801      	ldr	r1, [r0, #0]
 8001390:	680b      	ldr	r3, [r1, #0]
 8001392:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001396:	629a      	str	r2, [r3, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(motor->timer, 0xFFFF);
 8001398:	62da      	str	r2, [r3, #44]	@ 0x2c
 800139a:	60ca      	str	r2, [r1, #12]
		motor->timer->Instance->CNT = 0;  // Optional: reset counter
 800139c:	625c      	str	r4, [r3, #36]	@ 0x24
		motor->timer->Instance->EGR |= TIM_EGR_UG;
 800139e:	695a      	ldr	r2, [r3, #20]
 80013a0:	f042 0201 	orr.w	r2, r2, #1
 80013a4:	615a      	str	r2, [r3, #20]
}
 80013a6:	bd38      	pop	{r3, r4, r5, pc}
 80013a8:	0800afa8 	.word	0x0800afa8
 80013ac:	08008898 	.word	0x08008898

080013b0 <DWT_Init>:
#include "Timing.h"

static uint32_t last_cycle = 0;

void DWT_Init(void) {
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013b0:	4908      	ldr	r1, [pc, #32]	@ (80013d4 <DWT_Init+0x24>)
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <DWT_Init+0x28>)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013b4:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013b8:	2000      	movs	r0, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 80013ba:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80013be:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 80013c2:	6058      	str	r0, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 80013c4:	681a      	ldr	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 80013c6:	4905      	ldr	r1, [pc, #20]	@ (80013dc <DWT_Init+0x2c>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 80013c8:	f042 0201 	orr.w	r2, r2, #1
 80013cc:	601a      	str	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	600b      	str	r3, [r1, #0]
}
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	e0001000 	.word	0xe0001000
 80013dc:	20000230 	.word	0x20000230

080013e0 <DWT_GetDeltaTime>:

float DWT_GetDeltaTime(void) {
    uint32_t now_cycle = DWT->CYCCNT;
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013e0:	4a08      	ldr	r2, [pc, #32]	@ (8001404 <DWT_GetDeltaTime+0x24>)
    uint32_t now_cycle = DWT->CYCCNT;
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <DWT_GetDeltaTime+0x28>)
    last_cycle = now_cycle;
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013e4:	4809      	ldr	r0, [pc, #36]	@ (800140c <DWT_GetDeltaTime+0x2c>)
    uint32_t now_cycle = DWT->CYCCNT;
 80013e6:	6859      	ldr	r1, [r3, #4]
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013e8:	6813      	ldr	r3, [r2, #0]
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013ea:	ed90 0a00 	vldr	s0, [r0]
    last_cycle = now_cycle;
 80013ee:	6011      	str	r1, [r2, #0]
    uint32_t cycle_diff = now_cycle - last_cycle;
 80013f0:	1acb      	subs	r3, r1, r3
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80013fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80013fe:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001402:	4770      	bx	lr
 8001404:	20000230 	.word	0x20000230
 8001408:	e0001000 	.word	0xe0001000
 800140c:	2000003c 	.word	0x2000003c

08001410 <MyProcessCommand>:
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
void MyProcessCommand(CommandProtocol_Handle* handle, char *dataArray) {
 8001410:	b530      	push	{r4, r5, lr}
    CommandID cmdId = handle->rxBuffer[0];
 8001412:	7a03      	ldrb	r3, [r0, #8]
    char response[50];

    switch(cmdId) {
 8001414:	2b42      	cmp	r3, #66	@ 0x42
void MyProcessCommand(CommandProtocol_Handle* handle, char *dataArray) {
 8001416:	b08f      	sub	sp, #60	@ 0x3c
 8001418:	4604      	mov	r4, r0
    switch(cmdId) {
 800141a:	d005      	beq.n	8001428 <MyProcessCommand+0x18>
 800141c:	2b46      	cmp	r3, #70	@ 0x46
 800141e:	d015      	beq.n	800144c <MyProcessCommand+0x3c>
 8001420:	2b41      	cmp	r3, #65	@ 0x41
 8001422:	d00d      	beq.n	8001440 <MyProcessCommand+0x30>
				sprintf(response, "Frequency set to: %d\n", freq);
				CommandProtocol_SendResponse(handle, response);
            }
            break;
    }
}
 8001424:	b00f      	add	sp, #60	@ 0x3c
 8001426:	bd30      	pop	{r4, r5, pc}
            sprintf(response, "AS5600 Angle: %d\n", angle);
 8001428:	4b14      	ldr	r3, [pc, #80]	@ (800147c <MyProcessCommand+0x6c>)
 800142a:	4915      	ldr	r1, [pc, #84]	@ (8001480 <MyProcessCommand+0x70>)
 800142c:	881a      	ldrh	r2, [r3, #0]
 800142e:	a801      	add	r0, sp, #4
 8001430:	f003 fe68 	bl	8005104 <siprintf>
            CommandProtocol_SendResponse(handle, response);
 8001434:	a901      	add	r1, sp, #4
 8001436:	4620      	mov	r0, r4
 8001438:	f7ff ff56 	bl	80012e8 <CommandProtocol_SendResponse>
}
 800143c:	b00f      	add	sp, #60	@ 0x3c
 800143e:	bd30      	pop	{r4, r5, pc}
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 8001440:	4910      	ldr	r1, [pc, #64]	@ (8001484 <MyProcessCommand+0x74>)
}
 8001442:	b00f      	add	sp, #60	@ 0x3c
 8001444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 8001448:	f7ff bf4e 	b.w	80012e8 <CommandProtocol_SendResponse>
            if(handle->rxIndex > 1)
 800144c:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8001450:	2b01      	cmp	r3, #1
 8001452:	d9e7      	bls.n	8001424 <MyProcessCommand+0x14>
                uint16_t freq = atoi((const char*)&handle->rxBuffer[1]);
 8001454:	3009      	adds	r0, #9
 8001456:	f002 fe9d 	bl	8004194 <atoi>
 800145a:	4605      	mov	r5, r0
				StepMotor_SetSpeedLUT(&l1_motor, freq);
 800145c:	b229      	sxth	r1, r5
 800145e:	480a      	ldr	r0, [pc, #40]	@ (8001488 <MyProcessCommand+0x78>)
 8001460:	f7ff ff68 	bl	8001334 <StepMotor_SetSpeedLUT>
				sprintf(response, "Frequency set to: %d\n", freq);
 8001464:	b2aa      	uxth	r2, r5
 8001466:	4909      	ldr	r1, [pc, #36]	@ (800148c <MyProcessCommand+0x7c>)
 8001468:	a801      	add	r0, sp, #4
 800146a:	f003 fe4b 	bl	8005104 <siprintf>
				CommandProtocol_SendResponse(handle, response);
 800146e:	a901      	add	r1, sp, #4
 8001470:	4620      	mov	r0, r4
 8001472:	f7ff ff39 	bl	80012e8 <CommandProtocol_SendResponse>
}
 8001476:	b00f      	add	sp, #60	@ 0x3c
 8001478:	bd30      	pop	{r4, r5, pc}
 800147a:	bf00      	nop
 800147c:	20000038 	.word	0x20000038
 8001480:	0800d6c8 	.word	0x0800d6c8
 8001484:	0800d6b8 	.word	0x0800d6b8
 8001488:	20000300 	.word	0x20000300
 800148c:	0800d6dc 	.word	0x0800d6dc

08001490 <SystemClock_Config>:
{
 8001490:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001492:	2300      	movs	r3, #0
{
 8001494:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001496:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800149a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800149e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80014a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014a6:	4920      	ldr	r1, [pc, #128]	@ (8001528 <SystemClock_Config+0x98>)
 80014a8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014aa:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ac:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ae:	4a1f      	ldr	r2, [pc, #124]	@ (800152c <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b0:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 80014b4:	6408      	str	r0, [r1, #64]	@ 0x40
 80014b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80014b8:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 80014bc:	9101      	str	r1, [sp, #4]
 80014be:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c0:	9302      	str	r3, [sp, #8]
 80014c2:	6813      	ldr	r3, [r2, #0]
 80014c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014cc:	2001      	movs	r0, #1
 80014ce:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014da:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e0:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e2:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e6:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014e8:	2104      	movs	r1, #4
 80014ea:	2002      	movs	r0, #2
 80014ec:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 80014f0:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 80014f2:	2360      	movs	r3, #96	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f4:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 80014f6:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80014f8:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fa:	f001 f9dd 	bl	80028b8 <HAL_RCC_OscConfig>
 80014fe:	b108      	cbz	r0, 8001504 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001502:	e7fe      	b.n	8001502 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001504:	210f      	movs	r1, #15
 8001506:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001508:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800150c:	2280      	movs	r2, #128	@ 0x80
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800150e:	a803      	add	r0, sp, #12
 8001510:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001512:	e9cd 2305 	strd	r2, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001516:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001518:	f001 fbe4 	bl	8002ce4 <HAL_RCC_ClockConfig>
 800151c:	b108      	cbz	r0, 8001522 <SystemClock_Config+0x92>
 800151e:	b672      	cpsid	i
  while (1)
 8001520:	e7fe      	b.n	8001520 <SystemClock_Config+0x90>
}
 8001522:	b014      	add	sp, #80	@ 0x50
 8001524:	bd10      	pop	{r4, pc}
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800
 800152c:	40007000 	.word	0x40007000

08001530 <main>:
{
 8001530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	CommandProtocol_SetCommandProcessor(MyProcessCommand);
 8001534:	48a2      	ldr	r0, [pc, #648]	@ (80017c0 <main+0x290>)
{
 8001536:	b09d      	sub	sp, #116	@ 0x74
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	2400      	movs	r4, #0
	CommandProtocol_SetCommandProcessor(MyProcessCommand);
 800153a:	f7ff fe93 	bl	8001264 <CommandProtocol_SetCommandProcessor>
  HAL_Init();
 800153e:	f000 fbdd 	bl	8001cfc <HAL_Init>
  SystemClock_Config();
 8001542:	f7ff ffa5 	bl	8001490 <SystemClock_Config>
  DWT_Init();
 8001546:	f7ff ff33 	bl	80013b0 <DWT_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154a:	e9cd 4414 	strd	r4, r4, [sp, #80]	@ 0x50
 800154e:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	4b9c      	ldr	r3, [pc, #624]	@ (80017c4 <main+0x294>)
 8001554:	9402      	str	r4, [sp, #8]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	9418      	str	r4, [sp, #96]	@ 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 800155a:	489b      	ldr	r0, [pc, #620]	@ (80017c8 <main+0x298>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155c:	f042 0204 	orr.w	r2, r2, #4
 8001560:	631a      	str	r2, [r3, #48]	@ 0x30
 8001562:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001564:	f002 0204 	and.w	r2, r2, #4
 8001568:	9202      	str	r2, [sp, #8]
 800156a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800156c:	9403      	str	r4, [sp, #12]
 800156e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001574:	631a      	str	r2, [r3, #48]	@ 0x30
 8001576:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001578:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800157c:	9203      	str	r2, [sp, #12]
 800157e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001580:	9404      	str	r4, [sp, #16]
 8001582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001584:	f042 0201 	orr.w	r2, r2, #1
 8001588:	631a      	str	r2, [r3, #48]	@ 0x30
 800158a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800158c:	f002 0201 	and.w	r2, r2, #1
 8001590:	9204      	str	r2, [sp, #16]
 8001592:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001594:	9405      	str	r4, [sp, #20]
 8001596:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001598:	f042 0202 	orr.w	r2, r2, #2
 800159c:	631a      	str	r2, [r3, #48]	@ 0x30
 800159e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a0:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 80015a4:	4622      	mov	r2, r4
 80015a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015aa:	9305      	str	r3, [sp, #20]
 80015ac:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(M1_DIR_GPIO_Port, M1_DIR_Pin, GPIO_PIN_RESET);
 80015ae:	f000 fd99 	bl	80020e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_EN_GPIO_Port, M1_EN_Pin, GPIO_PIN_RESET);
 80015b2:	4622      	mov	r2, r4
 80015b4:	4885      	ldr	r0, [pc, #532]	@ (80017cc <main+0x29c>)
 80015b6:	2108      	movs	r1, #8
 80015b8:	f000 fd94 	bl	80020e4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015bc:	2502      	movs	r5, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2601      	movs	r6, #1
  HAL_GPIO_Init(M1_DIR_GPIO_Port, &GPIO_InitStruct);
 80015c0:	4881      	ldr	r0, [pc, #516]	@ (80017c8 <main+0x298>)
 80015c2:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pin = M1_DIR_Pin;
 80015c4:	f44f 4800 	mov.w	r8, #32768	@ 0x8000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c8:	e9cd 8614 	strd	r8, r6, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	e9cd 5416 	strd	r5, r4, [sp, #88]	@ 0x58
  HAL_GPIO_Init(M1_DIR_GPIO_Port, &GPIO_InitStruct);
 80015d0:	f000 fc92 	bl	8001ef8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	487d      	ldr	r0, [pc, #500]	@ (80017cc <main+0x29c>)
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80015d6:	9518      	str	r5, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d8:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	e9cd 6514 	strd	r6, r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80015e2:	f04f 0903 	mov.w	r9, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e6:	f000 fc87 	bl	8001ef8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015ea:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	4877      	ldr	r0, [pc, #476]	@ (80017cc <main+0x29c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ee:	9417      	str	r4, [sp, #92]	@ 0x5c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f0:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	e9cd 5415 	strd	r5, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015f6:	9314      	str	r3, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80015f8:	f8cd 9060 	str.w	r9, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	f000 fc7c 	bl	8001ef8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001600:	2308      	movs	r3, #8
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001602:	4872      	ldr	r0, [pc, #456]	@ (80017cc <main+0x29c>)
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001604:	9314      	str	r3, [sp, #80]	@ 0x50
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001606:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001608:	e9cd 6615 	strd	r6, r6, [sp, #84]	@ 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160c:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800160e:	2720      	movs	r7, #32
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001610:	f000 fc72 	bl	8001ef8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	486d      	ldr	r0, [pc, #436]	@ (80017cc <main+0x29c>)
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001616:	9618      	str	r6, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	e9cd 5415 	strd	r5, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161e:	9417      	str	r4, [sp, #92]	@ 0x5c
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001620:	9714      	str	r7, [sp, #80]	@ 0x50
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f000 fc69 	bl	8001ef8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001626:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001628:	4868      	ldr	r0, [pc, #416]	@ (80017cc <main+0x29c>)
  huart1.Instance = USART1;
 800162a:	4e69      	ldr	r6, [pc, #420]	@ (80017d0 <main+0x2a0>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800162c:	9314      	str	r3, [sp, #80]	@ 0x50
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	e9cd 5415 	strd	r5, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001634:	e9cd 4517 	strd	r4, r5, [sp, #92]	@ 0x5c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001638:	f000 fc5e 	bl	8001ef8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800163c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	4864      	ldr	r0, [pc, #400]	@ (80017d4 <main+0x2a4>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	9417      	str	r4, [sp, #92]	@ 0x5c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	e9cd 5415 	strd	r5, r4, [sp, #84]	@ 0x54
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800164a:	9314      	str	r3, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800164c:	f8cd 9060 	str.w	r9, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001650:	f000 fc52 	bl	8001ef8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001654:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001658:	485e      	ldr	r0, [pc, #376]	@ (80017d4 <main+0x2a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800165a:	9314      	str	r3, [sp, #80]	@ 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	a914      	add	r1, sp, #80	@ 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001662:	9515      	str	r5, [sp, #84]	@ 0x54
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001664:	9518      	str	r5, [sp, #96]	@ 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	f000 fc47 	bl	8001ef8 <HAL_GPIO_Init>
  huart1.Init.StopBits = UART_STOPBITS_1;
 800166a:	e9c6 4402 	strd	r4, r4, [r6, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800166e:	e9c6 4406 	strd	r4, r4, [r6, #24]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001672:	6134      	str	r4, [r6, #16]
  huart1.Init.BaudRate = 115200;
 8001674:	4c58      	ldr	r4, [pc, #352]	@ (80017d8 <main+0x2a8>)
 8001676:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800167a:	e9c6 4300 	strd	r4, r3, [r6]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800167e:	4630      	mov	r0, r6
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001680:	230c      	movs	r3, #12
 8001682:	6173      	str	r3, [r6, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001684:	f001 ffe0 	bl	8003648 <HAL_UART_Init>
 8001688:	b108      	cbz	r0, 800168e <main+0x15e>
 800168a:	b672      	cpsid	i
  while (1)
 800168c:	e7fe      	b.n	800168c <main+0x15c>
  hi2c1.Instance = I2C1;
 800168e:	4d53      	ldr	r5, [pc, #332]	@ (80017dc <main+0x2ac>)
  hi2c1.Init.ClockSpeed = 100000;
 8001690:	4953      	ldr	r1, [pc, #332]	@ (80017e0 <main+0x2b0>)
 8001692:	4b54      	ldr	r3, [pc, #336]	@ (80017e4 <main+0x2b4>)
  hi2c1.Init.OwnAddress1 = 0;
 8001694:	e9c5 0002 	strd	r0, r0, [r5, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8001698:	e9c5 0005 	strd	r0, r0, [r5, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800169c:	e9c5 0007 	strd	r0, r0, [r5, #28]
  hi2c1.Init.ClockSpeed = 100000;
 80016a0:	e9c5 1300 	strd	r1, r3, [r5]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016a4:	4628      	mov	r0, r5
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016aa:	612b      	str	r3, [r5, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ac:	f000 fe6e 	bl	800238c <HAL_I2C_Init>
 80016b0:	4604      	mov	r4, r0
 80016b2:	b108      	cbz	r0, 80016b8 <main+0x188>
 80016b4:	b672      	cpsid	i
  while (1)
 80016b6:	e7fe      	b.n	80016b6 <main+0x186>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b8:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016bc:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
 80016c0:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
 80016c4:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016c8:	463a      	mov	r2, r7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ca:	9008      	str	r0, [sp, #32]
  htim1.Instance = TIM1;
 80016cc:	4f46      	ldr	r7, [pc, #280]	@ (80017e8 <main+0x2b8>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ce:	9006      	str	r0, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016d0:	900c      	str	r0, [sp, #48]	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d2:	900b      	str	r0, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	9007      	str	r0, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016d6:	4601      	mov	r1, r0
 80016d8:	a814      	add	r0, sp, #80	@ 0x50
 80016da:	f003 fd76 	bl	80051ca <memset>
  htim1.Instance = TIM1;
 80016de:	4b43      	ldr	r3, [pc, #268]	@ (80017ec <main+0x2bc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e0:	60bc      	str	r4, [r7, #8]
  htim1.Init.RepetitionCounter = 0;
 80016e2:	e9c7 4404 	strd	r4, r4, [r7, #16]
  htim1.Instance = TIM1;
 80016e6:	603b      	str	r3, [r7, #0]
  htim1.Init.Prescaler = 65535;
 80016e8:	f64f 74ff 	movw	r4, #65535	@ 0xffff
  htim1.Init.RepetitionCounter = 0;
 80016ec:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ee:	4638      	mov	r0, r7
  htim1.Init.Prescaler = 65535;
 80016f0:	607c      	str	r4, [r7, #4]
  htim1.Init.Period = 65535;
 80016f2:	60fc      	str	r4, [r7, #12]
  htim1.Init.RepetitionCounter = 0;
 80016f4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016f6:	f001 fbb3 	bl	8002e60 <HAL_TIM_Base_Init>
 80016fa:	b108      	cbz	r0, 8001700 <main+0x1d0>
 80016fc:	b672      	cpsid	i
  while (1)
 80016fe:	e7fe      	b.n	80016fe <main+0x1ce>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001700:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001704:	a908      	add	r1, sp, #32
 8001706:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001708:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800170a:	f001 fde9 	bl	80032e0 <HAL_TIM_ConfigClockSource>
 800170e:	b108      	cbz	r0, 8001714 <main+0x1e4>
 8001710:	b672      	cpsid	i
  while (1)
 8001712:	e7fe      	b.n	8001712 <main+0x1e2>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001714:	4638      	mov	r0, r7
 8001716:	f001 fc51 	bl	8002fbc <HAL_TIM_OC_Init>
 800171a:	b108      	cbz	r0, 8001720 <main+0x1f0>
 800171c:	b672      	cpsid	i
  while (1)
 800171e:	e7fe      	b.n	800171e <main+0x1ee>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001720:	a906      	add	r1, sp, #24
 8001722:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001724:	f04f 0a00 	mov.w	sl, #0
 8001728:	f04f 0b00 	mov.w	fp, #0
 800172c:	e9cd ab06 	strd	sl, fp, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001730:	f001 ff24 	bl	800357c <HAL_TIMEx_MasterConfigSynchronization>
 8001734:	4602      	mov	r2, r0
 8001736:	b108      	cbz	r0, 800173c <main+0x20c>
 8001738:	b672      	cpsid	i
  while (1)
 800173a:	e7fe      	b.n	800173a <main+0x20a>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800173c:	2330      	movs	r3, #48	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800173e:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001742:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001744:	9012      	str	r0, [sp, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001746:	a90c      	add	r1, sp, #48	@ 0x30
 8001748:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800174a:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800174c:	e9cd ab10 	strd	sl, fp, [sp, #64]	@ 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001750:	f001 fd0a 	bl	8003168 <HAL_TIM_OC_ConfigChannel>
 8001754:	4603      	mov	r3, r0
 8001756:	b108      	cbz	r0, 800175c <main+0x22c>
 8001758:	b672      	cpsid	i
  while (1)
 800175a:	e7fe      	b.n	800175a <main+0x22a>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 800175c:	f8d7 c000 	ldr.w	ip, [r7]
 8001760:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8001764:	f042 0208 	orr.w	r2, r2, #8
 8001768:	f8cc 2018 	str.w	r2, [ip, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800176c:	a914      	add	r1, sp, #80	@ 0x50
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800176e:	e9cd 3314 	strd	r3, r3, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.DeadTime = 0;
 8001772:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001776:	931b      	str	r3, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001778:	2200      	movs	r2, #0
 800177a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800177e:	4638      	mov	r0, r7
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001780:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001784:	f001 ff32 	bl	80035ec <HAL_TIMEx_ConfigBreakDeadTime>
 8001788:	4682      	mov	sl, r0
 800178a:	b108      	cbz	r0, 8001790 <main+0x260>
 800178c:	b672      	cpsid	i
  while (1)
 800178e:	e7fe      	b.n	800178e <main+0x25e>
  htim11.Instance = TIM11;
 8001790:	f8df 9060 	ldr.w	r9, [pc, #96]	@ 80017f4 <main+0x2c4>
  HAL_TIM_MspPostInit(&htim1);
 8001794:	4638      	mov	r0, r7
 8001796:	f000 f963 	bl	8001a60 <HAL_TIM_MspPostInit>
  htim11.Instance = TIM11;
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <main+0x2c0>)
  htim11.Init.Period = 65535;
 800179c:	f8c9 400c 	str.w	r4, [r9, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017a0:	4648      	mov	r0, r9
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	e9c9 aa01 	strd	sl, sl, [r9, #4]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a6:	f8c9 a010 	str.w	sl, [r9, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017aa:	f8c9 a018 	str.w	sl, [r9, #24]
  htim11.Instance = TIM11;
 80017ae:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017b2:	f001 fb55 	bl	8002e60 <HAL_TIM_Base_Init>
 80017b6:	4604      	mov	r4, r0
 80017b8:	b1f0      	cbz	r0, 80017f8 <main+0x2c8>
 80017ba:	b672      	cpsid	i
  while (1)
 80017bc:	e7fe      	b.n	80017bc <main+0x28c>
 80017be:	bf00      	nop
 80017c0:	08001411 	.word	0x08001411
 80017c4:	40023800 	.word	0x40023800
 80017c8:	40020800 	.word	0x40020800
 80017cc:	40020000 	.word	0x40020000
 80017d0:	20000390 	.word	0x20000390
 80017d4:	40020400 	.word	0x40020400
 80017d8:	40011000 	.word	0x40011000
 80017dc:	20000468 	.word	0x20000468
 80017e0:	40005400 	.word	0x40005400
 80017e4:	000186a0 	.word	0x000186a0
 80017e8:	20000420 	.word	0x20000420
 80017ec:	40010000 	.word	0x40010000
 80017f0:	40014800 	.word	0x40014800
 80017f4:	200003d8 	.word	0x200003d8
  HAL_TIM_Base_Start_IT(&htim11); // Start controller timer
 80017f8:	4648      	mov	r0, r9
 80017fa:	f001 fbab 	bl	8002f54 <HAL_TIM_Base_Start_IT>
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 80017fe:	4631      	mov	r1, r6
 8001800:	2264      	movs	r2, #100	@ 0x64
 8001802:	4828      	ldr	r0, [pc, #160]	@ (80018a4 <main+0x374>)
 8001804:	4e28      	ldr	r6, [pc, #160]	@ (80018a8 <main+0x378>)
 8001806:	f7ff fd33 	bl	8001270 <CommandProtocol_Init>
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 800180a:	4629      	mov	r1, r5
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 800180c:	6030      	str	r0, [r6, #0]
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 800180e:	4827      	ldr	r0, [pc, #156]	@ (80018ac <main+0x37c>)
 8001810:	4d27      	ldr	r5, [pc, #156]	@ (80018b0 <main+0x380>)
 8001812:	f7ff fceb 	bl	80011ec <AS5600_Init>
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin);
 8001816:	4622      	mov	r2, r4
 8001818:	4639      	mov	r1, r7
 800181a:	f8cd 8000 	str.w	r8, [sp]
 800181e:	4b25      	ldr	r3, [pc, #148]	@ (80018b4 <main+0x384>)
  statusCheck = AS5600_Init(&as5600, &hi2c1);
 8001820:	6030      	str	r0, [r6, #0]
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin);
 8001822:	4825      	ldr	r0, [pc, #148]	@ (80018b8 <main+0x388>)
 8001824:	f8df 80ac 	ldr.w	r8, [pc, #172]	@ 80018d4 <main+0x3a4>
 8001828:	4f24      	ldr	r7, [pc, #144]	@ (80018bc <main+0x38c>)
 800182a:	f7ff fd75 	bl	8001318 <StepMotor_Init>
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 800182e:	4621      	mov	r1, r4
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin);
 8001830:	4603      	mov	r3, r0
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 8001832:	4821      	ldr	r0, [pc, #132]	@ (80018b8 <main+0x388>)
  statusCheck = StepMotor_Init(&l1_motor, &htim1, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin);
 8001834:	6033      	str	r3, [r6, #0]
  StepMotor_SetSpeedLUT(&l1_motor, 0); // Motor not moving initially
 8001836:	f7ff fd7d 	bl	8001334 <StepMotor_SetSpeedLUT>
  MultivariablePID_Init(&pidObj, Kp, Ki, Kd);
 800183a:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <main+0x390>)
 800183c:	4a21      	ldr	r2, [pc, #132]	@ (80018c4 <main+0x394>)
 800183e:	4922      	ldr	r1, [pc, #136]	@ (80018c8 <main+0x398>)
 8001840:	4822      	ldr	r0, [pc, #136]	@ (80018cc <main+0x39c>)
 8001842:	4c22      	ldr	r4, [pc, #136]	@ (80018cc <main+0x39c>)
 8001844:	f7ff fbd6 	bl	8000ff4 <MultivariablePID_Init>
 8001848:	e00c      	b.n	8001864 <main+0x334>
		  CommandProtocol_SendResponse(&cmdHandle, "AS5600 reading gone wrong!\n");
 800184a:	4816      	ldr	r0, [pc, #88]	@ (80018a4 <main+0x374>)
 800184c:	f7ff fd4c 	bl	80012e8 <CommandProtocol_SendResponse>
	StepMotor_SetSpeedLUT(motor, pidObj.output_data[0]);
 8001850:	edd4 7a16 	vldr	s15, [r4, #88]	@ 0x58
 8001854:	4818      	ldr	r0, [pc, #96]	@ (80018b8 <main+0x388>)
 8001856:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800185a:	ee17 3a90 	vmov	r3, s15
 800185e:	b219      	sxth	r1, r3
 8001860:	f7ff fd68 	bl	8001334 <StepMotor_SetSpeedLUT>
	  if(globalControllerFlag)
 8001864:	f898 3000 	ldrb.w	r3, [r8]
 8001868:	b97b      	cbnz	r3, 800188a <main+0x35a>
	  statusCheck = AS5600_ReadAngle(&as5600, &angle);
 800186a:	4639      	mov	r1, r7
 800186c:	480f      	ldr	r0, [pc, #60]	@ (80018ac <main+0x37c>)
 800186e:	f7ff fcdf 	bl	8001230 <AS5600_ReadAngle>
		  CommandProtocol_SendResponse(&cmdHandle, "AS5600 reading gone wrong!\n");
 8001872:	4917      	ldr	r1, [pc, #92]	@ (80018d0 <main+0x3a0>)
	  statusCheck = AS5600_ReadAngle(&as5600, &angle);
 8001874:	6030      	str	r0, [r6, #0]
	  if (statusCheck != HAL_OK)
 8001876:	2800      	cmp	r0, #0
 8001878:	d1e7      	bne.n	800184a <main+0x31a>
		  q_meas[0] = (float)angle;
 800187a:	883b      	ldrh	r3, [r7, #0]
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001884:	edc5 7a00 	vstr	s15, [r5]
 8001888:	e7e2      	b.n	8001850 <main+0x320>
		  globalControllerFlag = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	f888 3000 	strb.w	r3, [r8]
		  float controller_dt = DWT_GetDeltaTime();
 8001890:	f7ff fda6 	bl	80013e0 <DWT_GetDeltaTime>
		  MultivariablePID_Compute(&pidObj, q_meas);
 8001894:	4629      	mov	r1, r5
 8001896:	4620      	mov	r0, r4
		  pidObj.dt = (float32_t)controller_dt;
 8001898:	ed84 0a32 	vstr	s0, [r4, #200]	@ 0xc8
		  MultivariablePID_Compute(&pidObj, q_meas);
 800189c:	f7ff fc40 	bl	8001120 <MultivariablePID_Compute>
 80018a0:	e7e3      	b.n	800186a <main+0x33a>
 80018a2:	bf00      	nop
 80018a4:	20000318 	.word	0x20000318
 80018a8:	20000354 	.word	0x20000354
 80018ac:	20000310 	.word	0x20000310
 80018b0:	20000000 	.word	0x20000000
 80018b4:	40020800 	.word	0x40020800
 80018b8:	20000300 	.word	0x20000300
 80018bc:	20000038 	.word	0x20000038
 80018c0:	20000008 	.word	0x20000008
 80018c4:	20000018 	.word	0x20000018
 80018c8:	20000028 	.word	0x20000028
 80018cc:	20000234 	.word	0x20000234
 80018d0:	0800d6f4 	.word	0x0800d6f4
 80018d4:	20000358 	.word	0x20000358

080018d8 <HAL_UART_RxCpltCallback>:
{
 80018d8:	b538      	push	{r3, r4, r5, lr}
	if (huart == cmdHandle.huart) {
 80018da:	4c0b      	ldr	r4, [pc, #44]	@ (8001908 <HAL_UART_RxCpltCallback+0x30>)
 80018dc:	6825      	ldr	r5, [r4, #0]
 80018de:	4285      	cmp	r5, r0
 80018e0:	d000      	beq.n	80018e4 <HAL_UART_RxCpltCallback+0xc>
}
 80018e2:	bd38      	pop	{r3, r4, r5, pc}
		uint8_t receivedByte = cmdHandle.rxBuffer[cmdHandle.rxIndex];
 80018e4:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
		CommandProtocol_ProcessByte(&cmdHandle, receivedByte, globalDataArray);
 80018e8:	4a08      	ldr	r2, [pc, #32]	@ (800190c <HAL_UART_RxCpltCallback+0x34>)
		uint8_t receivedByte = cmdHandle.rxBuffer[cmdHandle.rxIndex];
 80018ea:	4423      	add	r3, r4
		CommandProtocol_ProcessByte(&cmdHandle, receivedByte, globalDataArray);
 80018ec:	4620      	mov	r0, r4
 80018ee:	7a19      	ldrb	r1, [r3, #8]
 80018f0:	f7ff fcce 	bl	8001290 <CommandProtocol_ProcessByte>
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 80018f4:	f894 103a 	ldrb.w	r1, [r4, #58]	@ 0x3a
 80018f8:	3108      	adds	r1, #8
 80018fa:	4421      	add	r1, r4
 80018fc:	4628      	mov	r0, r5
 80018fe:	2201      	movs	r2, #1
}
 8001900:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 8001904:	f001 bfa0 	b.w	8003848 <HAL_UART_Receive_IT>
 8001908:	20000318 	.word	0x20000318
 800190c:	2000035c 	.word	0x2000035c

08001910 <HAL_TIM_PeriodElapsedCallback>:
{
 8001910:	b508      	push	{r3, lr}
    if (htim->Instance == TIM11) // Controller timer
 8001912:	6802      	ldr	r2, [r0, #0]
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001916:	429a      	cmp	r2, r3
 8001918:	d000      	beq.n	800191c <HAL_TIM_PeriodElapsedCallback+0xc>
}
 800191a:	bd08      	pop	{r3, pc}
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 800191c:	4905      	ldr	r1, [pc, #20]	@ (8001934 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800191e:	4806      	ldr	r0, [pc, #24]	@ (8001938 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001920:	f7ff fc86 	bl	8001230 <AS5600_ReadAngle>
    	globalControllerFlag = 1;
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <HAL_TIM_PeriodElapsedCallback+0x2c>)
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 8001926:	4906      	ldr	r1, [pc, #24]	@ (8001940 <HAL_TIM_PeriodElapsedCallback+0x30>)
    	globalControllerFlag = 1;
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
    	statusCheck = AS5600_ReadAngle(&as5600, &angle);
 800192c:	6008      	str	r0, [r1, #0]
}
 800192e:	bd08      	pop	{r3, pc}
 8001930:	40014800 	.word	0x40014800
 8001934:	20000038 	.word	0x20000038
 8001938:	20000310 	.word	0x20000310
 800193c:	20000358 	.word	0x20000358
 8001940:	20000354 	.word	0x20000354

08001944 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <HAL_MspInit+0x34>)
 8001948:	2100      	movs	r1, #0
 800194a:	9100      	str	r1, [sp, #0]
 800194c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800194e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001952:	645a      	str	r2, [r3, #68]	@ 0x44
 8001954:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001956:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800195a:	9200      	str	r2, [sp, #0]
 800195c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	9101      	str	r1, [sp, #4]
 8001960:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001962:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001966:	641a      	str	r2, [r3, #64]	@ 0x40
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001972:	b002      	add	sp, #8
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800

0800197c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800197c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 800197e:	4b18      	ldr	r3, [pc, #96]	@ (80019e0 <HAL_I2C_MspInit+0x64>)
 8001980:	6802      	ldr	r2, [r0, #0]
{
 8001982:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8001986:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800198c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001990:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 8001992:	d001      	beq.n	8001998 <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001994:	b009      	add	sp, #36	@ 0x24
 8001996:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001998:	4d12      	ldr	r5, [pc, #72]	@ (80019e4 <HAL_I2C_MspInit+0x68>)
 800199a:	9400      	str	r4, [sp, #0]
 800199c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	4812      	ldr	r0, [pc, #72]	@ (80019e8 <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	632b      	str	r3, [r5, #48]	@ 0x30
 80019a6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ae:	22c0      	movs	r2, #192	@ 0xc0
 80019b0:	2312      	movs	r3, #18
 80019b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b6:	2303      	movs	r3, #3
 80019b8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ba:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019bc:	2304      	movs	r3, #4
 80019be:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c0:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c2:	f000 fa99 	bl	8001ef8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c6:	9401      	str	r4, [sp, #4]
 80019c8:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80019ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019ce:	642b      	str	r3, [r5, #64]	@ 0x40
 80019d0:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	9b01      	ldr	r3, [sp, #4]
}
 80019da:	b009      	add	sp, #36	@ 0x24
 80019dc:	bd30      	pop	{r4, r5, pc}
 80019de:	bf00      	nop
 80019e0:	40005400 	.word	0x40005400
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020400 	.word	0x40020400

080019ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019ec:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 80019ee:	4a18      	ldr	r2, [pc, #96]	@ (8001a50 <HAL_TIM_Base_MspInit+0x64>)
 80019f0:	6803      	ldr	r3, [r0, #0]
 80019f2:	4293      	cmp	r3, r2
{
 80019f4:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 80019f6:	d005      	beq.n	8001a04 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 80019f8:	4a16      	ldr	r2, [pc, #88]	@ (8001a54 <HAL_TIM_Base_MspInit+0x68>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d018      	beq.n	8001a30 <HAL_TIM_Base_MspInit+0x44>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80019fe:	b003      	add	sp, #12
 8001a00:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <HAL_TIM_Base_MspInit+0x6c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	9200      	str	r2, [sp, #0]
 8001a0a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001a0c:	f041 0101 	orr.w	r1, r1, #1
 8001a10:	6459      	str	r1, [r3, #68]	@ 0x44
 8001a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001a1c:	201a      	movs	r0, #26
 8001a1e:	4611      	mov	r1, r2
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001a20:	f000 f9aa 	bl	8001d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001a24:	201a      	movs	r0, #26
}
 8001a26:	b003      	add	sp, #12
 8001a28:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001a2c:	f000 b9e0 	b.w	8001df0 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_TIM_Base_MspInit+0x6c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	9201      	str	r2, [sp, #4]
 8001a36:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001a38:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8001a3c:	6459      	str	r1, [r3, #68]	@ 0x44
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001a48:	201a      	movs	r0, #26
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	e7e8      	b.n	8001a20 <HAL_TIM_Base_MspInit+0x34>
 8001a4e:	bf00      	nop
 8001a50:	40010000 	.word	0x40010000
 8001a54:	40014800 	.word	0x40014800
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	00000000 	.word	0x00000000

08001a60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a60:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8001a62:	4a17      	ldr	r2, [pc, #92]	@ (8001ac0 <HAL_TIM_MspPostInit+0x60>)
 8001a64:	6801      	ldr	r1, [r0, #0]
{
 8001a66:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8001a6a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001a70:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001a74:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8001a76:	d002      	beq.n	8001a7e <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a78:	b009      	add	sp, #36	@ 0x24
 8001a7a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001a82:	9301      	str	r3, [sp, #4]
 8001a84:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(M1_STEP_GPIO_Port, &GPIO_InitStruct);
 8001a86:	480f      	ldr	r0, [pc, #60]	@ (8001ac4 <HAL_TIM_MspPostInit+0x64>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = M1_STEP_Pin;
 8001a90:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8001ab8 <HAL_TIM_MspPostInit+0x58>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_STEP_Pin;
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(M1_STEP_GPIO_Port, &GPIO_InitStruct);
 8001aa2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001aa4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = M1_STEP_Pin;
 8001aa6:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001aac:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_STEP_GPIO_Port, &GPIO_InitStruct);
 8001aae:	f000 fa23 	bl	8001ef8 <HAL_GPIO_Init>
}
 8001ab2:	b009      	add	sp, #36	@ 0x24
 8001ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ab8:	00000100 	.word	0x00000100
 8001abc:	00000002 	.word	0x00000002
 8001ac0:	40010000 	.word	0x40010000
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ac8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8001aca:	4b1d      	ldr	r3, [pc, #116]	@ (8001b40 <HAL_UART_MspInit+0x78>)
 8001acc:	6802      	ldr	r2, [r0, #0]
{
 8001ace:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8001ad2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001ad8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001adc:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 8001ade:	d001      	beq.n	8001ae4 <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ae0:	b009      	add	sp, #36	@ 0x24
 8001ae2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae4:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8001ae8:	9400      	str	r4, [sp, #0]
 8001aea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	4815      	ldr	r0, [pc, #84]	@ (8001b44 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001aee:	f042 0210 	orr.w	r2, r2, #16
 8001af2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001af4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001af6:	f002 0210 	and.w	r2, r2, #16
 8001afa:	9200      	str	r2, [sp, #0]
 8001afc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afe:	9401      	str	r4, [sp, #4]
 8001b00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b02:	f042 0201 	orr.w	r2, r2, #1
 8001b06:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b10:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001b14:	2302      	movs	r3, #2
 8001b16:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	2307      	movs	r3, #7
 8001b1e:	2203      	movs	r2, #3
 8001b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b24:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f000 f9e7 	bl	8001ef8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b2a:	4622      	mov	r2, r4
 8001b2c:	4621      	mov	r1, r4
 8001b2e:	2025      	movs	r0, #37	@ 0x25
 8001b30:	f000 f922 	bl	8001d78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b34:	2025      	movs	r0, #37	@ 0x25
 8001b36:	f000 f95b 	bl	8001df0 <HAL_NVIC_EnableIRQ>
}
 8001b3a:	b009      	add	sp, #36	@ 0x24
 8001b3c:	bd30      	pop	{r4, r5, pc}
 8001b3e:	bf00      	nop
 8001b40:	40011000 	.word	0x40011000
 8001b44:	40020000 	.word	0x40020000

08001b48 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b48:	e7fe      	b.n	8001b48 <NMI_Handler>
 8001b4a:	bf00      	nop

08001b4c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <HardFault_Handler>
 8001b4e:	bf00      	nop

08001b50 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <MemManage_Handler>
 8001b52:	bf00      	nop

08001b54 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <BusFault_Handler>
 8001b56:	bf00      	nop

08001b58 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <UsageFault_Handler>
 8001b5a:	bf00      	nop

08001b5c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop

08001b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop

08001b64 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop

08001b68 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b68:	f000 b8e2 	b.w	8001d30 <HAL_IncTick>

08001b6c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b6e:	4804      	ldr	r0, [pc, #16]	@ (8001b80 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001b70:	f001 fc68 	bl	8003444 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim11);
 8001b78:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001b7a:	f001 bc63 	b.w	8003444 <HAL_TIM_IRQHandler>
 8001b7e:	bf00      	nop
 8001b80:	20000420 	.word	0x20000420
 8001b84:	200003d8 	.word	0x200003d8

08001b88 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b88:	4801      	ldr	r0, [pc, #4]	@ (8001b90 <USART1_IRQHandler+0x8>)
 8001b8a:	f001 bef3 	b.w	8003974 <HAL_UART_IRQHandler>
 8001b8e:	bf00      	nop
 8001b90:	20000390 	.word	0x20000390

08001b94 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001b94:	2001      	movs	r0, #1
 8001b96:	4770      	bx	lr

08001b98 <_kill>:

int _kill(int pid, int sig)
{
 8001b98:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b9a:	f003 fb69 	bl	8005270 <__errno>
 8001b9e:	2316      	movs	r3, #22
 8001ba0:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba6:	bd08      	pop	{r3, pc}

08001ba8 <_exit>:

void _exit (int status)
{
 8001ba8:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001baa:	f003 fb61 	bl	8005270 <__errno>
 8001bae:	2316      	movs	r3, #22
 8001bb0:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001bb2:	e7fe      	b.n	8001bb2 <_exit+0xa>

08001bb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb4:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb6:	1e16      	subs	r6, r2, #0
 8001bb8:	dd07      	ble.n	8001bca <_read+0x16>
 8001bba:	460c      	mov	r4, r1
 8001bbc:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001bbe:	f3af 8000 	nop.w
 8001bc2:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc6:	42a5      	cmp	r5, r4
 8001bc8:	d1f9      	bne.n	8001bbe <_read+0xa>
  }

  return len;
}
 8001bca:	4630      	mov	r0, r6
 8001bcc:	bd70      	pop	{r4, r5, r6, pc}
 8001bce:	bf00      	nop

08001bd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bd0:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	1e16      	subs	r6, r2, #0
 8001bd4:	dd07      	ble.n	8001be6 <_write+0x16>
 8001bd6:	460c      	mov	r4, r1
 8001bd8:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001bda:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001bde:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	42ac      	cmp	r4, r5
 8001be4:	d1f9      	bne.n	8001bda <_write+0xa>
  }
  return len;
}
 8001be6:	4630      	mov	r0, r6
 8001be8:	bd70      	pop	{r4, r5, r6, pc}
 8001bea:	bf00      	nop

08001bec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop

08001bf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001bf4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bf8:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop

08001c00 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001c00:	2001      	movs	r0, #1
 8001c02:	4770      	bx	lr

08001c04 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001c04:	2000      	movs	r0, #0
 8001c06:	4770      	bx	lr

08001c08 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c08:	490c      	ldr	r1, [pc, #48]	@ (8001c3c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001c0c:	680b      	ldr	r3, [r1, #0]
{
 8001c0e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c10:	4c0c      	ldr	r4, [pc, #48]	@ (8001c44 <_sbrk+0x3c>)
 8001c12:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001c14:	b12b      	cbz	r3, 8001c22 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c16:	4418      	add	r0, r3
 8001c18:	4290      	cmp	r0, r2
 8001c1a:	d807      	bhi.n	8001c2c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001c1c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <_sbrk+0x40>)
 8001c24:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001c26:	4418      	add	r0, r3
 8001c28:	4290      	cmp	r0, r2
 8001c2a:	d9f7      	bls.n	8001c1c <_sbrk+0x14>
    errno = ENOMEM;
 8001c2c:	f003 fb20 	bl	8005270 <__errno>
 8001c30:	230c      	movs	r3, #12
 8001c32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	bd10      	pop	{r4, pc}
 8001c3c:	200004bc 	.word	0x200004bc
 8001c40:	20020000 	.word	0x20020000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	20000610 	.word	0x20000610

08001c4c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c4c:	4a03      	ldr	r2, [pc, #12]	@ (8001c5c <SystemInit+0x10>)
 8001c4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001c52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c56:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5a:	4770      	bx	lr
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c64:	f7ff fff2 	bl	8001c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c68:	480c      	ldr	r0, [pc, #48]	@ (8001c9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c6a:	490d      	ldr	r1, [pc, #52]	@ (8001ca0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c70:	e002      	b.n	8001c78 <LoopCopyDataInit>

08001c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c76:	3304      	adds	r3, #4

08001c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c7c:	d3f9      	bcc.n	8001c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c80:	4c0a      	ldr	r4, [pc, #40]	@ (8001cac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c84:	e001      	b.n	8001c8a <LoopFillZerobss>

08001c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c88:	3204      	adds	r2, #4

08001c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c8c:	d3fb      	bcc.n	8001c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c8e:	f003 faf5 	bl	800527c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c92:	f7ff fc4d 	bl	8001530 <main>
  bx  lr    
 8001c96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca0:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001ca4:	0800db68 	.word	0x0800db68
  ldr r2, =_sbss
 8001ca8:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001cac:	20000610 	.word	0x20000610

08001cb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cb0:	e7fe      	b.n	8001cb0 <ADC_IRQHandler>
	...

08001cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <HAL_InitTick+0x3c>)
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <HAL_InitTick+0x40>)
 8001cba:	7812      	ldrb	r2, [r2, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
{
 8001cbe:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cc4:	fbb0 f0f2 	udiv	r0, r0, r2
 8001cc8:	fbb3 f0f0 	udiv	r0, r3, r0
 8001ccc:	f000 f89e 	bl	8001e0c <HAL_SYSTICK_Config>
 8001cd0:	b908      	cbnz	r0, 8001cd6 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd2:	2d0f      	cmp	r5, #15
 8001cd4:	d901      	bls.n	8001cda <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001cd6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001cd8:	bd38      	pop	{r3, r4, r5, pc}
 8001cda:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cdc:	4602      	mov	r2, r0
 8001cde:	4629      	mov	r1, r5
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f000 f848 	bl	8001d78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce8:	4b03      	ldr	r3, [pc, #12]	@ (8001cf8 <HAL_InitTick+0x44>)
 8001cea:	4620      	mov	r0, r4
 8001cec:	601d      	str	r5, [r3, #0]
}
 8001cee:	bd38      	pop	{r3, r4, r5, pc}
 8001cf0:	20000040 	.word	0x20000040
 8001cf4:	2000003c 	.word	0x2000003c
 8001cf8:	20000044 	.word	0x20000044

08001cfc <HAL_Init>:
{
 8001cfc:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <HAL_Init+0x30>)
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d06:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001d0e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d16:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d18:	2003      	movs	r0, #3
 8001d1a:	f000 f81b 	bl	8001d54 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d1e:	200f      	movs	r0, #15
 8001d20:	f7ff ffc8 	bl	8001cb4 <HAL_InitTick>
  HAL_MspInit();
 8001d24:	f7ff fe0e 	bl	8001944 <HAL_MspInit>
}
 8001d28:	2000      	movs	r0, #0
 8001d2a:	bd08      	pop	{r3, pc}
 8001d2c:	40023c00 	.word	0x40023c00

08001d30 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001d30:	4a03      	ldr	r2, [pc, #12]	@ (8001d40 <HAL_IncTick+0x10>)
 8001d32:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <HAL_IncTick+0x14>)
 8001d34:	6811      	ldr	r1, [r2, #0]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	440b      	add	r3, r1
 8001d3a:	6013      	str	r3, [r2, #0]
}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	200004c0 	.word	0x200004c0
 8001d44:	20000040 	.word	0x20000040

08001d48 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001d48:	4b01      	ldr	r3, [pc, #4]	@ (8001d50 <HAL_GetTick+0x8>)
 8001d4a:	6818      	ldr	r0, [r3, #0]
}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	200004c0 	.word	0x200004c0

08001d54 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d54:	4907      	ldr	r1, [pc, #28]	@ (8001d74 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d56:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d58:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d62:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d64:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d66:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001d6e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d78:	4b1b      	ldr	r3, [pc, #108]	@ (8001de8 <HAL_NVIC_SetPriority+0x70>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d80:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d82:	f1c3 0e07 	rsb	lr, r3, #7
 8001d86:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d8e:	bf28      	it	cs
 8001d90:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d94:	f1bc 0f06 	cmp.w	ip, #6
 8001d98:	d91c      	bls.n	8001dd4 <HAL_NVIC_SetPriority+0x5c>
 8001d9a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	fa03 f30c 	lsl.w	r3, r3, ip
 8001da6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001daa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dae:	fa03 f30e 	lsl.w	r3, r3, lr
 8001db2:	ea21 0303 	bic.w	r3, r1, r3
 8001db6:	fa03 f30c 	lsl.w	r3, r3, ip
 8001dba:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001dc2:	db0a      	blt.n	8001dda <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001dc8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001dcc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001dd4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd6:	4694      	mov	ip, r2
 8001dd8:	e7e7      	b.n	8001daa <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dda:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <HAL_NVIC_SetPriority+0x74>)
 8001ddc:	f000 000f 	and.w	r0, r0, #15
 8001de0:	4402      	add	r2, r0
 8001de2:	7613      	strb	r3, [r2, #24]
 8001de4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001de8:	e000ed00 	.word	0xe000ed00
 8001dec:	e000ecfc 	.word	0xe000ecfc

08001df0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001df0:	2800      	cmp	r0, #0
 8001df2:	db07      	blt.n	8001e04 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_NVIC_EnableIRQ+0x18>)
 8001df6:	0941      	lsrs	r1, r0, #5
 8001df8:	2301      	movs	r3, #1
 8001dfa:	f000 001f 	and.w	r0, r0, #31
 8001dfe:	4083      	lsls	r3, r0
 8001e00:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000e100 	.word	0xe000e100

08001e0c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e0c:	3801      	subs	r0, #1
 8001e0e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001e12:	d301      	bcc.n	8001e18 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e14:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001e16:	4770      	bx	lr
{
 8001e18:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e1a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1e:	4c07      	ldr	r4, [pc, #28]	@ (8001e3c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e20:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8001e26:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e2a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e2e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e30:	619a      	str	r2, [r3, #24]
}
 8001e32:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e36:	6119      	str	r1, [r3, #16]
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e44:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 8001e46:	f7ff ff7f 	bl	8001d48 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e4a:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d006      	beq.n	8001e60 <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e52:	2380      	movs	r3, #128	@ 0x80
 8001e54:	6563      	str	r3, [r4, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e56:	2300      	movs	r3, #0
 8001e58:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e5c:	2001      	movs	r0, #1
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }
  return HAL_OK;
}
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e60:	6823      	ldr	r3, [r4, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	f022 0216 	bic.w	r2, r2, #22
 8001e68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e6a:	695a      	ldr	r2, [r3, #20]
 8001e6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e70:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e72:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001e74:	4605      	mov	r5, r0
 8001e76:	b342      	cbz	r2, 8001eca <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	f022 0208 	bic.w	r2, r2, #8
 8001e7e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	f022 0201 	bic.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e88:	e005      	b.n	8001e96 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e8a:	f7ff ff5d 	bl	8001d48 <HAL_GetTick>
 8001e8e:	1b43      	subs	r3, r0, r5
 8001e90:	2b05      	cmp	r3, #5
 8001e92:	d810      	bhi.n	8001eb6 <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f013 0301 	ands.w	r3, r3, #1
 8001e9c:	d1f5      	bne.n	8001e8a <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e9e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8001ea0:	223f      	movs	r2, #63	@ 0x3f
 8001ea2:	408a      	lsls	r2, r1
  return HAL_OK;
 8001ea4:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8001ea6:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8001ea8:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eaa:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001eac:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8001eb0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001eb4:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001eb8:	2220      	movs	r2, #32
 8001eba:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8001ebc:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ebe:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001ec8:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eca:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8001ecc:	2a00      	cmp	r2, #0
 8001ece:	d1d3      	bne.n	8001e78 <HAL_DMA_Abort+0x38>
 8001ed0:	e7d6      	b.n	8001e80 <HAL_DMA_Abort+0x40>
 8001ed2:	bf00      	nop

08001ed4 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ed4:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d003      	beq.n	8001ee4 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001edc:	2380      	movs	r3, #128	@ 0x80
 8001ede:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8001ee0:	2001      	movs	r0, #1
 8001ee2:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ee4:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ee6:	2305      	movs	r3, #5
 8001ee8:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8001eec:	6813      	ldr	r3, [r2, #0]
 8001eee:	f023 0301 	bic.w	r3, r3, #1
  }

  return HAL_OK;
 8001ef2:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8001ef4:	6013      	str	r3, [r2, #0]
}
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efc:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efe:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f00:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 80020d8 <HAL_GPIO_Init+0x1e0>
{
 8001f04:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 8001f06:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f0a:	4689      	mov	r9, r1
 8001f0c:	e003      	b.n	8001f16 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f0e:	3301      	adds	r3, #1
 8001f10:	2b10      	cmp	r3, #16
 8001f12:	f000 8082 	beq.w	800201a <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 8001f16:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f1a:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8001f1e:	43a2      	bics	r2, r4
 8001f20:	d1f5      	bne.n	8001f0e <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f22:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8001f26:	f001 0203 	and.w	r2, r1, #3
 8001f2a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f2e:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f30:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f32:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f36:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f38:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f3c:	d970      	bls.n	8002020 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f3e:	2a03      	cmp	r2, #3
 8001f40:	f040 80a7 	bne.w	8002092 <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 8001f44:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f46:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f4a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f4c:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f4e:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001f52:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f54:	d0db      	beq.n	8001f0e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f56:	2200      	movs	r2, #0
 8001f58:	9203      	str	r2, [sp, #12]
 8001f5a:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8001f5e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f62:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 8001f66:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8001f6a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001f6e:	9203      	str	r2, [sp, #12]
 8001f70:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f72:	f023 0203 	bic.w	r2, r3, #3
 8001f76:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f7a:	f003 0703 	and.w	r7, r3, #3
 8001f7e:	260f      	movs	r6, #15
 8001f80:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8001f84:	00bf      	lsls	r7, r7, #2
 8001f86:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f8a:	4e50      	ldr	r6, [pc, #320]	@ (80020cc <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f8c:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f8e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f90:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f94:	d018      	beq.n	8001fc8 <HAL_GPIO_Init+0xd0>
 8001f96:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001f9a:	42b0      	cmp	r0, r6
 8001f9c:	f000 8084 	beq.w	80020a8 <HAL_GPIO_Init+0x1b0>
 8001fa0:	4e4b      	ldr	r6, [pc, #300]	@ (80020d0 <HAL_GPIO_Init+0x1d8>)
 8001fa2:	42b0      	cmp	r0, r6
 8001fa4:	f000 8086 	beq.w	80020b4 <HAL_GPIO_Init+0x1bc>
 8001fa8:	f8df c130 	ldr.w	ip, [pc, #304]	@ 80020dc <HAL_GPIO_Init+0x1e4>
 8001fac:	4560      	cmp	r0, ip
 8001fae:	f000 8087 	beq.w	80020c0 <HAL_GPIO_Init+0x1c8>
 8001fb2:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 80020e0 <HAL_GPIO_Init+0x1e8>
 8001fb6:	4560      	cmp	r0, ip
 8001fb8:	bf0c      	ite	eq
 8001fba:	f04f 0c04 	moveq.w	ip, #4
 8001fbe:	f04f 0c07 	movne.w	ip, #7
 8001fc2:	fa0c f707 	lsl.w	r7, ip, r7
 8001fc6:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fc8:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fca:	4a42      	ldr	r2, [pc, #264]	@ (80020d4 <HAL_GPIO_Init+0x1dc>)
 8001fcc:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fce:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8001fd0:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001fd4:	4e3f      	ldr	r6, [pc, #252]	@ (80020d4 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001fd6:	bf54      	ite	pl
 8001fd8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001fda:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8001fde:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8001fe0:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8001fe2:	4e3c      	ldr	r6, [pc, #240]	@ (80020d4 <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fe4:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8001fe6:	bf54      	ite	pl
 8001fe8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001fea:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8001fee:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8001ff0:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ff2:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001ff4:	4e37      	ldr	r6, [pc, #220]	@ (80020d4 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8001ff6:	bf54      	ite	pl
 8001ff8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8001ffa:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8001ffe:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002000:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002002:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002004:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002008:	4932      	ldr	r1, [pc, #200]	@ (80020d4 <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 800200a:	bf54      	ite	pl
 800200c:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800200e:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002012:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8002014:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002016:	f47f af7e 	bne.w	8001f16 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 800201a:	b005      	add	sp, #20
 800201c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8002020:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002022:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002026:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800202a:	fa07 f70c 	lsl.w	r7, r7, ip
 800202e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002032:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002034:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002036:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800203a:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800203e:	409f      	lsls	r7, r3
 8002040:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002044:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002046:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002048:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800204c:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002050:	fa07 f70c 	lsl.w	r7, r7, ip
 8002054:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002058:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 800205a:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800205c:	f47f af72 	bne.w	8001f44 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8002060:	08df      	lsrs	r7, r3, #3
 8002062:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002066:	9701      	str	r7, [sp, #4]
 8002068:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800206a:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 800206e:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002070:	f003 0e07 	and.w	lr, r3, #7
 8002074:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002078:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800207a:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800207e:	fa06 fe0e 	lsl.w	lr, r6, lr
 8002082:	9e00      	ldr	r6, [sp, #0]
 8002084:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002088:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800208a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800208e:	6237      	str	r7, [r6, #32]
 8002090:	e758      	b.n	8001f44 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 8002092:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002094:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002098:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800209c:	fa07 f70c 	lsl.w	r7, r7, ip
 80020a0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80020a4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a6:	e74d      	b.n	8001f44 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020a8:	f04f 0c01 	mov.w	ip, #1
 80020ac:	fa0c f707 	lsl.w	r7, ip, r7
 80020b0:	433d      	orrs	r5, r7
 80020b2:	e789      	b.n	8001fc8 <HAL_GPIO_Init+0xd0>
 80020b4:	f04f 0c02 	mov.w	ip, #2
 80020b8:	fa0c f707 	lsl.w	r7, ip, r7
 80020bc:	433d      	orrs	r5, r7
 80020be:	e783      	b.n	8001fc8 <HAL_GPIO_Init+0xd0>
 80020c0:	f04f 0c03 	mov.w	ip, #3
 80020c4:	fa0c f707 	lsl.w	r7, ip, r7
 80020c8:	433d      	orrs	r5, r7
 80020ca:	e77d      	b.n	8001fc8 <HAL_GPIO_Init+0xd0>
 80020cc:	40020000 	.word	0x40020000
 80020d0:	40020800 	.word	0x40020800
 80020d4:	40013c00 	.word	0x40013c00
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020c00 	.word	0x40020c00
 80020e0:	40021000 	.word	0x40021000

080020e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020e4:	b902      	cbnz	r2, 80020e8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020e6:	0409      	lsls	r1, r1, #16
 80020e8:	6181      	str	r1, [r0, #24]
  }
}
 80020ea:	4770      	bx	lr

080020ec <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80020ec:	b570      	push	{r4, r5, r6, lr}
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020ee:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80020f0:	4604      	mov	r4, r0
 80020f2:	1c48      	adds	r0, r1, #1
 80020f4:	d003      	beq.n	80020fe <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x12>
 80020f6:	e01e      	b.n	8002136 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	0551      	lsls	r1, r2, #21
 80020fc:	d404      	bmi.n	8002108 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	0790      	lsls	r0, r2, #30
 8002102:	d5f9      	bpl.n	80020f8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0xc>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002104:	2000      	movs	r0, #0
}
 8002106:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800210e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002110:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002112:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8002116:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002118:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800211a:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800211c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002120:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002124:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800212c:	2300      	movs	r3, #0
 800212e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8002132:	2001      	movs	r0, #1
}
 8002134:	bd70      	pop	{r4, r5, r6, pc}
 8002136:	460d      	mov	r5, r1
 8002138:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	0792      	lsls	r2, r2, #30
 800213e:	d4e1      	bmi.n	8002104 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x18>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002140:	695a      	ldr	r2, [r3, #20]
 8002142:	0551      	lsls	r1, r2, #21
 8002144:	d4e0      	bmi.n	8002108 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002146:	f7ff fdff 	bl	8001d48 <HAL_GetTick>
 800214a:	1b80      	subs	r0, r0, r6
 800214c:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800214e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002150:	d301      	bcc.n	8002156 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x6a>
 8002152:	2d00      	cmp	r5, #0
 8002154:	d1f1      	bne.n	800213a <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	0792      	lsls	r2, r2, #30
 800215a:	d4ee      	bmi.n	800213a <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
          hi2c->PreviousState       = I2C_STATE_NONE;
 800215c:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 800215e:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002160:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002162:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002166:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800216a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800216c:	4313      	orrs	r3, r2
 800216e:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002170:	e7dc      	b.n	800212c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x40>
 8002172:	bf00      	nop

08002174 <I2C_RequestMemoryRead>:
{
 8002174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002178:	6805      	ldr	r5, [r0, #0]
{
 800217a:	4699      	mov	r9, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800217c:	682b      	ldr	r3, [r5, #0]
{
 800217e:	b083      	sub	sp, #12
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002180:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002184:	602b      	str	r3, [r5, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002186:	682b      	ldr	r3, [r5, #0]
{
 8002188:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800218a:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800218e:	4690      	mov	r8, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002194:	1c7a      	adds	r2, r7, #1
{
 8002196:	4606      	mov	r6, r0
 8002198:	468b      	mov	fp, r1
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800219a:	602b      	str	r3, [r5, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800219c:	d13d      	bne.n	800221a <I2C_RequestMemoryRead+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800219e:	696c      	ldr	r4, [r5, #20]
 80021a0:	07e4      	lsls	r4, r4, #31
 80021a2:	d5fc      	bpl.n	800219e <I2C_RequestMemoryRead+0x2a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021a4:	f00b 03fe 	and.w	r3, fp, #254	@ 0xfe
 80021a8:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021aa:	4652      	mov	r2, sl
 80021ac:	4639      	mov	r1, r7
 80021ae:	4630      	mov	r0, r6
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80021b0:	fa5f fb8b 	uxtb.w	fp, fp
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021b4:	f7ff ff9a 	bl	80020ec <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 80021b8:	bb38      	cbnz	r0, 800220a <I2C_RequestMemoryRead+0x96>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021ba:	9001      	str	r0, [sp, #4]
 80021bc:	6830      	ldr	r0, [r6, #0]
 80021be:	6943      	ldr	r3, [r0, #20]
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	6983      	ldr	r3, [r0, #24]
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	1c79      	adds	r1, r7, #1
 80021c8:	9b01      	ldr	r3, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021ca:	f040 8087 	bne.w	80022dc <I2C_RequestMemoryRead+0x168>
 80021ce:	6943      	ldr	r3, [r0, #20]
 80021d0:	061d      	lsls	r5, r3, #24
 80021d2:	d444      	bmi.n	800225e <I2C_RequestMemoryRead+0xea>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021d4:	6943      	ldr	r3, [r0, #20]
 80021d6:	055c      	lsls	r4, r3, #21
 80021d8:	d5f9      	bpl.n	80021ce <I2C_RequestMemoryRead+0x5a>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 80021da:	2300      	movs	r3, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021dc:	f46f 6180 	mvn.w	r1, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80021e0:	2220      	movs	r2, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e2:	6141      	str	r1, [r0, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80021e4:	6333      	str	r3, [r6, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021e6:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021ea:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021ee:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 80021f0:	f043 0304 	orr.w	r3, r3, #4
 80021f4:	6433      	str	r3, [r6, #64]	@ 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021f6:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80021f8:	2200      	movs	r2, #0
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021fa:	2b04      	cmp	r3, #4
          __HAL_UNLOCK(hi2c);
 80021fc:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002200:	d103      	bne.n	800220a <I2C_RequestMemoryRead+0x96>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002202:	6803      	ldr	r3, [r0, #0]
 8002204:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002208:	6003      	str	r3, [r0, #0]
    return HAL_ERROR;
 800220a:	2001      	movs	r0, #1
}
 800220c:	b003      	add	sp, #12
 800220e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002212:	b917      	cbnz	r7, 800221a <I2C_RequestMemoryRead+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002214:	696b      	ldr	r3, [r5, #20]
 8002216:	07db      	lsls	r3, r3, #31
 8002218:	d50c      	bpl.n	8002234 <I2C_RequestMemoryRead+0xc0>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800221a:	696b      	ldr	r3, [r5, #20]
 800221c:	07d8      	lsls	r0, r3, #31
 800221e:	d4c1      	bmi.n	80021a4 <I2C_RequestMemoryRead+0x30>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002220:	f7ff fd92 	bl	8001d48 <HAL_GetTick>
 8002224:	eba0 000a 	sub.w	r0, r0, sl
 8002228:	4287      	cmp	r7, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800222a:	6835      	ldr	r5, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800222c:	d2f1      	bcs.n	8002212 <I2C_RequestMemoryRead+0x9e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800222e:	696b      	ldr	r3, [r5, #20]
 8002230:	07db      	lsls	r3, r3, #31
 8002232:	d4f2      	bmi.n	800221a <I2C_RequestMemoryRead+0xa6>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002234:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8002236:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002238:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800223a:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800223e:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002242:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002244:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002248:	f043 0320 	orr.w	r3, r3, #32
 800224c:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800224e:	682b      	ldr	r3, [r5, #0]
 8002250:	05dd      	lsls	r5, r3, #23
 8002252:	d502      	bpl.n	800225a <I2C_RequestMemoryRead+0xe6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002254:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002258:	6433      	str	r3, [r6, #64]	@ 0x40
    return HAL_TIMEOUT;
 800225a:	2003      	movs	r0, #3
 800225c:	e7d6      	b.n	800220c <I2C_RequestMemoryRead+0x98>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800225e:	f1b9 0f01 	cmp.w	r9, #1
 8002262:	d10b      	bne.n	800227c <I2C_RequestMemoryRead+0x108>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002264:	fa5f f388 	uxtb.w	r3, r8
 8002268:	1c7c      	adds	r4, r7, #1
 800226a:	6103      	str	r3, [r0, #16]
 800226c:	d154      	bne.n	8002318 <I2C_RequestMemoryRead+0x1a4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800226e:	6943      	ldr	r3, [r0, #20]
 8002270:	0619      	lsls	r1, r3, #24
 8002272:	d40f      	bmi.n	8002294 <I2C_RequestMemoryRead+0x120>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002274:	6943      	ldr	r3, [r0, #20]
 8002276:	055a      	lsls	r2, r3, #21
 8002278:	d5f9      	bpl.n	800226e <I2C_RequestMemoryRead+0xfa>
 800227a:	e7ae      	b.n	80021da <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800227c:	ea4f 2318 	mov.w	r3, r8, lsr #8
 8002280:	1c7a      	adds	r2, r7, #1
 8002282:	6103      	str	r3, [r0, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002284:	d15c      	bne.n	8002340 <I2C_RequestMemoryRead+0x1cc>
 8002286:	6943      	ldr	r3, [r0, #20]
 8002288:	061c      	lsls	r4, r3, #24
 800228a:	d4eb      	bmi.n	8002264 <I2C_RequestMemoryRead+0xf0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800228c:	6943      	ldr	r3, [r0, #20]
 800228e:	0559      	lsls	r1, r3, #21
 8002290:	d5f9      	bpl.n	8002286 <I2C_RequestMemoryRead+0x112>
 8002292:	e7a2      	b.n	80021da <I2C_RequestMemoryRead+0x66>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002294:	6803      	ldr	r3, [r0, #0]
 8002296:	1c7d      	adds	r5, r7, #1
 8002298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800229c:	6003      	str	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800229e:	d112      	bne.n	80022c6 <I2C_RequestMemoryRead+0x152>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022a0:	6943      	ldr	r3, [r0, #20]
 80022a2:	07da      	lsls	r2, r3, #31
 80022a4:	d5fc      	bpl.n	80022a0 <I2C_RequestMemoryRead+0x12c>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80022a6:	f04b 0301 	orr.w	r3, fp, #1
 80022aa:	6103      	str	r3, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80022ac:	4652      	mov	r2, sl
 80022ae:	4639      	mov	r1, r7
 80022b0:	4630      	mov	r0, r6
 80022b2:	f7ff ff1b 	bl	80020ec <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 80022b6:	3800      	subs	r0, #0
 80022b8:	bf18      	it	ne
 80022ba:	2001      	movne	r0, #1
 80022bc:	e7a6      	b.n	800220c <I2C_RequestMemoryRead+0x98>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022be:	b917      	cbnz	r7, 80022c6 <I2C_RequestMemoryRead+0x152>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022c0:	6943      	ldr	r3, [r0, #20]
 80022c2:	07dc      	lsls	r4, r3, #31
 80022c4:	d550      	bpl.n	8002368 <I2C_RequestMemoryRead+0x1f4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022c6:	6943      	ldr	r3, [r0, #20]
 80022c8:	07db      	lsls	r3, r3, #31
 80022ca:	d4ec      	bmi.n	80022a6 <I2C_RequestMemoryRead+0x132>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022cc:	f7ff fd3c 	bl	8001d48 <HAL_GetTick>
 80022d0:	eba0 030a 	sub.w	r3, r0, sl
 80022d4:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022d6:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022d8:	d2f1      	bcs.n	80022be <I2C_RequestMemoryRead+0x14a>
 80022da:	e7f1      	b.n	80022c0 <I2C_RequestMemoryRead+0x14c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022dc:	6943      	ldr	r3, [r0, #20]
 80022de:	0619      	lsls	r1, r3, #24
 80022e0:	d4bd      	bmi.n	800225e <I2C_RequestMemoryRead+0xea>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022e2:	6943      	ldr	r3, [r0, #20]
 80022e4:	055a      	lsls	r2, r3, #21
 80022e6:	f53f af78 	bmi.w	80021da <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022ea:	f7ff fd2d 	bl	8001d48 <HAL_GetTick>
 80022ee:	eba0 030a 	sub.w	r3, r0, sl
 80022f2:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022f4:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f6:	d301      	bcc.n	80022fc <I2C_RequestMemoryRead+0x188>
 80022f8:	2f00      	cmp	r7, #0
 80022fa:	d1ef      	bne.n	80022dc <I2C_RequestMemoryRead+0x168>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80022fc:	6943      	ldr	r3, [r0, #20]
 80022fe:	061b      	lsls	r3, r3, #24
 8002300:	d4ec      	bmi.n	80022dc <I2C_RequestMemoryRead+0x168>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002302:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8002304:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002306:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002308:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800230c:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002310:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002312:	4313      	orrs	r3, r2
 8002314:	6433      	str	r3, [r6, #64]	@ 0x40
          return HAL_ERROR;
 8002316:	e76e      	b.n	80021f6 <I2C_RequestMemoryRead+0x82>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002318:	6943      	ldr	r3, [r0, #20]
 800231a:	061b      	lsls	r3, r3, #24
 800231c:	d4ba      	bmi.n	8002294 <I2C_RequestMemoryRead+0x120>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800231e:	6943      	ldr	r3, [r0, #20]
 8002320:	055b      	lsls	r3, r3, #21
 8002322:	f53f af5a 	bmi.w	80021da <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002326:	f7ff fd0f 	bl	8001d48 <HAL_GetTick>
 800232a:	eba0 030a 	sub.w	r3, r0, sl
 800232e:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002330:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002332:	d301      	bcc.n	8002338 <I2C_RequestMemoryRead+0x1c4>
 8002334:	2f00      	cmp	r7, #0
 8002336:	d1ef      	bne.n	8002318 <I2C_RequestMemoryRead+0x1a4>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002338:	6943      	ldr	r3, [r0, #20]
 800233a:	061d      	lsls	r5, r3, #24
 800233c:	d4ec      	bmi.n	8002318 <I2C_RequestMemoryRead+0x1a4>
 800233e:	e7e0      	b.n	8002302 <I2C_RequestMemoryRead+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002340:	6943      	ldr	r3, [r0, #20]
 8002342:	061a      	lsls	r2, r3, #24
 8002344:	d48e      	bmi.n	8002264 <I2C_RequestMemoryRead+0xf0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002346:	6943      	ldr	r3, [r0, #20]
 8002348:	055b      	lsls	r3, r3, #21
 800234a:	f53f af46 	bmi.w	80021da <I2C_RequestMemoryRead+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800234e:	f7ff fcfb 	bl	8001d48 <HAL_GetTick>
 8002352:	eba0 030a 	sub.w	r3, r0, sl
 8002356:	429f      	cmp	r7, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002358:	6830      	ldr	r0, [r6, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800235a:	d301      	bcc.n	8002360 <I2C_RequestMemoryRead+0x1ec>
 800235c:	2f00      	cmp	r7, #0
 800235e:	d1ef      	bne.n	8002340 <I2C_RequestMemoryRead+0x1cc>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002360:	6943      	ldr	r3, [r0, #20]
 8002362:	061d      	lsls	r5, r3, #24
 8002364:	d4ec      	bmi.n	8002340 <I2C_RequestMemoryRead+0x1cc>
 8002366:	e7cc      	b.n	8002302 <I2C_RequestMemoryRead+0x18e>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002368:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 800236a:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 800236c:	6332      	str	r2, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800236e:	f886 303d 	strb.w	r3, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002372:	f886 203e 	strb.w	r2, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002376:	6c33      	ldr	r3, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002378:	f886 203c 	strb.w	r2, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800237c:	f043 0320 	orr.w	r3, r3, #32
 8002380:	6433      	str	r3, [r6, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002382:	6803      	ldr	r3, [r0, #0]
 8002384:	05d9      	lsls	r1, r3, #23
 8002386:	f53f af65 	bmi.w	8002254 <I2C_RequestMemoryRead+0xe0>
 800238a:	e766      	b.n	800225a <I2C_RequestMemoryRead+0xe6>

0800238c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800238c:	2800      	cmp	r0, #0
 800238e:	f000 80b8 	beq.w	8002502 <HAL_I2C_Init+0x176>
{
 8002392:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002394:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002398:	4604      	mov	r4, r0
 800239a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8098 	beq.w	80024d4 <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 80023a4:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80023a6:	2224      	movs	r2, #36	@ 0x24
 80023a8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	f022 0201 	bic.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023c2:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023c4:	f000 fd2c 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023c8:	6865      	ldr	r5, [r4, #4]
 80023ca:	4b4f      	ldr	r3, [pc, #316]	@ (8002508 <HAL_I2C_Init+0x17c>)
 80023cc:	429d      	cmp	r5, r3
 80023ce:	d84f      	bhi.n	8002470 <HAL_I2C_Init+0xe4>
 80023d0:	4b4e      	ldr	r3, [pc, #312]	@ (800250c <HAL_I2C_Init+0x180>)
 80023d2:	4298      	cmp	r0, r3
 80023d4:	d97c      	bls.n	80024d0 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 80023d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002510 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023d8:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 80023da:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023de:	1e43      	subs	r3, r0, #1
 80023e0:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023e4:	6822      	ldr	r2, [r4, #0]
 80023e6:	6851      	ldr	r1, [r2, #4]
 80023e8:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80023ec:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 80023f0:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023f2:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 80023f4:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023f8:	f10c 0c01 	add.w	ip, ip, #1
 80023fc:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002400:	ea41 010c 	orr.w	r1, r1, ip
 8002404:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002406:	69d1      	ldr	r1, [r2, #28]
 8002408:	f640 70fc 	movw	r0, #4092	@ 0xffc
 800240c:	3301      	adds	r3, #1
 800240e:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002412:	4203      	tst	r3, r0
 8002414:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002418:	d161      	bne.n	80024de <HAL_I2C_Init+0x152>
 800241a:	2304      	movs	r3, #4
 800241c:	430b      	orrs	r3, r1
 800241e:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002420:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002424:	6811      	ldr	r1, [r2, #0]
 8002426:	4303      	orrs	r3, r0
 8002428:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 800242c:	430b      	orrs	r3, r1
 800242e:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002430:	6891      	ldr	r1, [r2, #8]
 8002432:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002436:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 800243a:	4303      	orrs	r3, r0
 800243c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002440:	430b      	orrs	r3, r1
 8002442:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002444:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002448:	68d1      	ldr	r1, [r2, #12]
 800244a:	4303      	orrs	r3, r0
 800244c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002450:	430b      	orrs	r3, r1
 8002452:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002454:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002456:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002458:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800245c:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 800245e:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002460:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002462:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002466:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002468:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 800246c:	4618      	mov	r0, r3
}
 800246e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002470:	4b28      	ldr	r3, [pc, #160]	@ (8002514 <HAL_I2C_Init+0x188>)
 8002472:	4298      	cmp	r0, r3
 8002474:	d92c      	bls.n	80024d0 <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002476:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002478:	4b25      	ldr	r3, [pc, #148]	@ (8002510 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800247a:	4e27      	ldr	r6, [pc, #156]	@ (8002518 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 800247c:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002480:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002482:	6850      	ldr	r0, [r2, #4]
 8002484:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002488:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 800248c:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800248e:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002492:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002496:	fb00 f101 	mul.w	r1, r0, r1
 800249a:	fba6 6101 	umull	r6, r1, r6, r1
 800249e:	6a10      	ldr	r0, [r2, #32]
 80024a0:	0989      	lsrs	r1, r1, #6
 80024a2:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 80024a6:	3101      	adds	r1, #1
 80024a8:	4301      	orrs	r1, r0
 80024aa:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024ac:	69d1      	ldr	r1, [r2, #28]
 80024ae:	68a0      	ldr	r0, [r4, #8]
 80024b0:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 80024b4:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 80024b8:	b9a0      	cbnz	r0, 80024e4 <HAL_I2C_Init+0x158>
 80024ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80024be:	fbb3 f3f5 	udiv	r3, r3, r5
 80024c2:	3301      	adds	r3, #1
 80024c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c8:	b1cb      	cbz	r3, 80024fe <HAL_I2C_Init+0x172>
 80024ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024ce:	e7a5      	b.n	800241c <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 80024d0:	2001      	movs	r0, #1
}
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80024d4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 80024d8:	f7ff fa50 	bl	800197c <HAL_I2C_MspInit>
 80024dc:	e762      	b.n	80023a4 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e2:	e79b      	b.n	800241c <HAL_I2C_Init+0x90>
 80024e4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80024e8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80024ec:	fbb3 f3f5 	udiv	r3, r3, r5
 80024f0:	3301      	adds	r3, #1
 80024f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f6:	b113      	cbz	r3, 80024fe <HAL_I2C_Init+0x172>
 80024f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024fc:	e78e      	b.n	800241c <HAL_I2C_Init+0x90>
 80024fe:	2301      	movs	r3, #1
 8002500:	e78c      	b.n	800241c <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002502:	2001      	movs	r0, #1
}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	000186a0 	.word	0x000186a0
 800250c:	001e847f 	.word	0x001e847f
 8002510:	431bde83 	.word	0x431bde83
 8002514:	003d08ff 	.word	0x003d08ff
 8002518:	10624dd3 	.word	0x10624dd3

0800251c <HAL_I2C_Mem_Read>:
{
 800251c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002520:	4604      	mov	r4, r0
 8002522:	b086      	sub	sp, #24
 8002524:	4699      	mov	r9, r3
 8002526:	f8bd a03c 	ldrh.w	sl, [sp, #60]	@ 0x3c
 800252a:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800252c:	460f      	mov	r7, r1
 800252e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8002530:	f7ff fc0a 	bl	8001d48 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002534:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8002538:	2b20      	cmp	r3, #32
 800253a:	d004      	beq.n	8002546 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 800253c:	2702      	movs	r7, #2
}
 800253e:	4638      	mov	r0, r7
 8002540:	b006      	add	sp, #24
 8002542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002546:	4606      	mov	r6, r0
 8002548:	6820      	ldr	r0, [r4, #0]
 800254a:	6983      	ldr	r3, [r0, #24]
 800254c:	079b      	lsls	r3, r3, #30
 800254e:	d517      	bpl.n	8002580 <HAL_I2C_Mem_Read+0x64>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002550:	f7ff fbfa 	bl	8001d48 <HAL_GetTick>
 8002554:	1b80      	subs	r0, r0, r6
 8002556:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002558:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800255a:	d9f6      	bls.n	800254a <HAL_I2C_Mem_Read+0x2e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800255c:	6983      	ldr	r3, [r0, #24]
 800255e:	43db      	mvns	r3, r3
 8002560:	f013 0302 	ands.w	r3, r3, #2
 8002564:	d1f1      	bne.n	800254a <HAL_I2C_Mem_Read+0x2e>
          hi2c->State             = HAL_I2C_STATE_READY;
 8002566:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002568:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800256a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800256e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002572:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002574:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002578:	f042 0220 	orr.w	r2, r2, #32
 800257c:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 800257e:	e7dd      	b.n	800253c <HAL_I2C_Mem_Read+0x20>
    __HAL_LOCK(hi2c);
 8002580:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002584:	2b01      	cmp	r3, #1
 8002586:	d0d9      	beq.n	800253c <HAL_I2C_Mem_Read+0x20>
 8002588:	2301      	movs	r3, #1
 800258a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800258e:	6803      	ldr	r3, [r0, #0]
 8002590:	07d9      	lsls	r1, r3, #31
 8002592:	d561      	bpl.n	8002658 <HAL_I2C_Mem_Read+0x13c>
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002594:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002596:	6807      	ldr	r7, [r0, #0]
 8002598:	f427 6700 	bic.w	r7, r7, #2048	@ 0x800
 800259c:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 800259e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80025a0:	6260      	str	r0, [r4, #36]	@ 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025a2:	2022      	movs	r0, #34	@ 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025a4:	e9cd 5600 	strd	r5, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025a8:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80025ac:	2040      	movs	r0, #64	@ 0x40
 80025ae:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025b2:	2000      	movs	r0, #0
 80025b4:	6420      	str	r0, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 80025b6:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025ba:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
 80025bc:	8520      	strh	r0, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025be:	488b      	ldr	r0, [pc, #556]	@ (80027ec <HAL_I2C_Mem_Read+0x2d0>)
 80025c0:	62e0      	str	r0, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025c2:	464b      	mov	r3, r9
 80025c4:	4642      	mov	r2, r8
 80025c6:	4620      	mov	r0, r4
 80025c8:	f7ff fdd4 	bl	8002174 <I2C_RequestMemoryRead>
 80025cc:	4607      	mov	r7, r0
 80025ce:	2800      	cmp	r0, #0
 80025d0:	d13d      	bne.n	800264e <HAL_I2C_Mem_Read+0x132>
    if (hi2c->XferSize == 0U)
 80025d2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025d4:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 80025d6:	2a00      	cmp	r2, #0
 80025d8:	d143      	bne.n	8002662 <HAL_I2C_Mem_Read+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025da:	9002      	str	r0, [sp, #8]
 80025dc:	695a      	ldr	r2, [r3, #20]
 80025de:	9202      	str	r2, [sp, #8]
 80025e0:	699a      	ldr	r2, [r3, #24]
 80025e2:	9202      	str	r2, [sp, #8]
 80025e4:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ec:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ee:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80025f0:	2220      	movs	r2, #32
 80025f2:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 80025f6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025fa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 80025fe:	e79e      	b.n	800253e <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002600:	695a      	ldr	r2, [r3, #20]
 8002602:	0652      	lsls	r2, r2, #25
 8002604:	f100 80ca 	bmi.w	800279c <HAL_I2C_Mem_Read+0x280>
 8002608:	2d00      	cmp	r5, #0
 800260a:	f000 80c3 	beq.w	8002794 <HAL_I2C_Mem_Read+0x278>
 800260e:	e00d      	b.n	800262c <HAL_I2C_Mem_Read+0x110>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002610:	f7ff fb9a 	bl	8001d48 <HAL_GetTick>
 8002614:	1b80      	subs	r0, r0, r6
 8002616:	4285      	cmp	r5, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002618:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800261a:	d203      	bcs.n	8002624 <HAL_I2C_Mem_Read+0x108>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800261c:	695a      	ldr	r2, [r3, #20]
 800261e:	0651      	lsls	r1, r2, #25
 8002620:	f140 8081 	bpl.w	8002726 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002624:	695a      	ldr	r2, [r3, #20]
 8002626:	0652      	lsls	r2, r2, #25
 8002628:	f100 80b8 	bmi.w	800279c <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	06d0      	lsls	r0, r2, #27
 8002630:	d5ee      	bpl.n	8002610 <HAL_I2C_Mem_Read+0xf4>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002632:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002634:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8002638:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800263a:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800263c:	6322      	str	r2, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800263e:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002642:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002646:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002648:	6423      	str	r3, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 800264a:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800264e:	2701      	movs	r7, #1
}
 8002650:	4638      	mov	r0, r7
 8002652:	b006      	add	sp, #24
 8002654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_I2C_ENABLE(hi2c);
 8002658:	6803      	ldr	r3, [r0, #0]
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6003      	str	r3, [r0, #0]
 8002660:	e798      	b.n	8002594 <HAL_I2C_Mem_Read+0x78>
    else if (hi2c->XferSize == 1U)
 8002662:	2a01      	cmp	r2, #1
 8002664:	f000 8118 	beq.w	8002898 <HAL_I2C_Mem_Read+0x37c>
    else if (hi2c->XferSize == 2U)
 8002668:	2a02      	cmp	r2, #2
 800266a:	d07b      	beq.n	8002764 <HAL_I2C_Mem_Read+0x248>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266c:	9005      	str	r0, [sp, #20]
 800266e:	6959      	ldr	r1, [r3, #20]
 8002670:	9105      	str	r1, [sp, #20]
 8002672:	6999      	ldr	r1, [r3, #24]
 8002674:	9105      	str	r1, [sp, #20]
 8002676:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8002678:	2a03      	cmp	r2, #3
 800267a:	d8c1      	bhi.n	8002600 <HAL_I2C_Mem_Read+0xe4>
        if (hi2c->XferSize == 1U)
 800267c:	2a01      	cmp	r2, #1
 800267e:	f000 80e0 	beq.w	8002842 <HAL_I2C_Mem_Read+0x326>
        else if (hi2c->XferSize == 2U)
 8002682:	2a02      	cmp	r2, #2
 8002684:	f000 80b4 	beq.w	80027f0 <HAL_I2C_Mem_Read+0x2d4>
 8002688:	1c68      	adds	r0, r5, #1
 800268a:	d13e      	bne.n	800270a <HAL_I2C_Mem_Read+0x1ee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800268c:	695a      	ldr	r2, [r3, #20]
 800268e:	0751      	lsls	r1, r2, #29
 8002690:	d5fc      	bpl.n	800268c <HAL_I2C_Mem_Read+0x170>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002692:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002694:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002696:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800269a:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80026a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 80026a2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80026a4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80026a6:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 80026a8:	3a01      	subs	r2, #1
          hi2c->pBuffPtr++;
 80026aa:	3101      	adds	r1, #1
          hi2c->XferCount--;
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	1c68      	adds	r0, r5, #1
          hi2c->XferSize--;
 80026b0:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80026b2:	6261      	str	r1, [r4, #36]	@ 0x24
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026b4:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 80026b6:	8563      	strh	r3, [r4, #42]	@ 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 80026b8:	d144      	bne.n	8002744 <HAL_I2C_Mem_Read+0x228>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026ba:	6953      	ldr	r3, [r2, #20]
 80026bc:	0758      	lsls	r0, r3, #29
 80026be:	d5fc      	bpl.n	80026ba <HAL_I2C_Mem_Read+0x19e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c0:	6813      	ldr	r3, [r2, #0]
 80026c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026c6:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026c8:	6913      	ldr	r3, [r2, #16]
 80026ca:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80026cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 80026ce:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80026d0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d2:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026da:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 80026dc:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 80026de:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 80026e2:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80026e4:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026e8:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 80026ea:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80026ec:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 80026ee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80026f0:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80026f2:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 80026f4:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80026f6:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80026f8:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80026fa:	6261      	str	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80026fc:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80026fe:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002700:	2a00      	cmp	r2, #0
 8002702:	f43f af74 	beq.w	80025ee <HAL_I2C_Mem_Read+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002706:	6823      	ldr	r3, [r4, #0]
 8002708:	e7b6      	b.n	8002678 <HAL_I2C_Mem_Read+0x15c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800270a:	695a      	ldr	r2, [r3, #20]
 800270c:	0752      	lsls	r2, r2, #29
 800270e:	d4c0      	bmi.n	8002692 <HAL_I2C_Mem_Read+0x176>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002710:	f7ff fb1a 	bl	8001d48 <HAL_GetTick>
 8002714:	1b80      	subs	r0, r0, r6
 8002716:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002718:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800271a:	d301      	bcc.n	8002720 <HAL_I2C_Mem_Read+0x204>
 800271c:	2d00      	cmp	r5, #0
 800271e:	d1f4      	bne.n	800270a <HAL_I2C_Mem_Read+0x1ee>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002720:	695a      	ldr	r2, [r3, #20]
 8002722:	0752      	lsls	r2, r2, #29
 8002724:	d4f1      	bmi.n	800270a <HAL_I2C_Mem_Read+0x1ee>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002726:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002728:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800272a:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800272c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002730:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002734:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002736:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800273a:	f043 0320 	orr.w	r3, r3, #32
 800273e:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8002740:	2701      	movs	r7, #1
 8002742:	e785      	b.n	8002650 <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002744:	6953      	ldr	r3, [r2, #20]
 8002746:	075b      	lsls	r3, r3, #29
 8002748:	f100 80a4 	bmi.w	8002894 <HAL_I2C_Mem_Read+0x378>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800274c:	f7ff fafc 	bl	8001d48 <HAL_GetTick>
 8002750:	1b80      	subs	r0, r0, r6
 8002752:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002754:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002756:	d301      	bcc.n	800275c <HAL_I2C_Mem_Read+0x240>
 8002758:	2d00      	cmp	r5, #0
 800275a:	d1f3      	bne.n	8002744 <HAL_I2C_Mem_Read+0x228>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800275c:	6953      	ldr	r3, [r2, #20]
 800275e:	075b      	lsls	r3, r3, #29
 8002760:	d4f0      	bmi.n	8002744 <HAL_I2C_Mem_Read+0x228>
 8002762:	e7e0      	b.n	8002726 <HAL_I2C_Mem_Read+0x20a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002764:	6819      	ldr	r1, [r3, #0]
 8002766:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 800276a:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800276c:	6819      	ldr	r1, [r3, #0]
 800276e:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 8002772:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002774:	9004      	str	r0, [sp, #16]
 8002776:	6959      	ldr	r1, [r3, #20]
 8002778:	9104      	str	r1, [sp, #16]
 800277a:	6999      	ldr	r1, [r3, #24]
 800277c:	9104      	str	r1, [sp, #16]
 800277e:	9904      	ldr	r1, [sp, #16]
 8002780:	e77a      	b.n	8002678 <HAL_I2C_Mem_Read+0x15c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002782:	f7ff fae1 	bl	8001d48 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	695a      	ldr	r2, [r3, #20]
 800278a:	0651      	lsls	r1, r2, #25
 800278c:	d5cb      	bpl.n	8002726 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800278e:	695a      	ldr	r2, [r3, #20]
 8002790:	0652      	lsls	r2, r2, #25
 8002792:	d403      	bmi.n	800279c <HAL_I2C_Mem_Read+0x280>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	06d0      	lsls	r0, r2, #27
 8002798:	d5f3      	bpl.n	8002782 <HAL_I2C_Mem_Read+0x266>
 800279a:	e74a      	b.n	8002632 <HAL_I2C_Mem_Read+0x116>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800279c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 80027a2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027a4:	6821      	ldr	r1, [r4, #0]
        hi2c->XferSize--;
 80027a6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 80027a8:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027b0:	694b      	ldr	r3, [r1, #20]
        hi2c->XferSize--;
 80027b2:	3a01      	subs	r2, #1
 80027b4:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 80027b6:	f100 0c01 	add.w	ip, r0, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027ba:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 80027bc:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 80027be:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027c2:	d59d      	bpl.n	8002700 <HAL_I2C_Mem_Read+0x1e4>
          if (hi2c->XferSize == 3U)
 80027c4:	2a03      	cmp	r2, #3
 80027c6:	d103      	bne.n	80027d0 <HAL_I2C_Mem_Read+0x2b4>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027c8:	680b      	ldr	r3, [r1, #0]
 80027ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80027ce:	600b      	str	r3, [r1, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d0:	690b      	ldr	r3, [r1, #16]
 80027d2:	7043      	strb	r3, [r0, #1]
          hi2c->pBuffPtr++;
 80027d4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80027d6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 80027d8:	3301      	adds	r3, #1
 80027da:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 80027dc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 80027de:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80027e0:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 80027e2:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80027e4:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 80027e6:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80027e8:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80027ea:	e789      	b.n	8002700 <HAL_I2C_Mem_Read+0x1e4>
 80027ec:	ffff0000 	.word	0xffff0000
 80027f0:	1c6a      	adds	r2, r5, #1
 80027f2:	d117      	bne.n	8002824 <HAL_I2C_Mem_Read+0x308>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	0750      	lsls	r0, r2, #29
 80027f8:	d5fc      	bpl.n	80027f4 <HAL_I2C_Mem_Read+0x2d8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002800:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002802:	691a      	ldr	r2, [r3, #16]
 8002804:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002806:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8002808:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 800280a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 800280c:	3b01      	subs	r3, #1
 800280e:	b29b      	uxth	r3, r3
 8002810:	8563      	strh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 8002812:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002814:	3b01      	subs	r3, #1
 8002816:	8523      	strh	r3, [r4, #40]	@ 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002818:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 800281a:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800281c:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 800281e:	6261      	str	r1, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002820:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002822:	e7d7      	b.n	80027d4 <HAL_I2C_Mem_Read+0x2b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002824:	695a      	ldr	r2, [r3, #20]
 8002826:	0751      	lsls	r1, r2, #29
 8002828:	d4e7      	bmi.n	80027fa <HAL_I2C_Mem_Read+0x2de>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800282a:	f7ff fa8d 	bl	8001d48 <HAL_GetTick>
 800282e:	1b80      	subs	r0, r0, r6
 8002830:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002832:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002834:	d301      	bcc.n	800283a <HAL_I2C_Mem_Read+0x31e>
 8002836:	2d00      	cmp	r5, #0
 8002838:	d1f4      	bne.n	8002824 <HAL_I2C_Mem_Read+0x308>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	0751      	lsls	r1, r2, #29
 800283e:	d4f1      	bmi.n	8002824 <HAL_I2C_Mem_Read+0x308>
 8002840:	e771      	b.n	8002726 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002842:	695a      	ldr	r2, [r3, #20]
 8002844:	0650      	lsls	r0, r2, #25
 8002846:	d421      	bmi.n	800288c <HAL_I2C_Mem_Read+0x370>
 8002848:	b1e5      	cbz	r5, 8002884 <HAL_I2C_Mem_Read+0x368>
 800284a:	e00c      	b.n	8002866 <HAL_I2C_Mem_Read+0x34a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800284c:	f7ff fa7c 	bl	8001d48 <HAL_GetTick>
 8002850:	1b80      	subs	r0, r0, r6
 8002852:	42a8      	cmp	r0, r5
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002854:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002856:	d903      	bls.n	8002860 <HAL_I2C_Mem_Read+0x344>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	0652      	lsls	r2, r2, #25
 800285c:	f57f af63 	bpl.w	8002726 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	0650      	lsls	r0, r2, #25
 8002864:	d412      	bmi.n	800288c <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002866:	695a      	ldr	r2, [r3, #20]
 8002868:	06d1      	lsls	r1, r2, #27
 800286a:	f53f aee2 	bmi.w	8002632 <HAL_I2C_Mem_Read+0x116>
 800286e:	e7ed      	b.n	800284c <HAL_I2C_Mem_Read+0x330>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002870:	f7ff fa6a 	bl	8001d48 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	695a      	ldr	r2, [r3, #20]
 8002878:	0652      	lsls	r2, r2, #25
 800287a:	f57f af54 	bpl.w	8002726 <HAL_I2C_Mem_Read+0x20a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800287e:	695a      	ldr	r2, [r3, #20]
 8002880:	0650      	lsls	r0, r2, #25
 8002882:	d403      	bmi.n	800288c <HAL_I2C_Mem_Read+0x370>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002884:	695a      	ldr	r2, [r3, #20]
 8002886:	06d1      	lsls	r1, r2, #27
 8002888:	d5f2      	bpl.n	8002870 <HAL_I2C_Mem_Read+0x354>
 800288a:	e6d2      	b.n	8002632 <HAL_I2C_Mem_Read+0x116>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800288c:	691a      	ldr	r2, [r3, #16]
 800288e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002890:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002892:	e79f      	b.n	80027d4 <HAL_I2C_Mem_Read+0x2b8>
 8002894:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002896:	e713      	b.n	80026c0 <HAL_I2C_Mem_Read+0x1a4>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002898:	6819      	ldr	r1, [r3, #0]
 800289a:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 800289e:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028a0:	9003      	str	r0, [sp, #12]
 80028a2:	6959      	ldr	r1, [r3, #20]
 80028a4:	9103      	str	r1, [sp, #12]
 80028a6:	6999      	ldr	r1, [r3, #24]
 80028a8:	9103      	str	r1, [sp, #12]
 80028aa:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ac:	6819      	ldr	r1, [r3, #0]
 80028ae:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80028b2:	6019      	str	r1, [r3, #0]
 80028b4:	e6e0      	b.n	8002678 <HAL_I2C_Mem_Read+0x15c>
 80028b6:	bf00      	nop

080028b8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028b8:	2800      	cmp	r0, #0
 80028ba:	f000 81d8 	beq.w	8002c6e <HAL_RCC_OscConfig+0x3b6>
{
 80028be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028c2:	6803      	ldr	r3, [r0, #0]
 80028c4:	07dd      	lsls	r5, r3, #31
{
 80028c6:	b082      	sub	sp, #8
 80028c8:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ca:	d52f      	bpl.n	800292c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028cc:	499d      	ldr	r1, [pc, #628]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 80028ce:	688a      	ldr	r2, [r1, #8]
 80028d0:	f002 020c 	and.w	r2, r2, #12
 80028d4:	2a04      	cmp	r2, #4
 80028d6:	f000 80ec 	beq.w	8002ab2 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028da:	688a      	ldr	r2, [r1, #8]
 80028dc:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028e0:	2a08      	cmp	r2, #8
 80028e2:	f000 80e2 	beq.w	8002aaa <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e6:	6863      	ldr	r3, [r4, #4]
 80028e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028ec:	f000 80eb 	beq.w	8002ac6 <HAL_RCC_OscConfig+0x20e>
 80028f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028f4:	f000 8173 	beq.w	8002bde <HAL_RCC_OscConfig+0x326>
 80028f8:	4d92      	ldr	r5, [pc, #584]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 80028fa:	682a      	ldr	r2, [r5, #0]
 80028fc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002900:	602a      	str	r2, [r5, #0]
 8002902:	682a      	ldr	r2, [r5, #0]
 8002904:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002908:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800290a:	2b00      	cmp	r3, #0
 800290c:	f040 80e0 	bne.w	8002ad0 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002910:	f7ff fa1a 	bl	8001d48 <HAL_GetTick>
 8002914:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002916:	e005      	b.n	8002924 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002918:	f7ff fa16 	bl	8001d48 <HAL_GetTick>
 800291c:	1b80      	subs	r0, r0, r6
 800291e:	2864      	cmp	r0, #100	@ 0x64
 8002920:	f200 8100 	bhi.w	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002924:	682b      	ldr	r3, [r5, #0]
 8002926:	039f      	lsls	r7, r3, #14
 8002928:	d4f6      	bmi.n	8002918 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800292a:	6823      	ldr	r3, [r4, #0]
 800292c:	079d      	lsls	r5, r3, #30
 800292e:	d528      	bpl.n	8002982 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002930:	4a84      	ldr	r2, [pc, #528]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002932:	6891      	ldr	r1, [r2, #8]
 8002934:	f011 0f0c 	tst.w	r1, #12
 8002938:	f000 809b 	beq.w	8002a72 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800293c:	6891      	ldr	r1, [r2, #8]
 800293e:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002942:	2908      	cmp	r1, #8
 8002944:	f000 8091 	beq.w	8002a6a <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002948:	68e3      	ldr	r3, [r4, #12]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 810c 	beq.w	8002b68 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002950:	4b7d      	ldr	r3, [pc, #500]	@ (8002b48 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	4e7c      	ldr	r6, [pc, #496]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8002954:	2201      	movs	r2, #1
 8002956:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002958:	f7ff f9f6 	bl	8001d48 <HAL_GetTick>
 800295c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295e:	e005      	b.n	800296c <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002960:	f7ff f9f2 	bl	8001d48 <HAL_GetTick>
 8002964:	1b40      	subs	r0, r0, r5
 8002966:	2802      	cmp	r0, #2
 8002968:	f200 80dc 	bhi.w	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296c:	6833      	ldr	r3, [r6, #0]
 800296e:	079f      	lsls	r7, r3, #30
 8002970:	d5f6      	bpl.n	8002960 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002972:	6833      	ldr	r3, [r6, #0]
 8002974:	6922      	ldr	r2, [r4, #16]
 8002976:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800297a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800297e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002980:	6823      	ldr	r3, [r4, #0]
 8002982:	071a      	lsls	r2, r3, #28
 8002984:	d45c      	bmi.n	8002a40 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002986:	075d      	lsls	r5, r3, #29
 8002988:	d53a      	bpl.n	8002a00 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800298a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 800298c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800298e:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 8002992:	f040 8088 	bne.w	8002aa6 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800299a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800299e:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80029a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029aa:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ac:	4e67      	ldr	r6, [pc, #412]	@ (8002b4c <HAL_RCC_OscConfig+0x294>)
 80029ae:	6833      	ldr	r3, [r6, #0]
 80029b0:	05d8      	lsls	r0, r3, #23
 80029b2:	f140 80a7 	bpl.w	8002b04 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b6:	68a3      	ldr	r3, [r4, #8]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	f000 80b7 	beq.w	8002b2c <HAL_RCC_OscConfig+0x274>
 80029be:	2b05      	cmp	r3, #5
 80029c0:	f000 811d 	beq.w	8002bfe <HAL_RCC_OscConfig+0x346>
 80029c4:	4e5f      	ldr	r6, [pc, #380]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 80029c6:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80029c8:	f022 0201 	bic.w	r2, r2, #1
 80029cc:	6732      	str	r2, [r6, #112]	@ 0x70
 80029ce:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80029d0:	f022 0204 	bic.w	r2, r2, #4
 80029d4:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f040 80ad 	bne.w	8002b36 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029dc:	f7ff f9b4 	bl	8001d48 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e0:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80029e4:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029e6:	e005      	b.n	80029f4 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f7ff f9ae 	bl	8001d48 <HAL_GetTick>
 80029ec:	1bc0      	subs	r0, r0, r7
 80029ee:	4540      	cmp	r0, r8
 80029f0:	f200 8098 	bhi.w	8002b24 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f4:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80029f6:	079b      	lsls	r3, r3, #30
 80029f8:	d4f6      	bmi.n	80029e8 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029fa:	2d00      	cmp	r5, #0
 80029fc:	f040 80f9 	bne.w	8002bf2 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a00:	69a3      	ldr	r3, [r4, #24]
 8002a02:	b1cb      	cbz	r3, 8002a38 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a04:	4d4f      	ldr	r5, [pc, #316]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002a06:	68aa      	ldr	r2, [r5, #8]
 8002a08:	f002 020c 	and.w	r2, r2, #12
 8002a0c:	2a08      	cmp	r2, #8
 8002a0e:	f000 80bc 	beq.w	8002b8a <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a12:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a14:	4b4c      	ldr	r3, [pc, #304]	@ (8002b48 <HAL_RCC_OscConfig+0x290>)
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a1c:	f000 80f9 	beq.w	8002c12 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a20:	f7ff f992 	bl	8001d48 <HAL_GetTick>
 8002a24:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a26:	e004      	b.n	8002a32 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a28:	f7ff f98e 	bl	8001d48 <HAL_GetTick>
 8002a2c:	1b00      	subs	r0, r0, r4
 8002a2e:	2802      	cmp	r0, #2
 8002a30:	d878      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a32:	682b      	ldr	r3, [r5, #0]
 8002a34:	019b      	lsls	r3, r3, #6
 8002a36:	d4f7      	bmi.n	8002a28 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002a38:	2000      	movs	r0, #0
}
 8002a3a:	b002      	add	sp, #8
 8002a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a40:	6963      	ldr	r3, [r4, #20]
 8002a42:	b1fb      	cbz	r3, 8002a84 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8002a44:	4b40      	ldr	r3, [pc, #256]	@ (8002b48 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a46:	4e3f      	ldr	r6, [pc, #252]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002a4e:	f7ff f97b 	bl	8001d48 <HAL_GetTick>
 8002a52:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a54:	e004      	b.n	8002a60 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a56:	f7ff f977 	bl	8001d48 <HAL_GetTick>
 8002a5a:	1b40      	subs	r0, r0, r5
 8002a5c:	2802      	cmp	r0, #2
 8002a5e:	d861      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a60:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002a62:	079b      	lsls	r3, r3, #30
 8002a64:	d5f7      	bpl.n	8002a56 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a66:	6823      	ldr	r3, [r4, #0]
 8002a68:	e78d      	b.n	8002986 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a6a:	6852      	ldr	r2, [r2, #4]
 8002a6c:	0251      	lsls	r1, r2, #9
 8002a6e:	f53f af6b 	bmi.w	8002948 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a72:	4a34      	ldr	r2, [pc, #208]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	0792      	lsls	r2, r2, #30
 8002a78:	d538      	bpl.n	8002aec <HAL_RCC_OscConfig+0x234>
 8002a7a:	68e2      	ldr	r2, [r4, #12]
 8002a7c:	2a01      	cmp	r2, #1
 8002a7e:	d035      	beq.n	8002aec <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8002a80:	2001      	movs	r0, #1
 8002a82:	e7da      	b.n	8002a3a <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8002a84:	4a30      	ldr	r2, [pc, #192]	@ (8002b48 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a86:	4e2f      	ldr	r6, [pc, #188]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8002a88:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8002a8c:	f7ff f95c 	bl	8001d48 <HAL_GetTick>
 8002a90:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a92:	e004      	b.n	8002a9e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a94:	f7ff f958 	bl	8001d48 <HAL_GetTick>
 8002a98:	1b40      	subs	r0, r0, r5
 8002a9a:	2802      	cmp	r0, #2
 8002a9c:	d842      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a9e:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002aa0:	079f      	lsls	r7, r3, #30
 8002aa2:	d4f7      	bmi.n	8002a94 <HAL_RCC_OscConfig+0x1dc>
 8002aa4:	e7df      	b.n	8002a66 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8002aa6:	2500      	movs	r5, #0
 8002aa8:	e780      	b.n	80029ac <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aaa:	684a      	ldr	r2, [r1, #4]
 8002aac:	0251      	lsls	r1, r2, #9
 8002aae:	f57f af1a 	bpl.w	80028e6 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab2:	4a24      	ldr	r2, [pc, #144]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	0392      	lsls	r2, r2, #14
 8002ab8:	f57f af38 	bpl.w	800292c <HAL_RCC_OscConfig+0x74>
 8002abc:	6862      	ldr	r2, [r4, #4]
 8002abe:	2a00      	cmp	r2, #0
 8002ac0:	f47f af34 	bne.w	800292c <HAL_RCC_OscConfig+0x74>
 8002ac4:	e7dc      	b.n	8002a80 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ac6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002ac8:	6813      	ldr	r3, [r2, #0]
 8002aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ace:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ad0:	f7ff f93a 	bl	8001d48 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad4:	4e1b      	ldr	r6, [pc, #108]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002ad6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad8:	e004      	b.n	8002ae4 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ada:	f7ff f935 	bl	8001d48 <HAL_GetTick>
 8002ade:	1b40      	subs	r0, r0, r5
 8002ae0:	2864      	cmp	r0, #100	@ 0x64
 8002ae2:	d81f      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae4:	6833      	ldr	r3, [r6, #0]
 8002ae6:	039b      	lsls	r3, r3, #14
 8002ae8:	d5f7      	bpl.n	8002ada <HAL_RCC_OscConfig+0x222>
 8002aea:	e71e      	b.n	800292a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aec:	4915      	ldr	r1, [pc, #84]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002aee:	6920      	ldr	r0, [r4, #16]
 8002af0:	680a      	ldr	r2, [r1, #0]
 8002af2:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8002af6:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002afa:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002afc:	071a      	lsls	r2, r3, #28
 8002afe:	f57f af42 	bpl.w	8002986 <HAL_RCC_OscConfig+0xce>
 8002b02:	e79d      	b.n	8002a40 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b04:	6833      	ldr	r3, [r6, #0]
 8002b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002b0c:	f7ff f91c 	bl	8001d48 <HAL_GetTick>
 8002b10:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b12:	6833      	ldr	r3, [r6, #0]
 8002b14:	05d9      	lsls	r1, r3, #23
 8002b16:	f53f af4e 	bmi.w	80029b6 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1a:	f7ff f915 	bl	8001d48 <HAL_GetTick>
 8002b1e:	1bc0      	subs	r0, r0, r7
 8002b20:	2802      	cmp	r0, #2
 8002b22:	d9f6      	bls.n	8002b12 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8002b24:	2003      	movs	r0, #3
}
 8002b26:	b002      	add	sp, #8
 8002b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2c:	4a05      	ldr	r2, [pc, #20]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
 8002b2e:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8002b36:	f7ff f907 	bl	8001d48 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3a:	4f02      	ldr	r7, [pc, #8]	@ (8002b44 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002b3c:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b42:	e00a      	b.n	8002b5a <HAL_RCC_OscConfig+0x2a2>
 8002b44:	40023800 	.word	0x40023800
 8002b48:	42470000 	.word	0x42470000
 8002b4c:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b50:	f7ff f8fa 	bl	8001d48 <HAL_GetTick>
 8002b54:	1b80      	subs	r0, r0, r6
 8002b56:	4540      	cmp	r0, r8
 8002b58:	d8e4      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b5c:	079a      	lsls	r2, r3, #30
 8002b5e:	d5f7      	bpl.n	8002b50 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8002b60:	2d00      	cmp	r5, #0
 8002b62:	f43f af4d 	beq.w	8002a00 <HAL_RCC_OscConfig+0x148>
 8002b66:	e044      	b.n	8002bf2 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8002b68:	4a42      	ldr	r2, [pc, #264]	@ (8002c74 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b6a:	4e43      	ldr	r6, [pc, #268]	@ (8002c78 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8002b6c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b6e:	f7ff f8eb 	bl	8001d48 <HAL_GetTick>
 8002b72:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b74:	e004      	b.n	8002b80 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b76:	f7ff f8e7 	bl	8001d48 <HAL_GetTick>
 8002b7a:	1b40      	subs	r0, r0, r5
 8002b7c:	2802      	cmp	r0, #2
 8002b7e:	d8d1      	bhi.n	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b80:	6833      	ldr	r3, [r6, #0]
 8002b82:	0799      	lsls	r1, r3, #30
 8002b84:	d4f7      	bmi.n	8002b76 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	e6fb      	b.n	8002982 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	f43f af78 	beq.w	8002a80 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8002b90:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b92:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b94:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b98:	4291      	cmp	r1, r2
 8002b9a:	f47f af71 	bne.w	8002a80 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9e:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ba0:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba4:	4291      	cmp	r1, r2
 8002ba6:	f47f af6b 	bne.w	8002a80 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002baa:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002bac:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8002bb0:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bb2:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002bb6:	f47f af63 	bne.w	8002a80 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bba:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002bbc:	0852      	lsrs	r2, r2, #1
 8002bbe:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002bc2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bc4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002bc8:	f47f af5a 	bne.w	8002a80 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bcc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002bce:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bd2:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002bd6:	bf14      	ite	ne
 8002bd8:	2001      	movne	r0, #1
 8002bda:	2000      	moveq	r0, #0
 8002bdc:	e72d      	b.n	8002a3a <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bde:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <HAL_RCC_OscConfig+0x3c0>)
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002bee:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bf0:	e76e      	b.n	8002ad0 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf2:	4a21      	ldr	r2, [pc, #132]	@ (8002c78 <HAL_RCC_OscConfig+0x3c0>)
 8002bf4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002bf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bfc:	e700      	b.n	8002a00 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002c78 <HAL_RCC_OscConfig+0x3c0>)
 8002c00:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c02:	f042 0204 	orr.w	r2, r2, #4
 8002c06:	671a      	str	r2, [r3, #112]	@ 0x70
 8002c08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c10:	e791      	b.n	8002b36 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8002c12:	f7ff f899 	bl	8001d48 <HAL_GetTick>
 8002c16:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c18:	e005      	b.n	8002c26 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1a:	f7ff f895 	bl	8001d48 <HAL_GetTick>
 8002c1e:	1b80      	subs	r0, r0, r6
 8002c20:	2802      	cmp	r0, #2
 8002c22:	f63f af7f 	bhi.w	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c26:	682b      	ldr	r3, [r5, #0]
 8002c28:	0199      	lsls	r1, r3, #6
 8002c2a:	d4f6      	bmi.n	8002c1a <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c2c:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8002c30:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002c32:	430b      	orrs	r3, r1
 8002c34:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c38:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 8002c3c:	0852      	lsrs	r2, r2, #1
 8002c3e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002c42:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8002c44:	490b      	ldr	r1, [pc, #44]	@ (8002c74 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002c4a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c4c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c4e:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002c50:	f7ff f87a 	bl	8001d48 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c54:	4d08      	ldr	r5, [pc, #32]	@ (8002c78 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8002c56:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c58:	e005      	b.n	8002c66 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7ff f875 	bl	8001d48 <HAL_GetTick>
 8002c5e:	1b00      	subs	r0, r0, r4
 8002c60:	2802      	cmp	r0, #2
 8002c62:	f63f af5f 	bhi.w	8002b24 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c66:	682b      	ldr	r3, [r5, #0]
 8002c68:	019a      	lsls	r2, r3, #6
 8002c6a:	d5f6      	bpl.n	8002c5a <HAL_RCC_OscConfig+0x3a2>
 8002c6c:	e6e4      	b.n	8002a38 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 8002c6e:	2001      	movs	r0, #1
}
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	42470000 	.word	0x42470000
 8002c78:	40023800 	.word	0x40023800

08002c7c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c7c:	4916      	ldr	r1, [pc, #88]	@ (8002cd8 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002c7e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c80:	688b      	ldr	r3, [r1, #8]
 8002c82:	f003 030c 	and.w	r3, r3, #12
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d01b      	beq.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x46>
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d117      	bne.n	8002cbe <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c8e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c90:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c92:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c94:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c98:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c9c:	d113      	bne.n	8002cc6 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c9e:	480f      	ldr	r0, [pc, #60]	@ (8002cdc <HAL_RCC_GetSysClockFreq+0x60>)
 8002ca0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ca4:	fba1 0100 	umull	r0, r1, r1, r0
 8002ca8:	f7fd fff6 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002cac:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002cb8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002cbc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8002cbe:	4807      	ldr	r0, [pc, #28]	@ (8002cdc <HAL_RCC_GetSysClockFreq+0x60>)
}
 8002cc0:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cc2:	4807      	ldr	r0, [pc, #28]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002cc4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cc6:	4806      	ldr	r0, [pc, #24]	@ (8002ce0 <HAL_RCC_GetSysClockFreq+0x64>)
 8002cc8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ccc:	2300      	movs	r3, #0
 8002cce:	fba1 0100 	umull	r0, r1, r1, r0
 8002cd2:	f7fd ffe1 	bl	8000c98 <__aeabi_uldivmod>
 8002cd6:	e7e9      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x30>
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	00f42400 	.word	0x00f42400
 8002ce0:	017d7840 	.word	0x017d7840

08002ce4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	f000 8087 	beq.w	8002df8 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cea:	4a48      	ldr	r2, [pc, #288]	@ (8002e0c <HAL_RCC_ClockConfig+0x128>)
 8002cec:	6813      	ldr	r3, [r2, #0]
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	428b      	cmp	r3, r1
{
 8002cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cf8:	460d      	mov	r5, r1
 8002cfa:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cfc:	d209      	bcs.n	8002d12 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	b2cb      	uxtb	r3, r1
 8002d00:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d02:	6813      	ldr	r3, [r2, #0]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	428b      	cmp	r3, r1
 8002d0a:	d002      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002d0c:	2001      	movs	r0, #1
}
 8002d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	0798      	lsls	r0, r3, #30
 8002d16:	d514      	bpl.n	8002d42 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d18:	0759      	lsls	r1, r3, #29
 8002d1a:	d504      	bpl.n	8002d26 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d1c:	493c      	ldr	r1, [pc, #240]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002d1e:	688a      	ldr	r2, [r1, #8]
 8002d20:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8002d24:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d26:	071a      	lsls	r2, r3, #28
 8002d28:	d504      	bpl.n	8002d34 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d2a:	4939      	ldr	r1, [pc, #228]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002d2c:	688a      	ldr	r2, [r1, #8]
 8002d2e:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8002d32:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d34:	4936      	ldr	r1, [pc, #216]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002d36:	68a0      	ldr	r0, [r4, #8]
 8002d38:	688a      	ldr	r2, [r1, #8]
 8002d3a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002d3e:	4302      	orrs	r2, r0
 8002d40:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d42:	07df      	lsls	r7, r3, #31
 8002d44:	d521      	bpl.n	8002d8a <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d46:	6862      	ldr	r2, [r4, #4]
 8002d48:	2a01      	cmp	r2, #1
 8002d4a:	d057      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d4c:	1e93      	subs	r3, r2, #2
 8002d4e:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d50:	4b2f      	ldr	r3, [pc, #188]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d54:	d94d      	bls.n	8002df2 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d56:	0799      	lsls	r1, r3, #30
 8002d58:	d5d8      	bpl.n	8002d0c <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d5a:	4e2d      	ldr	r6, [pc, #180]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002d5c:	68b3      	ldr	r3, [r6, #8]
 8002d5e:	f023 0303 	bic.w	r3, r3, #3
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002d66:	f7fe ffef 	bl	8001d48 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d6a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8002d6e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d70:	e004      	b.n	8002d7c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d72:	f7fe ffe9 	bl	8001d48 <HAL_GetTick>
 8002d76:	1bc0      	subs	r0, r0, r7
 8002d78:	4540      	cmp	r0, r8
 8002d7a:	d844      	bhi.n	8002e06 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7c:	68b3      	ldr	r3, [r6, #8]
 8002d7e:	6862      	ldr	r2, [r4, #4]
 8002d80:	f003 030c 	and.w	r3, r3, #12
 8002d84:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d88:	d1f3      	bne.n	8002d72 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d8a:	4a20      	ldr	r2, [pc, #128]	@ (8002e0c <HAL_RCC_ClockConfig+0x128>)
 8002d8c:	6813      	ldr	r3, [r2, #0]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	42ab      	cmp	r3, r5
 8002d94:	d906      	bls.n	8002da4 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d96:	b2eb      	uxtb	r3, r5
 8002d98:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d9a:	6813      	ldr	r3, [r2, #0]
 8002d9c:	f003 0307 	and.w	r3, r3, #7
 8002da0:	42ab      	cmp	r3, r5
 8002da2:	d1b3      	bne.n	8002d0c <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da4:	6823      	ldr	r3, [r4, #0]
 8002da6:	075a      	lsls	r2, r3, #29
 8002da8:	d506      	bpl.n	8002db8 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002daa:	4919      	ldr	r1, [pc, #100]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002dac:	68e0      	ldr	r0, [r4, #12]
 8002dae:	688a      	ldr	r2, [r1, #8]
 8002db0:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8002db4:	4302      	orrs	r2, r0
 8002db6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db8:	071b      	lsls	r3, r3, #28
 8002dba:	d507      	bpl.n	8002dcc <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dbc:	4a14      	ldr	r2, [pc, #80]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002dbe:	6921      	ldr	r1, [r4, #16]
 8002dc0:	6893      	ldr	r3, [r2, #8]
 8002dc2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002dc6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002dca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dcc:	f7ff ff56 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8002dd0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002dd2:	4c10      	ldr	r4, [pc, #64]	@ (8002e14 <HAL_RCC_ClockConfig+0x130>)
 8002dd4:	6892      	ldr	r2, [r2, #8]
 8002dd6:	4910      	ldr	r1, [pc, #64]	@ (8002e18 <HAL_RCC_ClockConfig+0x134>)
 8002dd8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002ddc:	4603      	mov	r3, r0
 8002dde:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8002de0:	480e      	ldr	r0, [pc, #56]	@ (8002e1c <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002de2:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8002de4:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002de6:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8002de8:	f7fe ff64 	bl	8001cb4 <HAL_InitTick>
  return HAL_OK;
 8002dec:	2000      	movs	r0, #0
}
 8002dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df2:	0198      	lsls	r0, r3, #6
 8002df4:	d4b1      	bmi.n	8002d5a <HAL_RCC_ClockConfig+0x76>
 8002df6:	e789      	b.n	8002d0c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8002df8:	2001      	movs	r0, #1
}
 8002dfa:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dfc:	4b04      	ldr	r3, [pc, #16]	@ (8002e10 <HAL_RCC_ClockConfig+0x12c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	039e      	lsls	r6, r3, #14
 8002e02:	d4aa      	bmi.n	8002d5a <HAL_RCC_ClockConfig+0x76>
 8002e04:	e782      	b.n	8002d0c <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8002e06:	2003      	movs	r0, #3
 8002e08:	e781      	b.n	8002d0e <HAL_RCC_ClockConfig+0x2a>
 8002e0a:	bf00      	nop
 8002e0c:	40023c00 	.word	0x40023c00
 8002e10:	40023800 	.word	0x40023800
 8002e14:	0800d718 	.word	0x0800d718
 8002e18:	2000003c 	.word	0x2000003c
 8002e1c:	20000044 	.word	0x20000044

08002e20 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e20:	4b04      	ldr	r3, [pc, #16]	@ (8002e34 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002e22:	4905      	ldr	r1, [pc, #20]	@ (8002e38 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	4a05      	ldr	r2, [pc, #20]	@ (8002e3c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002e28:	6808      	ldr	r0, [r1, #0]
 8002e2a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002e2e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e30:	40d8      	lsrs	r0, r3
 8002e32:	4770      	bx	lr
 8002e34:	40023800 	.word	0x40023800
 8002e38:	2000003c 	.word	0x2000003c
 8002e3c:	0800d710 	.word	0x0800d710

08002e40 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e40:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8002e42:	4905      	ldr	r1, [pc, #20]	@ (8002e58 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	4a05      	ldr	r2, [pc, #20]	@ (8002e5c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e48:	6808      	ldr	r0, [r1, #0]
 8002e4a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002e4e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e50:	40d8      	lsrs	r0, r3
 8002e52:	4770      	bx	lr
 8002e54:	40023800 	.word	0x40023800
 8002e58:	2000003c 	.word	0x2000003c
 8002e5c:	0800d710 	.word	0x0800d710

08002e60 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e60:	2800      	cmp	r0, #0
 8002e62:	d071      	beq.n	8002f48 <HAL_TIM_Base_Init+0xe8>
{
 8002e64:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e66:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e6a:	4604      	mov	r4, r0
 8002e6c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d053      	beq.n	8002f1c <HAL_TIM_Base_Init+0xbc>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e74:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e76:	4e35      	ldr	r6, [pc, #212]	@ (8002f4c <HAL_TIM_Base_Init+0xec>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e78:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e7a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e7c:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e84:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002e86:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e88:	d04d      	beq.n	8002f26 <HAL_TIM_Base_Init+0xc6>
 8002e8a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002e8e:	d017      	beq.n	8002ec0 <HAL_TIM_Base_Init+0x60>
 8002e90:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8002e94:	42b2      	cmp	r2, r6
 8002e96:	d013      	beq.n	8002ec0 <HAL_TIM_Base_Init+0x60>
 8002e98:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002e9c:	42b2      	cmp	r2, r6
 8002e9e:	d00f      	beq.n	8002ec0 <HAL_TIM_Base_Init+0x60>
 8002ea0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002ea4:	42b2      	cmp	r2, r6
 8002ea6:	d00b      	beq.n	8002ec0 <HAL_TIM_Base_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ea8:	4e29      	ldr	r6, [pc, #164]	@ (8002f50 <HAL_TIM_Base_Init+0xf0>)
 8002eaa:	42b2      	cmp	r2, r6
 8002eac:	d00c      	beq.n	8002ec8 <HAL_TIM_Base_Init+0x68>
 8002eae:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002eb2:	42b2      	cmp	r2, r6
 8002eb4:	d008      	beq.n	8002ec8 <HAL_TIM_Base_Init+0x68>
 8002eb6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002eba:	42b2      	cmp	r2, r6
 8002ebc:	d108      	bne.n	8002ed0 <HAL_TIM_Base_Init+0x70>
 8002ebe:	e003      	b.n	8002ec8 <HAL_TIM_Base_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8002ec0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ec6:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ec8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ece:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ed0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ed4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002ed6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ed8:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002eda:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002edc:	2301      	movs	r3, #1
 8002ede:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ee0:	6913      	ldr	r3, [r2, #16]
 8002ee2:	07db      	lsls	r3, r3, #31
 8002ee4:	d503      	bpl.n	8002eee <HAL_TIM_Base_Init+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ee6:	6913      	ldr	r3, [r2, #16]
 8002ee8:	f023 0301 	bic.w	r3, r3, #1
 8002eec:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002ef8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002efc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002f00:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f0c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002f10:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002f14:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002f18:	2000      	movs	r0, #0
}
 8002f1a:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002f1c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002f20:	f7fe fd64 	bl	80019ec <HAL_TIM_Base_MspInit>
 8002f24:	e7a6      	b.n	8002e74 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8002f26:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002f2c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f2e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f34:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f3a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8002f3c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f3e:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002f40:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002f42:	6963      	ldr	r3, [r4, #20]
 8002f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f46:	e7c9      	b.n	8002edc <HAL_TIM_Base_Init+0x7c>
    return HAL_ERROR;
 8002f48:	2001      	movs	r0, #1
}
 8002f4a:	4770      	bx	lr
 8002f4c:	40010000 	.word	0x40010000
 8002f50:	40014000 	.word	0x40014000

08002f54 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002f54:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d127      	bne.n	8002fac <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f5c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f5e:	4914      	ldr	r1, [pc, #80]	@ (8002fb0 <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002f60:	2202      	movs	r2, #2
 8002f62:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f66:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f68:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f6a:	f042 0201 	orr.w	r2, r2, #1
 8002f6e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f70:	d011      	beq.n	8002f96 <HAL_TIM_Base_Start_IT+0x42>
 8002f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f76:	d00e      	beq.n	8002f96 <HAL_TIM_Base_Start_IT+0x42>
 8002f78:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb4 <HAL_TIM_Base_Start_IT+0x60>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d00b      	beq.n	8002f96 <HAL_TIM_Base_Start_IT+0x42>
 8002f7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d007      	beq.n	8002f96 <HAL_TIM_Base_Start_IT+0x42>
 8002f86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d003      	beq.n	8002f96 <HAL_TIM_Base_Start_IT+0x42>
 8002f8e:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d104      	bne.n	8002fa0 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f9c:	2a06      	cmp	r2, #6
 8002f9e:	d003      	beq.n	8002fa8 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002fa8:	2000      	movs	r0, #0
 8002faa:	4770      	bx	lr
    return HAL_ERROR;
 8002fac:	2001      	movs	r0, #1
}
 8002fae:	4770      	bx	lr
 8002fb0:	40010000 	.word	0x40010000
 8002fb4:	40000400 	.word	0x40000400

08002fb8 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop

08002fbc <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	d071      	beq.n	80030a4 <HAL_TIM_OC_Init+0xe8>
{
 8002fc0:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8002fc2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002fc6:	4604      	mov	r4, r0
 8002fc8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d053      	beq.n	8003078 <HAL_TIM_OC_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002fd0:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fd2:	4e35      	ldr	r6, [pc, #212]	@ (80030a8 <HAL_TIM_OC_Init+0xec>)
  TIMx->PSC = Structure->Prescaler;
 8002fd4:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd8:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fe0:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002fe2:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fe4:	d04d      	beq.n	8003082 <HAL_TIM_OC_Init+0xc6>
 8002fe6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002fea:	d017      	beq.n	800301c <HAL_TIM_OC_Init+0x60>
 8002fec:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8002ff0:	42b2      	cmp	r2, r6
 8002ff2:	d013      	beq.n	800301c <HAL_TIM_OC_Init+0x60>
 8002ff4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002ff8:	42b2      	cmp	r2, r6
 8002ffa:	d00f      	beq.n	800301c <HAL_TIM_OC_Init+0x60>
 8002ffc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003000:	42b2      	cmp	r2, r6
 8003002:	d00b      	beq.n	800301c <HAL_TIM_OC_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003004:	4e29      	ldr	r6, [pc, #164]	@ (80030ac <HAL_TIM_OC_Init+0xf0>)
 8003006:	42b2      	cmp	r2, r6
 8003008:	d00c      	beq.n	8003024 <HAL_TIM_OC_Init+0x68>
 800300a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800300e:	42b2      	cmp	r2, r6
 8003010:	d008      	beq.n	8003024 <HAL_TIM_OC_Init+0x68>
 8003012:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003016:	42b2      	cmp	r2, r6
 8003018:	d108      	bne.n	800302c <HAL_TIM_OC_Init+0x70>
 800301a:	e003      	b.n	8003024 <HAL_TIM_OC_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 800301c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800301e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003022:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003024:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800302a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800302c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003030:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003032:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003034:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003036:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003038:	2301      	movs	r3, #1
 800303a:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800303c:	6913      	ldr	r3, [r2, #16]
 800303e:	07db      	lsls	r3, r3, #31
 8003040:	d503      	bpl.n	800304a <HAL_TIM_OC_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003042:	6913      	ldr	r3, [r2, #16]
 8003044:	f023 0301 	bic.w	r3, r3, #1
 8003048:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800304a:	2301      	movs	r3, #1
 800304c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003050:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003054:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003058:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800305c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003060:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003064:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003068:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800306c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003070:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003074:	2000      	movs	r0, #0
}
 8003076:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003078:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800307c:	f7ff ff9c 	bl	8002fb8 <HAL_TIM_OC_MspInit>
 8003080:	e7a6      	b.n	8002fd0 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003082:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003084:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003088:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800308a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800308c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003090:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003092:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003096:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003098:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800309a:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800309c:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800309e:	6963      	ldr	r3, [r4, #20]
 80030a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030a2:	e7c9      	b.n	8003038 <HAL_TIM_OC_Init+0x7c>
    return HAL_ERROR;
 80030a4:	2001      	movs	r0, #1
}
 80030a6:	4770      	bx	lr
 80030a8:	40010000 	.word	0x40010000
 80030ac:	40014000 	.word	0x40014000

080030b0 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030b0:	bb91      	cbnz	r1, 8003118 <HAL_TIM_OC_Start+0x68>
 80030b2:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d136      	bne.n	8003128 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ba:	2302      	movs	r3, #2
 80030bc:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030c0:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030c2:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030c6:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030c8:	2201      	movs	r2, #1
 80030ca:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80030cc:	ea20 0002 	bic.w	r0, r0, r2
 80030d0:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030d2:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030d4:	4922      	ldr	r1, [pc, #136]	@ (8003160 <HAL_TIM_OC_Start+0xb0>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030d6:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030d8:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030da:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030dc:	d02a      	beq.n	8003134 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e2:	d00e      	beq.n	8003102 <HAL_TIM_OC_Start+0x52>
 80030e4:	4a1f      	ldr	r2, [pc, #124]	@ (8003164 <HAL_TIM_OC_Start+0xb4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00b      	beq.n	8003102 <HAL_TIM_OC_Start+0x52>
 80030ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d007      	beq.n	8003102 <HAL_TIM_OC_Start+0x52>
 80030f2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_OC_Start+0x52>
 80030fa:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 80030fe:	4293      	cmp	r3, r2
 8003100:	d104      	bne.n	800310c <HAL_TIM_OC_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003108:	2a06      	cmp	r2, #6
 800310a:	d003      	beq.n	8003114 <HAL_TIM_OC_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003114:	2000      	movs	r0, #0
 8003116:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003118:	2904      	cmp	r1, #4
 800311a:	d010      	beq.n	800313e <HAL_TIM_OC_Start+0x8e>
 800311c:	2908      	cmp	r1, #8
 800311e:	d016      	beq.n	800314e <HAL_TIM_OC_Start+0x9e>
 8003120:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003124:	2b01      	cmp	r3, #1
 8003126:	d001      	beq.n	800312c <HAL_TIM_OC_Start+0x7c>
    return HAL_ERROR;
 8003128:	2001      	movs	r0, #1
}
 800312a:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800312c:	2302      	movs	r3, #2
 800312e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8003132:	e7c5      	b.n	80030c0 <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 8003134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003136:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800313a:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800313c:	e7e1      	b.n	8003102 <HAL_TIM_OC_Start+0x52>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800313e:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8003142:	2b01      	cmp	r3, #1
 8003144:	d1f0      	bne.n	8003128 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003146:	2302      	movs	r3, #2
 8003148:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800314c:	e7b8      	b.n	80030c0 <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800314e:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8003152:	2b01      	cmp	r3, #1
 8003154:	d1e8      	bne.n	8003128 <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003156:	2302      	movs	r3, #2
 8003158:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800315c:	e7b0      	b.n	80030c0 <HAL_TIM_OC_Start+0x10>
 800315e:	bf00      	nop
 8003160:	40010000 	.word	0x40010000
 8003164:	40000400 	.word	0x40000400

08003168 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8003168:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800316c:	2b01      	cmp	r3, #1
 800316e:	f000 8081 	beq.w	8003274 <HAL_TIM_OC_ConfigChannel+0x10c>
{
 8003172:	b470      	push	{r4, r5, r6}
 8003174:	4684      	mov	ip, r0
  switch (Channel)
 8003176:	2a0c      	cmp	r2, #12
 8003178:	d808      	bhi.n	800318c <HAL_TIM_OC_ConfigChannel+0x24>
 800317a:	e8df f002 	tbb	[pc, r2]
 800317e:	072d      	.short	0x072d
 8003180:	07460707 	.word	0x07460707
 8003184:	07610707 	.word	0x07610707
 8003188:	0707      	.short	0x0707
 800318a:	0d          	.byte	0x0d
 800318b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800318c:	2300      	movs	r3, #0
 800318e:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8003192:	2001      	movs	r0, #1
}
 8003194:	bc70      	pop	{r4, r5, r6}
 8003196:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003198:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800319a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800319c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800319e:	6a18      	ldr	r0, [r3, #32]
 80031a0:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80031a4:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80031a6:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80031a8:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031aa:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031ae:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80031b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031b8:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031bc:	4d47      	ldr	r5, [pc, #284]	@ (80032dc <HAL_TIM_OC_ConfigChannel+0x174>)
 80031be:	42ab      	cmp	r3, r5
 80031c0:	d076      	beq.n	80032b0 <HAL_TIM_OC_ConfigChannel+0x148>
  TIMx->CCR4 = OC_Config->Pulse;
 80031c2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80031c4:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80031c6:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80031c8:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80031ca:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 80031cc:	2300      	movs	r3, #0
 80031ce:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80031d2:	2000      	movs	r0, #0
}
 80031d4:	bc70      	pop	{r4, r5, r6}
 80031d6:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031d8:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80031da:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 80031dc:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031de:	6a18      	ldr	r0, [r3, #32]
 80031e0:	f020 0001 	bic.w	r0, r0, #1
 80031e4:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80031e6:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80031e8:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031ea:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80031ee:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 80031f0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80031f2:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 80031f6:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031f8:	4d38      	ldr	r5, [pc, #224]	@ (80032dc <HAL_TIM_OC_ConfigChannel+0x174>)
 80031fa:	42ab      	cmp	r3, r5
 80031fc:	d03c      	beq.n	8003278 <HAL_TIM_OC_ConfigChannel+0x110>
  TIMx->CCR1 = OC_Config->Pulse;
 80031fe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003200:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003202:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003204:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8003206:	621a      	str	r2, [r3, #32]
}
 8003208:	e7e0      	b.n	80031cc <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800320a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800320c:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 800320e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003210:	6a18      	ldr	r0, [r3, #32]
 8003212:	f020 0010 	bic.w	r0, r0, #16
 8003216:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003218:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800321a:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800321c:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003220:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003224:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003226:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800322a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800322e:	4d2b      	ldr	r5, [pc, #172]	@ (80032dc <HAL_TIM_OC_ConfigChannel+0x174>)
 8003230:	42ab      	cmp	r3, r5
 8003232:	d02e      	beq.n	8003292 <HAL_TIM_OC_ConfigChannel+0x12a>
  TIMx->CCR2 = OC_Config->Pulse;
 8003234:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003236:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003238:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800323a:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800323c:	621a      	str	r2, [r3, #32]
}
 800323e:	e7c5      	b.n	80031cc <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003240:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003242:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003244:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003246:	6a18      	ldr	r0, [r3, #32]
 8003248:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 800324c:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800324e:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003250:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003252:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003256:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003258:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800325a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800325e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003262:	4d1e      	ldr	r5, [pc, #120]	@ (80032dc <HAL_TIM_OC_ConfigChannel+0x174>)
 8003264:	42ab      	cmp	r3, r5
 8003266:	d029      	beq.n	80032bc <HAL_TIM_OC_ConfigChannel+0x154>
  TIMx->CCR3 = OC_Config->Pulse;
 8003268:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800326a:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800326c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800326e:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8003270:	621a      	str	r2, [r3, #32]
}
 8003272:	e7ab      	b.n	80031cc <HAL_TIM_OC_ConfigChannel+0x64>
  __HAL_LOCK(htim);
 8003274:	2002      	movs	r0, #2
}
 8003276:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003278:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800327a:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800327e:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003280:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003284:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003288:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800328a:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800328e:	432c      	orrs	r4, r5
 8003290:	e7b5      	b.n	80031fe <HAL_TIM_OC_ConfigChannel+0x96>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003292:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003294:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003298:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800329c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032a0:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032a4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80032a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032aa:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80032ae:	e7c1      	b.n	8003234 <HAL_TIM_OC_ConfigChannel+0xcc>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032b0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032b2:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032b6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80032ba:	e782      	b.n	80031c2 <HAL_TIM_OC_ConfigChannel+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032bc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80032be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032c6:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032ca:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032ce:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80032d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032d4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80032d8:	e7c6      	b.n	8003268 <HAL_TIM_OC_ConfigChannel+0x100>
 80032da:	bf00      	nop
 80032dc:	40010000 	.word	0x40010000

080032e0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80032e0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d071      	beq.n	80033cc <HAL_TIM_ConfigClockSource+0xec>
 80032e8:	4602      	mov	r2, r0
{
 80032ea:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80032ec:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80032ee:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80032f4:	2001      	movs	r0, #1
 80032f6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80032fa:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003300:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003304:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003306:	680b      	ldr	r3, [r1, #0]
 8003308:	2b60      	cmp	r3, #96	@ 0x60
 800330a:	d061      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0xf0>
 800330c:	d824      	bhi.n	8003358 <HAL_TIM_ConfigClockSource+0x78>
 800330e:	2b40      	cmp	r3, #64	@ 0x40
 8003310:	d077      	beq.n	8003402 <HAL_TIM_ConfigClockSource+0x122>
 8003312:	d94a      	bls.n	80033aa <HAL_TIM_ConfigClockSource+0xca>
 8003314:	2b50      	cmp	r3, #80	@ 0x50
 8003316:	d117      	bne.n	8003348 <HAL_TIM_ConfigClockSource+0x68>
                               sClockSourceConfig->ClockPolarity,
 8003318:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800331a:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800331c:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800331e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003322:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003324:	6a23      	ldr	r3, [r4, #32]
 8003326:	f023 0301 	bic.w	r3, r3, #1
 800332a:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800332c:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800332e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003332:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003336:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003338:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800333a:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800333c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003340:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8003344:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003346:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003348:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800334a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800334c:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003350:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8003354:	bc30      	pop	{r4, r5}
 8003356:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800335c:	d0f3      	beq.n	8003346 <HAL_TIM_ConfigClockSource+0x66>
 800335e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003362:	d110      	bne.n	8003386 <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003364:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003368:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800336a:	432b      	orrs	r3, r5
 800336c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800336e:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003372:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003376:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003378:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800337a:	68a3      	ldr	r3, [r4, #8]
 800337c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003380:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2000      	movs	r0, #0
 8003384:	e7e0      	b.n	8003348 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8003386:	2b70      	cmp	r3, #112	@ 0x70
 8003388:	d1de      	bne.n	8003348 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800338a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800338e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003390:	432b      	orrs	r3, r5
 8003392:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003394:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003398:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800339c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800339e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80033a0:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033a2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80033a6:	60a3      	str	r3, [r4, #8]
      break;
 80033a8:	e7cd      	b.n	8003346 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80033aa:	2b20      	cmp	r3, #32
 80033ac:	d002      	beq.n	80033b4 <HAL_TIM_ConfigClockSource+0xd4>
 80033ae:	d909      	bls.n	80033c4 <HAL_TIM_ConfigClockSource+0xe4>
 80033b0:	2b30      	cmp	r3, #48	@ 0x30
 80033b2:	d1c9      	bne.n	8003348 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80033b4:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033b6:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ba:	430b      	orrs	r3, r1
 80033bc:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80033c0:	60a3      	str	r3, [r4, #8]
}
 80033c2:	e7c0      	b.n	8003346 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80033c4:	f033 0110 	bics.w	r1, r3, #16
 80033c8:	d1be      	bne.n	8003348 <HAL_TIM_ConfigClockSource+0x68>
 80033ca:	e7f3      	b.n	80033b4 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 80033cc:	2002      	movs	r0, #2
}
 80033ce:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 80033d0:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 80033d2:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80033d4:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d6:	6a21      	ldr	r1, [r4, #32]
 80033d8:	f021 0110 	bic.w	r1, r1, #16
 80033dc:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033de:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033e0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033e4:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 80033e8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033ec:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80033f0:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 80033f2:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80033f4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033fa:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80033fe:	60a3      	str	r3, [r4, #8]
}
 8003400:	e7a1      	b.n	8003346 <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 8003402:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003404:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8003406:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003408:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800340c:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800340e:	6a23      	ldr	r3, [r4, #32]
 8003410:	f023 0301 	bic.w	r3, r3, #1
 8003414:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003416:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003418:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800341c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003420:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003422:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003424:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800342a:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800342e:	60a3      	str	r3, [r4, #8]
}
 8003430:	e789      	b.n	8003346 <HAL_TIM_ConfigClockSource+0x66>
 8003432:	bf00      	nop

08003434 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop

08003438 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop

0800343c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop

08003444 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8003444:	6803      	ldr	r3, [r0, #0]
{
 8003446:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003448:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800344a:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800344c:	07a9      	lsls	r1, r5, #30
{
 800344e:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003450:	d501      	bpl.n	8003456 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003452:	07b2      	lsls	r2, r6, #30
 8003454:	d451      	bmi.n	80034fa <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003456:	0769      	lsls	r1, r5, #29
 8003458:	d501      	bpl.n	800345e <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800345a:	0772      	lsls	r2, r6, #29
 800345c:	d43a      	bmi.n	80034d4 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800345e:	072b      	lsls	r3, r5, #28
 8003460:	d501      	bpl.n	8003466 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003462:	0730      	lsls	r0, r6, #28
 8003464:	d424      	bmi.n	80034b0 <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003466:	06ea      	lsls	r2, r5, #27
 8003468:	d501      	bpl.n	800346e <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800346a:	06f3      	lsls	r3, r6, #27
 800346c:	d410      	bmi.n	8003490 <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800346e:	07e8      	lsls	r0, r5, #31
 8003470:	d501      	bpl.n	8003476 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003472:	07f1      	lsls	r1, r6, #31
 8003474:	d457      	bmi.n	8003526 <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003476:	062a      	lsls	r2, r5, #24
 8003478:	d501      	bpl.n	800347e <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800347a:	0633      	lsls	r3, r6, #24
 800347c:	d45b      	bmi.n	8003536 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800347e:	0668      	lsls	r0, r5, #25
 8003480:	d501      	bpl.n	8003486 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003482:	0671      	lsls	r1, r6, #25
 8003484:	d45f      	bmi.n	8003546 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003486:	06aa      	lsls	r2, r5, #26
 8003488:	d501      	bpl.n	800348e <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800348a:	06b3      	lsls	r3, r6, #26
 800348c:	d442      	bmi.n	8003514 <HAL_TIM_IRQHandler+0xd0>
}
 800348e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	f06f 0210 	mvn.w	r2, #16
 8003496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003498:	2208      	movs	r2, #8
 800349a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80034a2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a4:	d063      	beq.n	800356e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80034a6:	f7ff ffc7 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034aa:	2300      	movs	r3, #0
 80034ac:	7723      	strb	r3, [r4, #28]
 80034ae:	e7de      	b.n	800346e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	f06f 0208 	mvn.w	r2, #8
 80034b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b8:	2204      	movs	r2, #4
 80034ba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80034c0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034c2:	d151      	bne.n	8003568 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034c4:	f7ff ffb6 	bl	8003434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c8:	4620      	mov	r0, r4
 80034ca:	f7ff ffb7 	bl	800343c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ce:	2300      	movs	r3, #0
 80034d0:	7723      	strb	r3, [r4, #28]
 80034d2:	e7c8      	b.n	8003466 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034d4:	6823      	ldr	r3, [r4, #0]
 80034d6:	f06f 0204 	mvn.w	r2, #4
 80034da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034dc:	2202      	movs	r2, #2
 80034de:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80034e6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034e8:	d13b      	bne.n	8003562 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	f7ff ffa3 	bl	8003434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ee:	4620      	mov	r0, r4
 80034f0:	f7ff ffa4 	bl	800343c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f4:	2300      	movs	r3, #0
 80034f6:	7723      	strb	r3, [r4, #28]
 80034f8:	e7b1      	b.n	800345e <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034fa:	f06f 0202 	mvn.w	r2, #2
 80034fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003500:	2201      	movs	r2, #1
 8003502:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	079b      	lsls	r3, r3, #30
 8003508:	d025      	beq.n	8003556 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800350a:	f7ff ff95 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800350e:	2300      	movs	r3, #0
 8003510:	7723      	strb	r3, [r4, #28]
 8003512:	e7a0      	b.n	8003456 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800351a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800351c:	611a      	str	r2, [r3, #16]
}
 800351e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003522:	f000 b88d 	b.w	8003640 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	f06f 0201 	mvn.w	r2, #1
 800352c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800352e:	4620      	mov	r0, r4
 8003530:	f7fe f9ee 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
 8003534:	e79f      	b.n	8003476 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800353c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800353e:	4620      	mov	r0, r4
 8003540:	f000 f880 	bl	8003644 <HAL_TIMEx_BreakCallback>
 8003544:	e79b      	b.n	800347e <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800354c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800354e:	4620      	mov	r0, r4
 8003550:	f7ff ff76 	bl	8003440 <HAL_TIM_TriggerCallback>
 8003554:	e797      	b.n	8003486 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003556:	f7ff ff6d 	bl	8003434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800355a:	4620      	mov	r0, r4
 800355c:	f7ff ff6e 	bl	800343c <HAL_TIM_PWM_PulseFinishedCallback>
 8003560:	e7d5      	b.n	800350e <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8003562:	f7ff ff69 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 8003566:	e7c5      	b.n	80034f4 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8003568:	f7ff ff66 	bl	8003438 <HAL_TIM_IC_CaptureCallback>
 800356c:	e7af      	b.n	80034ce <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	f7ff ff61 	bl	8003434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003572:	4620      	mov	r0, r4
 8003574:	f7ff ff62 	bl	800343c <HAL_TIM_PWM_PulseFinishedCallback>
 8003578:	e797      	b.n	80034aa <HAL_TIM_IRQHandler+0x66>
 800357a:	bf00      	nop

0800357c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800357c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003580:	2a01      	cmp	r2, #1
 8003582:	d02f      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003584:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003586:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003588:	2002      	movs	r0, #2
{
 800358a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800358c:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003590:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003592:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003594:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003596:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800359a:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800359c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800359e:	4812      	ldr	r0, [pc, #72]	@ (80035e8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80035a0:	4282      	cmp	r2, r0
 80035a2:	d012      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80035a4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80035a8:	d00f      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80035aa:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 80035ae:	4282      	cmp	r2, r0
 80035b0:	d00b      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80035b2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80035b6:	4282      	cmp	r2, r0
 80035b8:	d007      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80035ba:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80035be:	4282      	cmp	r2, r0
 80035c0:	d003      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 80035c2:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 80035c6:	4282      	cmp	r2, r0
 80035c8:	d104      	bne.n	80035d4 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ca:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035cc:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035d0:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035d2:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80035d4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80035dc:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80035e0:	bc30      	pop	{r4, r5}
 80035e2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035e4:	2002      	movs	r0, #2
}
 80035e6:	4770      	bx	lr
 80035e8:	40010000 	.word	0x40010000

080035ec <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035ec:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d023      	beq.n	800363c <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 80035f4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035f6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80035fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035fe:	4602      	mov	r2, r0
 8003600:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003602:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003604:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003606:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800360a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800360c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003610:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003612:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003614:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003618:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800361a:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800361c:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800361e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003622:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003624:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003628:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 800362a:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800362c:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 800362e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8003630:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8003634:	4608      	mov	r0, r1
}
 8003636:	f85d 4b04 	ldr.w	r4, [sp], #4
 800363a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800363c:	2002      	movs	r0, #2
}
 800363e:	4770      	bx	lr

08003640 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop

08003644 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop

08003648 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003648:	2800      	cmp	r0, #0
 800364a:	f000 8087 	beq.w	800375c <HAL_UART_Init+0x114>
{
 800364e:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003650:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003654:	4604      	mov	r4, r0
 8003656:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800365a:	2b00      	cmp	r3, #0
 800365c:	d079      	beq.n	8003752 <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800365e:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003660:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8003662:	2224      	movs	r2, #36	@ 0x24
 8003664:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800366e:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003670:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003672:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003674:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8003678:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800367a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800367c:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800367e:	4302      	orrs	r2, r0
 8003680:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003682:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003684:	4302      	orrs	r2, r0
 8003686:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8003688:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 800368c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003690:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003692:	430a      	orrs	r2, r1
 8003694:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003696:	695a      	ldr	r2, [r3, #20]
 8003698:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800369a:	4931      	ldr	r1, [pc, #196]	@ (8003760 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800369c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80036a0:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036a2:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036a4:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80036a6:	d036      	beq.n	8003716 <HAL_UART_Init+0xce>
 80036a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003764 <HAL_UART_Init+0x11c>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d033      	beq.n	8003716 <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80036ae:	f7ff fbb7 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036b2:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036b4:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036b6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036ba:	e9d4 5300 	ldrd	r5, r3, [r4]
 80036be:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036c2:	d02b      	beq.n	800371c <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036c4:	009a      	lsls	r2, r3, #2
 80036c6:	0f9b      	lsrs	r3, r3, #30
 80036c8:	f7fd fae6 	bl	8000c98 <__aeabi_uldivmod>
 80036cc:	4a26      	ldr	r2, [pc, #152]	@ (8003768 <HAL_UART_Init+0x120>)
 80036ce:	fba2 1300 	umull	r1, r3, r2, r0
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	2164      	movs	r1, #100	@ 0x64
 80036d6:	fb01 0013 	mls	r0, r1, r3, r0
 80036da:	0100      	lsls	r0, r0, #4
 80036dc:	3032      	adds	r0, #50	@ 0x32
 80036de:	fba2 2000 	umull	r2, r0, r2, r0
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 80036e8:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ea:	692a      	ldr	r2, [r5, #16]
 80036ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036f0:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036f2:	696a      	ldr	r2, [r5, #20]
 80036f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036f8:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 80036fa:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036fc:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80036fe:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003704:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003706:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003708:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800370c:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8003710:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003712:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8003714:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8003716:	f7ff fb93 	bl	8002e40 <HAL_RCC_GetPCLK2Freq>
 800371a:	e7ca      	b.n	80036b2 <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800371c:	18da      	adds	r2, r3, r3
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	415b      	adcs	r3, r3
 8003724:	f7fd fab8 	bl	8000c98 <__aeabi_uldivmod>
 8003728:	4a0f      	ldr	r2, [pc, #60]	@ (8003768 <HAL_UART_Init+0x120>)
 800372a:	fba2 3100 	umull	r3, r1, r2, r0
 800372e:	0949      	lsrs	r1, r1, #5
 8003730:	2364      	movs	r3, #100	@ 0x64
 8003732:	fb03 0311 	mls	r3, r3, r1, r0
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	3332      	adds	r3, #50	@ 0x32
 800373a:	fba2 2303 	umull	r2, r3, r2, r3
 800373e:	f3c3 1242 	ubfx	r2, r3, #5, #3
 8003742:	091b      	lsrs	r3, r3, #4
 8003744:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003748:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800374c:	4413      	add	r3, r2
 800374e:	60ab      	str	r3, [r5, #8]
 8003750:	e7cb      	b.n	80036ea <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 8003752:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8003756:	f7fe f9b7 	bl	8001ac8 <HAL_UART_MspInit>
 800375a:	e780      	b.n	800365e <HAL_UART_Init+0x16>
    return HAL_ERROR;
 800375c:	2001      	movs	r0, #1
}
 800375e:	4770      	bx	lr
 8003760:	40011000 	.word	0x40011000
 8003764:	40011400 	.word	0x40011400
 8003768:	51eb851f 	.word	0x51eb851f

0800376c <HAL_UART_Transmit>:
{
 800376c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003770:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003772:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8003776:	2820      	cmp	r0, #32
 8003778:	d14b      	bne.n	8003812 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 800377a:	4688      	mov	r8, r1
 800377c:	b109      	cbz	r1, 8003782 <HAL_UART_Transmit+0x16>
 800377e:	4617      	mov	r7, r2
 8003780:	b912      	cbnz	r2, 8003788 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 8003782:	2001      	movs	r0, #1
}
 8003784:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003788:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800378a:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800378e:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003790:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003794:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8003798:	f7fe fad6 	bl	8001d48 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800379c:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 800379e:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80037a4:	84e7      	strh	r7, [r4, #38]	@ 0x26
    tickstart = HAL_GetTick();
 80037a6:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a8:	d042      	beq.n	8003830 <HAL_UART_Transmit+0xc4>
    while (huart->TxXferCount > 0U)
 80037aa:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037ac:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 80037ae:	b292      	uxth	r2, r2
 80037b0:	b192      	cbz	r2, 80037d8 <HAL_UART_Transmit+0x6c>
 80037b2:	1c68      	adds	r0, r5, #1
 80037b4:	d122      	bne.n	80037fc <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	0612      	lsls	r2, r2, #24
 80037ba:	d5fc      	bpl.n	80037b6 <HAL_UART_Transmit+0x4a>
      if (pdata8bits == NULL)
 80037bc:	f1b8 0f00 	cmp.w	r8, #0
 80037c0:	d022      	beq.n	8003808 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037c2:	f818 2b01 	ldrb.w	r2, [r8], #1
 80037c6:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 80037c8:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80037ca:	3a01      	subs	r2, #1
 80037cc:	b292      	uxth	r2, r2
 80037ce:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80037d0:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80037d2:	b292      	uxth	r2, r2
 80037d4:	2a00      	cmp	r2, #0
 80037d6:	d1ec      	bne.n	80037b2 <HAL_UART_Transmit+0x46>
 80037d8:	1c69      	adds	r1, r5, #1
 80037da:	d125      	bne.n	8003828 <HAL_UART_Transmit+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	0652      	lsls	r2, r2, #25
 80037e0:	d5fc      	bpl.n	80037dc <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 80037e2:	2320      	movs	r3, #32
 80037e4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80037e8:	2000      	movs	r0, #0
 80037ea:	e7cb      	b.n	8003784 <HAL_UART_Transmit+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ec:	f7fe faac 	bl	8001d48 <HAL_GetTick>
 80037f0:	1b80      	subs	r0, r0, r6
 80037f2:	4285      	cmp	r5, r0
 80037f4:	d322      	bcc.n	800383c <HAL_UART_Transmit+0xd0>
 80037f6:	b30d      	cbz	r5, 800383c <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	0617      	lsls	r7, r2, #24
 8003800:	d5f4      	bpl.n	80037ec <HAL_UART_Transmit+0x80>
      if (pdata8bits == NULL)
 8003802:	f1b8 0f00 	cmp.w	r8, #0
 8003806:	d1dc      	bne.n	80037c2 <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003808:	f839 2b02 	ldrh.w	r2, [r9], #2
 800380c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003810:	e7d9      	b.n	80037c6 <HAL_UART_Transmit+0x5a>
    return HAL_BUSY;
 8003812:	2002      	movs	r0, #2
}
 8003814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003818:	f7fe fa96 	bl	8001d48 <HAL_GetTick>
 800381c:	1b83      	subs	r3, r0, r6
 800381e:	429d      	cmp	r5, r3
 8003820:	d30c      	bcc.n	800383c <HAL_UART_Transmit+0xd0>
 8003822:	b15d      	cbz	r5, 800383c <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003824:	6823      	ldr	r3, [r4, #0]
 8003826:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	065b      	lsls	r3, r3, #25
 800382c:	d5f4      	bpl.n	8003818 <HAL_UART_Transmit+0xac>
 800382e:	e7d8      	b.n	80037e2 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003830:	6923      	ldr	r3, [r4, #16]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1b9      	bne.n	80037aa <HAL_UART_Transmit+0x3e>
 8003836:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8003838:	4698      	mov	r8, r3
 800383a:	e7b6      	b.n	80037aa <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 800383c:	2320      	movs	r3, #32
 800383e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8003842:	2003      	movs	r0, #3
}
 8003844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003848 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003848:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800384c:	2b20      	cmp	r3, #32
 800384e:	d120      	bne.n	8003892 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003850:	b101      	cbz	r1, 8003854 <HAL_UART_Receive_IT+0xc>
 8003852:	b90a      	cbnz	r2, 8003858 <HAL_UART_Receive_IT+0x10>
      return HAL_ERROR;
 8003854:	2001      	movs	r0, #1
}
 8003856:	4770      	bx	lr
{
 8003858:	b410      	push	{r4}
  if (huart->Init.Parity != UART_PARITY_NONE)
 800385a:	6904      	ldr	r4, [r0, #16]
  huart->pRxBuffPtr = pData;
 800385c:	6281      	str	r1, [r0, #40]	@ 0x28
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800385e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003860:	2122      	movs	r1, #34	@ 0x22
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003862:	6303      	str	r3, [r0, #48]	@ 0x30
  huart->RxXferSize = Size;
 8003864:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003866:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003868:	6443      	str	r3, [r0, #68]	@ 0x44
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800386a:	6803      	ldr	r3, [r0, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800386c:	f880 1042 	strb.w	r1, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003870:	b11c      	cbz	r4, 800387a <HAL_UART_Receive_IT+0x32>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003878:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800387a:	695a      	ldr	r2, [r3, #20]
}
 800387c:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	f042 0220 	orr.w	r2, r2, #32
    return (UART_Start_Receive_IT(huart, pData, Size));
 800388c:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800388e:	60da      	str	r2, [r3, #12]
}
 8003890:	4770      	bx	lr
    return HAL_BUSY;
 8003892:	2002      	movs	r0, #2
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop

08003898 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop

0800389c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop

080038a0 <UART_DMAAbortOnError>:
{
 80038a0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038a2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 80038a4:	2300      	movs	r3, #0
 80038a6:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80038a8:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 80038aa:	f7ff fff7 	bl	800389c <HAL_UART_ErrorCallback>
}
 80038ae:	bd08      	pop	{r3, pc}

080038b0 <HAL_UARTEx_RxEventCallback>:
}
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop

080038b4 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038b4:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038b6:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80038b8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038be:	d042      	beq.n	8003946 <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d039      	beq.n	8003938 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038c4:	684b      	ldr	r3, [r1, #4]
 80038c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038ca:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80038cc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80038ce:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 80038d0:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 80038d2:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d132      	bne.n	8003944 <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038de:	6802      	ldr	r2, [r0, #0]
 80038e0:	68d1      	ldr	r1, [r2, #12]
 80038e2:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80038e6:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038e8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038ea:	68d1      	ldr	r1, [r2, #12]
 80038ec:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 80038f0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038f2:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80038f4:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038f8:	f021 0101 	bic.w	r1, r1, #1
 80038fc:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80038fe:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003902:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003904:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8003906:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003908:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800390a:	d125      	bne.n	8003958 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390c:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390e:	f102 030c 	add.w	r3, r2, #12
 8003912:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003916:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391a:	f102 0c0c 	add.w	ip, r2, #12
 800391e:	e84c 3100 	strex	r1, r3, [ip]
 8003922:	2900      	cmp	r1, #0
 8003924:	d1f3      	bne.n	800390e <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	06db      	lsls	r3, r3, #27
 800392a:	d41a      	bmi.n	8003962 <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800392c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800392e:	f7ff ffbf 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
}
 8003932:	b003      	add	sp, #12
 8003934:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003938:	6903      	ldr	r3, [r0, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1c2      	bne.n	80038c4 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800393e:	684b      	ldr	r3, [r1, #4]
 8003940:	b2db      	uxtb	r3, r3
 8003942:	e7c2      	b.n	80038ca <UART_Receive_IT.part.0.isra.0+0x16>
 8003944:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003946:	6903      	ldr	r3, [r0, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f8      	bne.n	800393e <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800394c:	684b      	ldr	r3, [r1, #4]
 800394e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003952:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 8003956:	e7bb      	b.n	80038d0 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 8003958:	f7fd ffbe 	bl	80018d8 <HAL_UART_RxCpltCallback>
}
 800395c:	b003      	add	sp, #12
 800395e:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003962:	2300      	movs	r3, #0
 8003964:	9301      	str	r3, [sp, #4]
 8003966:	6813      	ldr	r3, [r2, #0]
 8003968:	9301      	str	r3, [sp, #4]
 800396a:	6853      	ldr	r3, [r2, #4]
 800396c:	9301      	str	r3, [sp, #4]
 800396e:	9b01      	ldr	r3, [sp, #4]
 8003970:	e7dc      	b.n	800392c <UART_Receive_IT.part.0.isra.0+0x78>
 8003972:	bf00      	nop

08003974 <HAL_UART_IRQHandler>:
{
 8003974:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003976:	6803      	ldr	r3, [r0, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800397a:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800397c:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 800397e:	f012 0f0f 	tst.w	r2, #15
{
 8003982:	b083      	sub	sp, #12
 8003984:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003986:	d170      	bne.n	8003a6a <HAL_UART_IRQHandler+0xf6>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003988:	0691      	lsls	r1, r2, #26
 800398a:	d502      	bpl.n	8003992 <HAL_UART_IRQHandler+0x1e>
 800398c:	06a9      	lsls	r1, r5, #26
 800398e:	f100 80a1 	bmi.w	8003ad4 <HAL_UART_IRQHandler+0x160>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003992:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003994:	2901      	cmp	r1, #1
 8003996:	d00b      	beq.n	80039b0 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003998:	0610      	lsls	r0, r2, #24
 800399a:	d502      	bpl.n	80039a2 <HAL_UART_IRQHandler+0x2e>
 800399c:	0629      	lsls	r1, r5, #24
 800399e:	f100 80a3 	bmi.w	8003ae8 <HAL_UART_IRQHandler+0x174>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039a2:	0652      	lsls	r2, r2, #25
 80039a4:	d502      	bpl.n	80039ac <HAL_UART_IRQHandler+0x38>
 80039a6:	0668      	lsls	r0, r5, #25
 80039a8:	f100 80bd 	bmi.w	8003b26 <HAL_UART_IRQHandler+0x1b2>
}
 80039ac:	b003      	add	sp, #12
 80039ae:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 80039b0:	06d0      	lsls	r0, r2, #27
 80039b2:	d5f1      	bpl.n	8003998 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80039b4:	06e9      	lsls	r1, r5, #27
 80039b6:	d5ef      	bpl.n	8003998 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039b8:	2200      	movs	r2, #0
 80039ba:	9201      	str	r2, [sp, #4]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	9201      	str	r2, [sp, #4]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	9201      	str	r2, [sp, #4]
 80039c4:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039c6:	695a      	ldr	r2, [r3, #20]
 80039c8:	0655      	lsls	r5, r2, #25
 80039ca:	f140 8136 	bpl.w	8003c3a <HAL_UART_IRQHandler+0x2c6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039ce:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80039d0:	6802      	ldr	r2, [r0, #0]
 80039d2:	6852      	ldr	r2, [r2, #4]
 80039d4:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80039d6:	2a00      	cmp	r2, #0
 80039d8:	d0e8      	beq.n	80039ac <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039da:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80039dc:	4291      	cmp	r1, r2
 80039de:	d9e5      	bls.n	80039ac <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 80039e0:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039e2:	69c2      	ldr	r2, [r0, #28]
 80039e4:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80039e8:	d036      	beq.n	8003a58 <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ea:	f103 020c 	add.w	r2, r3, #12
 80039ee:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f6:	f103 050c 	add.w	r5, r3, #12
 80039fa:	e845 2100 	strex	r1, r2, [r5]
 80039fe:	2900      	cmp	r1, #0
 8003a00:	d1f3      	bne.n	80039ea <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a02:	f103 0214 	add.w	r2, r3, #20
 8003a06:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0e:	f103 0514 	add.w	r5, r3, #20
 8003a12:	e845 2100 	strex	r1, r2, [r5]
 8003a16:	2900      	cmp	r1, #0
 8003a18:	d1f3      	bne.n	8003a02 <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1a:	f103 0214 	add.w	r2, r3, #20
 8003a1e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a26:	f103 0514 	add.w	r5, r3, #20
 8003a2a:	e845 2100 	strex	r1, r2, [r5]
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	d1f3      	bne.n	8003a1a <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 8003a32:	2220      	movs	r2, #32
 8003a34:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a38:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	f103 020c 	add.w	r2, r3, #12
 8003a3e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a42:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a46:	f103 050c 	add.w	r5, r3, #12
 8003a4a:	e845 2100 	strex	r1, r2, [r5]
 8003a4e:	2900      	cmp	r1, #0
 8003a50:	d1f3      	bne.n	8003a3a <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a52:	f7fe f9f5 	bl	8001e40 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a56:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a5c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003a5e:	1ac9      	subs	r1, r1, r3
 8003a60:	4620      	mov	r0, r4
 8003a62:	b289      	uxth	r1, r1
 8003a64:	f7ff ff24 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
 8003a68:	e7a0      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a6a:	f011 0101 	ands.w	r1, r1, #1
 8003a6e:	d178      	bne.n	8003b62 <HAL_UART_IRQHandler+0x1ee>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a70:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8003a74:	d08d      	beq.n	8003992 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a76:	07d0      	lsls	r0, r2, #31
 8003a78:	d50a      	bpl.n	8003a90 <HAL_UART_IRQHandler+0x11c>
 8003a7a:	05e8      	lsls	r0, r5, #23
 8003a7c:	f140 80d9 	bpl.w	8003c32 <HAL_UART_IRQHandler+0x2be>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a80:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003a82:	f040 0001 	orr.w	r0, r0, #1
 8003a86:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a88:	0750      	lsls	r0, r2, #29
 8003a8a:	d55b      	bpl.n	8003b44 <HAL_UART_IRQHandler+0x1d0>
 8003a8c:	2900      	cmp	r1, #0
 8003a8e:	d16c      	bne.n	8003b6a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a90:	0790      	lsls	r0, r2, #30
 8003a92:	d570      	bpl.n	8003b76 <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a94:	0710      	lsls	r0, r2, #28
 8003a96:	f100 80c9 	bmi.w	8003c2c <HAL_UART_IRQHandler+0x2b8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a9a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003a9c:	2900      	cmp	r1, #0
 8003a9e:	d085      	beq.n	80039ac <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003aa0:	0691      	lsls	r1, r2, #26
 8003aa2:	d509      	bpl.n	8003ab8 <HAL_UART_IRQHandler+0x144>
 8003aa4:	06aa      	lsls	r2, r5, #26
 8003aa6:	d507      	bpl.n	8003ab8 <HAL_UART_IRQHandler+0x144>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003aa8:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8003aac:	2a22      	cmp	r2, #34	@ 0x22
 8003aae:	d103      	bne.n	8003ab8 <HAL_UART_IRQHandler+0x144>
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f7ff feff 	bl	80038b4 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003aba:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003abc:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ac0:	f001 0108 	and.w	r1, r1, #8
 8003ac4:	ea52 0501 	orrs.w	r5, r2, r1
 8003ac8:	d15c      	bne.n	8003b84 <HAL_UART_IRQHandler+0x210>
        HAL_UART_ErrorCallback(huart);
 8003aca:	4620      	mov	r0, r4
 8003acc:	f7ff fee6 	bl	800389c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad0:	6465      	str	r5, [r4, #68]	@ 0x44
 8003ad2:	e76b      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ad4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003ad8:	2b22      	cmp	r3, #34	@ 0x22
 8003ada:	f47f af67 	bne.w	80039ac <HAL_UART_IRQHandler+0x38>
}
 8003ade:	b003      	add	sp, #12
 8003ae0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ae4:	f7ff bee6 	b.w	80038b4 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ae8:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8003aec:	2a21      	cmp	r2, #33	@ 0x21
 8003aee:	f47f af5d 	bne.w	80039ac <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003af2:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003af4:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003af6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003afa:	f000 80d9 	beq.w	8003cb0 <HAL_UART_IRQHandler+0x33c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003afe:	1c51      	adds	r1, r2, #1
 8003b00:	6221      	str	r1, [r4, #32]
 8003b02:	7812      	ldrb	r2, [r2, #0]
 8003b04:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003b06:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003b08:	3a01      	subs	r2, #1
 8003b0a:	b292      	uxth	r2, r2
 8003b0c:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8003b0e:	2a00      	cmp	r2, #0
 8003b10:	f47f af4c 	bne.w	80039ac <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b14:	68da      	ldr	r2, [r3, #12]
 8003b16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b1a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b22:	60da      	str	r2, [r3, #12]
 8003b24:	e742      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b26:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003b28:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b2e:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003b30:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003b32:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8003b36:	f7ff feaf 	bl	8003898 <HAL_UART_TxCpltCallback>
    return;
 8003b3a:	e737      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b3c:	05e8      	lsls	r0, r5, #23
 8003b3e:	d49f      	bmi.n	8003a80 <HAL_UART_IRQHandler+0x10c>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b40:	0750      	lsls	r0, r2, #29
 8003b42:	d412      	bmi.n	8003b6a <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b44:	0790      	lsls	r0, r2, #30
 8003b46:	d516      	bpl.n	8003b76 <HAL_UART_IRQHandler+0x202>
 8003b48:	2900      	cmp	r1, #0
 8003b4a:	d0a3      	beq.n	8003a94 <HAL_UART_IRQHandler+0x120>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b4c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b4e:	f041 0104 	orr.w	r1, r1, #4
 8003b52:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b54:	0711      	lsls	r1, r2, #28
 8003b56:	d5a0      	bpl.n	8003a9a <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b58:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003b5a:	f041 0108 	orr.w	r1, r1, #8
 8003b5e:	6461      	str	r1, [r4, #68]	@ 0x44
 8003b60:	e79b      	b.n	8003a9a <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b62:	07d0      	lsls	r0, r2, #31
 8003b64:	d4ea      	bmi.n	8003b3c <HAL_UART_IRQHandler+0x1c8>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b66:	0750      	lsls	r0, r2, #29
 8003b68:	d55b      	bpl.n	8003c22 <HAL_UART_IRQHandler+0x2ae>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b6a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003b6c:	f040 0002 	orr.w	r0, r0, #2
 8003b70:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b72:	0790      	lsls	r0, r2, #30
 8003b74:	d4ea      	bmi.n	8003b4c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b76:	0710      	lsls	r0, r2, #28
 8003b78:	d58f      	bpl.n	8003a9a <HAL_UART_IRQHandler+0x126>
 8003b7a:	f005 0020 	and.w	r0, r5, #32
 8003b7e:	4308      	orrs	r0, r1
 8003b80:	d08b      	beq.n	8003a9a <HAL_UART_IRQHandler+0x126>
 8003b82:	e7e9      	b.n	8003b58 <HAL_UART_IRQHandler+0x1e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	f103 020c 	add.w	r2, r3, #12
 8003b88:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b8c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	f103 000c 	add.w	r0, r3, #12
 8003b94:	e840 2100 	strex	r1, r2, [r0]
 8003b98:	2900      	cmp	r1, #0
 8003b9a:	d1f3      	bne.n	8003b84 <HAL_UART_IRQHandler+0x210>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9c:	f103 0214 	add.w	r2, r3, #20
 8003ba0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba8:	f103 0014 	add.w	r0, r3, #20
 8003bac:	e840 2100 	strex	r1, r2, [r0]
 8003bb0:	2900      	cmp	r1, #0
 8003bb2:	d1f3      	bne.n	8003b9c <HAL_UART_IRQHandler+0x228>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003bb6:	2a01      	cmp	r2, #1
 8003bb8:	d022      	beq.n	8003c00 <HAL_UART_IRQHandler+0x28c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bba:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003bbc:	2120      	movs	r1, #32
 8003bbe:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc2:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc4:	695a      	ldr	r2, [r3, #20]
 8003bc6:	0655      	lsls	r5, r2, #25
 8003bc8:	d527      	bpl.n	8003c1a <HAL_UART_IRQHandler+0x2a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bca:	f103 0214 	add.w	r2, r3, #20
 8003bce:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd6:	f103 0014 	add.w	r0, r3, #20
 8003bda:	e840 2100 	strex	r1, r2, [r0]
 8003bde:	2900      	cmp	r1, #0
 8003be0:	d1f3      	bne.n	8003bca <HAL_UART_IRQHandler+0x256>
          if (huart->hdmarx != NULL)
 8003be2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003be4:	b1c8      	cbz	r0, 8003c1a <HAL_UART_IRQHandler+0x2a6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003be6:	4b38      	ldr	r3, [pc, #224]	@ (8003cc8 <HAL_UART_IRQHandler+0x354>)
 8003be8:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bea:	f7fe f973 	bl	8001ed4 <HAL_DMA_Abort_IT>
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	f43f aedc 	beq.w	80039ac <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bf4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003bf6:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8003bf8:	b003      	add	sp, #12
 8003bfa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bfe:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c00:	f103 020c 	add.w	r2, r3, #12
 8003c04:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c08:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0c:	f103 000c 	add.w	r0, r3, #12
 8003c10:	e840 2100 	strex	r1, r2, [r0]
 8003c14:	2900      	cmp	r1, #0
 8003c16:	d1f3      	bne.n	8003c00 <HAL_UART_IRQHandler+0x28c>
 8003c18:	e7cf      	b.n	8003bba <HAL_UART_IRQHandler+0x246>
            HAL_UART_ErrorCallback(huart);
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	f7ff fe3e 	bl	800389c <HAL_UART_ErrorCallback>
 8003c20:	e6c4      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c22:	0791      	lsls	r1, r2, #30
 8003c24:	d492      	bmi.n	8003b4c <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c26:	0711      	lsls	r1, r2, #28
 8003c28:	d496      	bmi.n	8003b58 <HAL_UART_IRQHandler+0x1e4>
 8003c2a:	e736      	b.n	8003a9a <HAL_UART_IRQHandler+0x126>
 8003c2c:	06a9      	lsls	r1, r5, #26
 8003c2e:	d493      	bmi.n	8003b58 <HAL_UART_IRQHandler+0x1e4>
 8003c30:	e733      	b.n	8003a9a <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c32:	0750      	lsls	r0, r2, #29
 8003c34:	f53f af2c 	bmi.w	8003a90 <HAL_UART_IRQHandler+0x11c>
 8003c38:	e784      	b.n	8003b44 <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c3a:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8003c3c:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c3e:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 8003c40:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c42:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003c44:	2a00      	cmp	r2, #0
 8003c46:	f43f aeb1 	beq.w	80039ac <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c4a:	1a41      	subs	r1, r0, r1
 8003c4c:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003c4e:	2900      	cmp	r1, #0
 8003c50:	f43f aeac 	beq.w	80039ac <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c54:	f103 020c 	add.w	r2, r3, #12
 8003c58:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c5c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c60:	f103 050c 	add.w	r5, r3, #12
 8003c64:	e845 2000 	strex	r0, r2, [r5]
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d1f3      	bne.n	8003c54 <HAL_UART_IRQHandler+0x2e0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	f103 0214 	add.w	r2, r3, #20
 8003c70:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c74:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	f103 0514 	add.w	r5, r3, #20
 8003c7c:	e845 2000 	strex	r0, r2, [r5]
 8003c80:	2800      	cmp	r0, #0
 8003c82:	d1f3      	bne.n	8003c6c <HAL_UART_IRQHandler+0x2f8>
        huart->RxState = HAL_UART_STATE_READY;
 8003c84:	2220      	movs	r2, #32
 8003c86:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c8a:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8c:	f103 020c 	add.w	r2, r3, #12
 8003c90:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c94:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c98:	f103 050c 	add.w	r5, r3, #12
 8003c9c:	e845 2000 	strex	r0, r2, [r5]
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	d1f3      	bne.n	8003c8c <HAL_UART_IRQHandler+0x318>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ca8:	4620      	mov	r0, r4
 8003caa:	f7ff fe01 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
 8003cae:	e67d      	b.n	80039ac <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb0:	6921      	ldr	r1, [r4, #16]
 8003cb2:	2900      	cmp	r1, #0
 8003cb4:	f47f af23 	bne.w	8003afe <HAL_UART_IRQHandler+0x18a>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003cb8:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003cbc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003cc0:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003cc2:	6222      	str	r2, [r4, #32]
 8003cc4:	e71f      	b.n	8003b06 <HAL_UART_IRQHandler+0x192>
 8003cc6:	bf00      	nop
 8003cc8:	080038a1 	.word	0x080038a1

08003ccc <arm_copy_f32>:
 8003ccc:	b4f0      	push	{r4, r5, r6, r7}
 8003cce:	0897      	lsrs	r7, r2, #2
 8003cd0:	d01e      	beq.n	8003d10 <arm_copy_f32+0x44>
 8003cd2:	f100 0410 	add.w	r4, r0, #16
 8003cd6:	f101 0310 	add.w	r3, r1, #16
 8003cda:	463d      	mov	r5, r7
 8003cdc:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8003ce0:	f843 6c10 	str.w	r6, [r3, #-16]
 8003ce4:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8003ce8:	f843 6c0c 	str.w	r6, [r3, #-12]
 8003cec:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8003cf0:	f843 6c08 	str.w	r6, [r3, #-8]
 8003cf4:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8003cf8:	f843 6c04 	str.w	r6, [r3, #-4]
 8003cfc:	3d01      	subs	r5, #1
 8003cfe:	f104 0410 	add.w	r4, r4, #16
 8003d02:	f103 0310 	add.w	r3, r3, #16
 8003d06:	d1e9      	bne.n	8003cdc <arm_copy_f32+0x10>
 8003d08:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 8003d0c:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8003d10:	f012 0203 	ands.w	r2, r2, #3
 8003d14:	d009      	beq.n	8003d2a <arm_copy_f32+0x5e>
 8003d16:	6803      	ldr	r3, [r0, #0]
 8003d18:	600b      	str	r3, [r1, #0]
 8003d1a:	3a01      	subs	r2, #1
 8003d1c:	d005      	beq.n	8003d2a <arm_copy_f32+0x5e>
 8003d1e:	6843      	ldr	r3, [r0, #4]
 8003d20:	604b      	str	r3, [r1, #4]
 8003d22:	2a01      	cmp	r2, #1
 8003d24:	bf1c      	itt	ne
 8003d26:	6883      	ldrne	r3, [r0, #8]
 8003d28:	608b      	strne	r3, [r1, #8]
 8003d2a:	bcf0      	pop	{r4, r5, r6, r7}
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop

08003d30 <arm_mat_sub_f32>:
 8003d30:	b4f0      	push	{r4, r5, r6, r7}
 8003d32:	e9d1 4600 	ldrd	r4, r6, [r1]
 8003d36:	6803      	ldr	r3, [r0, #0]
 8003d38:	6847      	ldr	r7, [r0, #4]
 8003d3a:	6855      	ldr	r5, [r2, #4]
 8003d3c:	42a3      	cmp	r3, r4
 8003d3e:	d160      	bne.n	8003e02 <arm_mat_sub_f32+0xd2>
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d15d      	bne.n	8003e02 <arm_mat_sub_f32+0xd2>
 8003d46:	8803      	ldrh	r3, [r0, #0]
 8003d48:	8844      	ldrh	r4, [r0, #2]
 8003d4a:	fb04 f403 	mul.w	r4, r4, r3
 8003d4e:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 8003d52:	d034      	beq.n	8003dbe <arm_mat_sub_f32+0x8e>
 8003d54:	f107 0110 	add.w	r1, r7, #16
 8003d58:	f106 0210 	add.w	r2, r6, #16
 8003d5c:	f105 0310 	add.w	r3, r5, #16
 8003d60:	4660      	mov	r0, ip
 8003d62:	ed12 7a04 	vldr	s14, [r2, #-16]
 8003d66:	ed51 7a04 	vldr	s15, [r1, #-16]
 8003d6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d6e:	3801      	subs	r0, #1
 8003d70:	ed43 7a04 	vstr	s15, [r3, #-16]
 8003d74:	ed12 7a03 	vldr	s14, [r2, #-12]
 8003d78:	ed51 7a03 	vldr	s15, [r1, #-12]
 8003d7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d80:	f101 0110 	add.w	r1, r1, #16
 8003d84:	ed43 7a03 	vstr	s15, [r3, #-12]
 8003d88:	ed12 7a02 	vldr	s14, [r2, #-8]
 8003d8c:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8003d90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003d94:	f102 0210 	add.w	r2, r2, #16
 8003d98:	ed43 7a02 	vstr	s15, [r3, #-8]
 8003d9c:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8003da0:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8003da4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003da8:	f103 0310 	add.w	r3, r3, #16
 8003dac:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8003db0:	d1d7      	bne.n	8003d62 <arm_mat_sub_f32+0x32>
 8003db2:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 8003db6:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8003dba:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8003dbe:	f014 0403 	ands.w	r4, r4, #3
 8003dc2:	d01b      	beq.n	8003dfc <arm_mat_sub_f32+0xcc>
 8003dc4:	edd7 7a00 	vldr	s15, [r7]
 8003dc8:	ed96 7a00 	vldr	s14, [r6]
 8003dcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dd0:	3c01      	subs	r4, #1
 8003dd2:	edc5 7a00 	vstr	s15, [r5]
 8003dd6:	d011      	beq.n	8003dfc <arm_mat_sub_f32+0xcc>
 8003dd8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ddc:	ed96 7a01 	vldr	s14, [r6, #4]
 8003de0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003de4:	2c01      	cmp	r4, #1
 8003de6:	edc5 7a01 	vstr	s15, [r5, #4]
 8003dea:	d007      	beq.n	8003dfc <arm_mat_sub_f32+0xcc>
 8003dec:	edd7 7a02 	vldr	s15, [r7, #8]
 8003df0:	ed96 7a02 	vldr	s14, [r6, #8]
 8003df4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003df8:	edc5 7a02 	vstr	s15, [r5, #8]
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	bcf0      	pop	{r4, r5, r6, r7}
 8003e00:	4770      	bx	lr
 8003e02:	f06f 0002 	mvn.w	r0, #2
 8003e06:	e7fa      	b.n	8003dfe <arm_mat_sub_f32+0xce>

08003e08 <arm_mat_mult_f32>:
 8003e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e0c:	460c      	mov	r4, r1
 8003e0e:	b08b      	sub	sp, #44	@ 0x2c
 8003e10:	8825      	ldrh	r5, [r4, #0]
 8003e12:	9107      	str	r1, [sp, #28]
 8003e14:	8841      	ldrh	r1, [r0, #2]
 8003e16:	8806      	ldrh	r6, [r0, #0]
 8003e18:	6843      	ldr	r3, [r0, #4]
 8003e1a:	6857      	ldr	r7, [r2, #4]
 8003e1c:	6860      	ldr	r0, [r4, #4]
 8003e1e:	9602      	str	r6, [sp, #8]
 8003e20:	428d      	cmp	r5, r1
 8003e22:	8864      	ldrh	r4, [r4, #2]
 8003e24:	f040 80f9 	bne.w	800401a <arm_mat_mult_f32+0x212>
 8003e28:	8811      	ldrh	r1, [r2, #0]
 8003e2a:	42b1      	cmp	r1, r6
 8003e2c:	f040 80f5 	bne.w	800401a <arm_mat_mult_f32+0x212>
 8003e30:	8851      	ldrh	r1, [r2, #2]
 8003e32:	42a1      	cmp	r1, r4
 8003e34:	f040 80f1 	bne.w	800401a <arm_mat_mult_f32+0x212>
 8003e38:	00aa      	lsls	r2, r5, #2
 8003e3a:	2901      	cmp	r1, #1
 8003e3c:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 8003e40:	ea4f 0481 	mov.w	r4, r1, lsl #2
 8003e44:	f005 0e03 	and.w	lr, r5, #3
 8003e48:	9206      	str	r2, [sp, #24]
 8003e4a:	d170      	bne.n	8003f2e <arm_mat_mult_f32+0x126>
 8003e4c:	1d01      	adds	r1, r0, #4
 8003e4e:	9105      	str	r1, [sp, #20]
 8003e50:	ea4f 110c 	mov.w	r1, ip, lsl #4
 8003e54:	4602      	mov	r2, r0
 8003e56:	f107 0904 	add.w	r9, r7, #4
 8003e5a:	9101      	str	r1, [sp, #4]
 8003e5c:	eb03 1b0c 	add.w	fp, r3, ip, lsl #4
 8003e60:	f103 0a10 	add.w	sl, r3, #16
 8003e64:	f1aa 0310 	sub.w	r3, sl, #16
 8003e68:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8003e6c:	9303      	str	r3, [sp, #12]
 8003e6e:	f1a9 0704 	sub.w	r7, r9, #4
 8003e72:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8004024 <arm_mat_mult_f32+0x21c>
 8003e76:	f1bc 0f00 	cmp.w	ip, #0
 8003e7a:	d052      	beq.n	8003f22 <arm_mat_mult_f32+0x11a>
 8003e7c:	f102 0008 	add.w	r0, r2, #8
 8003e80:	4653      	mov	r3, sl
 8003e82:	4665      	mov	r5, ip
 8003e84:	4611      	mov	r1, r2
 8003e86:	ed13 6a04 	vldr	s12, [r3, #-16]
 8003e8a:	ed91 7a00 	vldr	s14, [r1]
 8003e8e:	ed53 4a03 	vldr	s9, [r3, #-12]
 8003e92:	edd0 6a00 	vldr	s13, [r0]
 8003e96:	ed13 5a02 	vldr	s10, [r3, #-8]
 8003e9a:	ed53 5a01 	vldr	s11, [r3, #-4]
 8003e9e:	190e      	adds	r6, r1, r4
 8003ea0:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003ea4:	ed96 6a00 	vldr	s12, [r6]
 8003ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eac:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003eb0:	1906      	adds	r6, r0, r4
 8003eb2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003eb6:	ee26 7a85 	vmul.f32	s14, s13, s10
 8003eba:	edd6 7a00 	vldr	s15, [r6]
 8003ebe:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003ec2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003ec6:	3d01      	subs	r5, #1
 8003ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ecc:	f101 0110 	add.w	r1, r1, #16
 8003ed0:	f100 0010 	add.w	r0, r0, #16
 8003ed4:	f103 0310 	add.w	r3, r3, #16
 8003ed8:	d1d5      	bne.n	8003e86 <arm_mat_mult_f32+0x7e>
 8003eda:	9b01      	ldr	r3, [sp, #4]
 8003edc:	4659      	mov	r1, fp
 8003ede:	441a      	add	r2, r3
 8003ee0:	f1be 0f00 	cmp.w	lr, #0
 8003ee4:	d00b      	beq.n	8003efe <arm_mat_mult_f32+0xf6>
 8003ee6:	4673      	mov	r3, lr
 8003ee8:	ed92 7a00 	vldr	s14, [r2]
 8003eec:	ecf1 6a01 	vldmia	r1!, {s13}
 8003ef0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003efa:	4422      	add	r2, r4
 8003efc:	d1f4      	bne.n	8003ee8 <arm_mat_mult_f32+0xe0>
 8003efe:	ece7 7a01 	vstmia	r7!, {s15}
 8003f02:	454f      	cmp	r7, r9
 8003f04:	4642      	mov	r2, r8
 8003f06:	f108 0804 	add.w	r8, r8, #4
 8003f0a:	d1b2      	bne.n	8003e72 <arm_mat_mult_f32+0x6a>
 8003f0c:	9b06      	ldr	r3, [sp, #24]
 8003f0e:	449b      	add	fp, r3
 8003f10:	449a      	add	sl, r3
 8003f12:	9b02      	ldr	r3, [sp, #8]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	44a1      	add	r9, r4
 8003f18:	9302      	str	r3, [sp, #8]
 8003f1a:	d004      	beq.n	8003f26 <arm_mat_mult_f32+0x11e>
 8003f1c:	9b07      	ldr	r3, [sp, #28]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	e7a0      	b.n	8003e64 <arm_mat_mult_f32+0x5c>
 8003f22:	9903      	ldr	r1, [sp, #12]
 8003f24:	e7dc      	b.n	8003ee0 <arm_mat_mult_f32+0xd8>
 8003f26:	4618      	mov	r0, r3
 8003f28:	b00b      	add	sp, #44	@ 0x2c
 8003f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2e:	ebc1 7281 	rsb	r2, r1, r1, lsl #30
 8003f32:	0092      	lsls	r2, r2, #2
 8003f34:	010e      	lsls	r6, r1, #4
 8003f36:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f38:	00ca      	lsls	r2, r1, #3
 8003f3a:	9204      	str	r2, [sp, #16]
 8003f3c:	fb06 f20c 	mul.w	r2, r6, ip
 8003f40:	1d05      	adds	r5, r0, #4
 8003f42:	9203      	str	r2, [sp, #12]
 8003f44:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 8003f48:	eb07 0b04 	add.w	fp, r7, r4
 8003f4c:	9505      	str	r5, [sp, #20]
 8003f4e:	9201      	str	r2, [sp, #4]
 8003f50:	f103 0a10 	add.w	sl, r3, #16
 8003f54:	f1aa 0310 	sub.w	r3, sl, #16
 8003f58:	9308      	str	r3, [sp, #32]
 8003f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f5c:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003f60:	eb0b 0803 	add.w	r8, fp, r3
 8003f64:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8004024 <arm_mat_mult_f32+0x21c>
 8003f68:	f1bc 0f00 	cmp.w	ip, #0
 8003f6c:	d053      	beq.n	8004016 <arm_mat_mult_f32+0x20e>
 8003f6e:	9b04      	ldr	r3, [sp, #16]
 8003f70:	4665      	mov	r5, ip
 8003f72:	18c1      	adds	r1, r0, r3
 8003f74:	4602      	mov	r2, r0
 8003f76:	4653      	mov	r3, sl
 8003f78:	ed92 6a00 	vldr	s12, [r2]
 8003f7c:	ed13 7a04 	vldr	s14, [r3, #-16]
 8003f80:	ed53 4a03 	vldr	s9, [r3, #-12]
 8003f84:	ed53 6a02 	vldr	s13, [r3, #-8]
 8003f88:	ed91 5a00 	vldr	s10, [r1]
 8003f8c:	ed53 5a01 	vldr	s11, [r3, #-4]
 8003f90:	1917      	adds	r7, r2, r4
 8003f92:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003f96:	ed97 6a00 	vldr	s12, [r7]
 8003f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f9e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003fa2:	190f      	adds	r7, r1, r4
 8003fa4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003fa8:	ee26 7a85 	vmul.f32	s14, s13, s10
 8003fac:	edd7 7a00 	vldr	s15, [r7]
 8003fb0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003fb4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003fb8:	3d01      	subs	r5, #1
 8003fba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003fbe:	4432      	add	r2, r6
 8003fc0:	4431      	add	r1, r6
 8003fc2:	f103 0310 	add.w	r3, r3, #16
 8003fc6:	d1d7      	bne.n	8003f78 <arm_mat_mult_f32+0x170>
 8003fc8:	9b03      	ldr	r3, [sp, #12]
 8003fca:	9a01      	ldr	r2, [sp, #4]
 8003fcc:	4418      	add	r0, r3
 8003fce:	f1be 0f00 	cmp.w	lr, #0
 8003fd2:	d00b      	beq.n	8003fec <arm_mat_mult_f32+0x1e4>
 8003fd4:	4673      	mov	r3, lr
 8003fd6:	edd0 6a00 	vldr	s13, [r0]
 8003fda:	ecb2 7a01 	vldmia	r2!, {s14}
 8003fde:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003fe8:	4420      	add	r0, r4
 8003fea:	d1f4      	bne.n	8003fd6 <arm_mat_mult_f32+0x1ce>
 8003fec:	ece8 7a01 	vstmia	r8!, {s15}
 8003ff0:	45d8      	cmp	r8, fp
 8003ff2:	4648      	mov	r0, r9
 8003ff4:	f109 0904 	add.w	r9, r9, #4
 8003ff8:	d1b4      	bne.n	8003f64 <arm_mat_mult_f32+0x15c>
 8003ffa:	9a01      	ldr	r2, [sp, #4]
 8003ffc:	9b06      	ldr	r3, [sp, #24]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4419      	add	r1, r3
 8004002:	449a      	add	sl, r3
 8004004:	9b02      	ldr	r3, [sp, #8]
 8004006:	9101      	str	r1, [sp, #4]
 8004008:	3b01      	subs	r3, #1
 800400a:	44a3      	add	fp, r4
 800400c:	9302      	str	r3, [sp, #8]
 800400e:	d08a      	beq.n	8003f26 <arm_mat_mult_f32+0x11e>
 8004010:	9b07      	ldr	r3, [sp, #28]
 8004012:	6858      	ldr	r0, [r3, #4]
 8004014:	e79e      	b.n	8003f54 <arm_mat_mult_f32+0x14c>
 8004016:	9a08      	ldr	r2, [sp, #32]
 8004018:	e7d9      	b.n	8003fce <arm_mat_mult_f32+0x1c6>
 800401a:	f06f 0002 	mvn.w	r0, #2
 800401e:	b00b      	add	sp, #44	@ 0x2c
 8004020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004024:	00000000 	.word	0x00000000

08004028 <arm_mat_init_f32>:
 8004028:	8001      	strh	r1, [r0, #0]
 800402a:	8042      	strh	r2, [r0, #2]
 800402c:	6043      	str	r3, [r0, #4]
 800402e:	4770      	bx	lr

08004030 <arm_mat_add_f32>:
 8004030:	b4f0      	push	{r4, r5, r6, r7}
 8004032:	e9d1 4600 	ldrd	r4, r6, [r1]
 8004036:	6803      	ldr	r3, [r0, #0]
 8004038:	6847      	ldr	r7, [r0, #4]
 800403a:	6855      	ldr	r5, [r2, #4]
 800403c:	42a3      	cmp	r3, r4
 800403e:	d160      	bne.n	8004102 <arm_mat_add_f32+0xd2>
 8004040:	6812      	ldr	r2, [r2, #0]
 8004042:	4293      	cmp	r3, r2
 8004044:	d15d      	bne.n	8004102 <arm_mat_add_f32+0xd2>
 8004046:	8803      	ldrh	r3, [r0, #0]
 8004048:	8844      	ldrh	r4, [r0, #2]
 800404a:	fb04 f403 	mul.w	r4, r4, r3
 800404e:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 8004052:	d034      	beq.n	80040be <arm_mat_add_f32+0x8e>
 8004054:	f107 0110 	add.w	r1, r7, #16
 8004058:	f106 0210 	add.w	r2, r6, #16
 800405c:	f105 0310 	add.w	r3, r5, #16
 8004060:	4660      	mov	r0, ip
 8004062:	ed12 7a04 	vldr	s14, [r2, #-16]
 8004066:	ed51 7a04 	vldr	s15, [r1, #-16]
 800406a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800406e:	3801      	subs	r0, #1
 8004070:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004074:	ed12 7a03 	vldr	s14, [r2, #-12]
 8004078:	ed51 7a03 	vldr	s15, [r1, #-12]
 800407c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004080:	f101 0110 	add.w	r1, r1, #16
 8004084:	ed43 7a03 	vstr	s15, [r3, #-12]
 8004088:	ed12 7a02 	vldr	s14, [r2, #-8]
 800408c:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8004090:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004094:	f102 0210 	add.w	r2, r2, #16
 8004098:	ed43 7a02 	vstr	s15, [r3, #-8]
 800409c:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 80040a0:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 80040a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040a8:	f103 0310 	add.w	r3, r3, #16
 80040ac:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 80040b0:	d1d7      	bne.n	8004062 <arm_mat_add_f32+0x32>
 80040b2:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 80040b6:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 80040ba:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 80040be:	f014 0403 	ands.w	r4, r4, #3
 80040c2:	d01b      	beq.n	80040fc <arm_mat_add_f32+0xcc>
 80040c4:	edd6 7a00 	vldr	s15, [r6]
 80040c8:	ed97 7a00 	vldr	s14, [r7]
 80040cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040d0:	3c01      	subs	r4, #1
 80040d2:	edc5 7a00 	vstr	s15, [r5]
 80040d6:	d011      	beq.n	80040fc <arm_mat_add_f32+0xcc>
 80040d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80040dc:	ed96 7a01 	vldr	s14, [r6, #4]
 80040e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040e4:	2c01      	cmp	r4, #1
 80040e6:	edc5 7a01 	vstr	s15, [r5, #4]
 80040ea:	d007      	beq.n	80040fc <arm_mat_add_f32+0xcc>
 80040ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80040f0:	ed96 7a02 	vldr	s14, [r6, #8]
 80040f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80040f8:	edc5 7a02 	vstr	s15, [r5, #8]
 80040fc:	2000      	movs	r0, #0
 80040fe:	bcf0      	pop	{r4, r5, r6, r7}
 8004100:	4770      	bx	lr
 8004102:	f06f 0002 	mvn.w	r0, #2
 8004106:	e7fa      	b.n	80040fe <arm_mat_add_f32+0xce>

08004108 <arm_scale_f32>:
 8004108:	b470      	push	{r4, r5, r6}
 800410a:	0896      	lsrs	r6, r2, #2
 800410c:	d026      	beq.n	800415c <arm_scale_f32+0x54>
 800410e:	f100 0410 	add.w	r4, r0, #16
 8004112:	f101 0310 	add.w	r3, r1, #16
 8004116:	4635      	mov	r5, r6
 8004118:	ed14 6a03 	vldr	s12, [r4, #-12]
 800411c:	ed54 6a02 	vldr	s13, [r4, #-8]
 8004120:	ed14 7a01 	vldr	s14, [r4, #-4]
 8004124:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004128:	ee20 6a06 	vmul.f32	s12, s0, s12
 800412c:	ee60 6a26 	vmul.f32	s13, s0, s13
 8004130:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004134:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004138:	3d01      	subs	r5, #1
 800413a:	ed03 6a03 	vstr	s12, [r3, #-12]
 800413e:	ed43 6a02 	vstr	s13, [r3, #-8]
 8004142:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004146:	ed43 7a04 	vstr	s15, [r3, #-16]
 800414a:	f104 0410 	add.w	r4, r4, #16
 800414e:	f103 0310 	add.w	r3, r3, #16
 8004152:	d1e1      	bne.n	8004118 <arm_scale_f32+0x10>
 8004154:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8004158:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800415c:	f012 0203 	ands.w	r2, r2, #3
 8004160:	d015      	beq.n	800418e <arm_scale_f32+0x86>
 8004162:	edd0 7a00 	vldr	s15, [r0]
 8004166:	ee67 7a80 	vmul.f32	s15, s15, s0
 800416a:	3a01      	subs	r2, #1
 800416c:	edc1 7a00 	vstr	s15, [r1]
 8004170:	d00d      	beq.n	800418e <arm_scale_f32+0x86>
 8004172:	edd0 7a01 	vldr	s15, [r0, #4]
 8004176:	ee67 7a80 	vmul.f32	s15, s15, s0
 800417a:	2a01      	cmp	r2, #1
 800417c:	edc1 7a01 	vstr	s15, [r1, #4]
 8004180:	d005      	beq.n	800418e <arm_scale_f32+0x86>
 8004182:	edd0 7a02 	vldr	s15, [r0, #8]
 8004186:	ee27 0a80 	vmul.f32	s0, s15, s0
 800418a:	ed81 0a02 	vstr	s0, [r1, #8]
 800418e:	bc70      	pop	{r4, r5, r6}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop

08004194 <atoi>:
 8004194:	220a      	movs	r2, #10
 8004196:	2100      	movs	r1, #0
 8004198:	f000 b87c 	b.w	8004294 <strtol>

0800419c <_strtol_l.constprop.0>:
 800419c:	2b24      	cmp	r3, #36	@ 0x24
 800419e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041a2:	4686      	mov	lr, r0
 80041a4:	4690      	mov	r8, r2
 80041a6:	d801      	bhi.n	80041ac <_strtol_l.constprop.0+0x10>
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d106      	bne.n	80041ba <_strtol_l.constprop.0+0x1e>
 80041ac:	f001 f860 	bl	8005270 <__errno>
 80041b0:	2316      	movs	r3, #22
 80041b2:	6003      	str	r3, [r0, #0]
 80041b4:	2000      	movs	r0, #0
 80041b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ba:	4834      	ldr	r0, [pc, #208]	@ (800428c <_strtol_l.constprop.0+0xf0>)
 80041bc:	460d      	mov	r5, r1
 80041be:	462a      	mov	r2, r5
 80041c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041c4:	5d06      	ldrb	r6, [r0, r4]
 80041c6:	f016 0608 	ands.w	r6, r6, #8
 80041ca:	d1f8      	bne.n	80041be <_strtol_l.constprop.0+0x22>
 80041cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80041ce:	d12d      	bne.n	800422c <_strtol_l.constprop.0+0x90>
 80041d0:	782c      	ldrb	r4, [r5, #0]
 80041d2:	2601      	movs	r6, #1
 80041d4:	1c95      	adds	r5, r2, #2
 80041d6:	f033 0210 	bics.w	r2, r3, #16
 80041da:	d109      	bne.n	80041f0 <_strtol_l.constprop.0+0x54>
 80041dc:	2c30      	cmp	r4, #48	@ 0x30
 80041de:	d12a      	bne.n	8004236 <_strtol_l.constprop.0+0x9a>
 80041e0:	782a      	ldrb	r2, [r5, #0]
 80041e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80041e6:	2a58      	cmp	r2, #88	@ 0x58
 80041e8:	d125      	bne.n	8004236 <_strtol_l.constprop.0+0x9a>
 80041ea:	786c      	ldrb	r4, [r5, #1]
 80041ec:	2310      	movs	r3, #16
 80041ee:	3502      	adds	r5, #2
 80041f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80041f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80041f8:	2200      	movs	r2, #0
 80041fa:	fbbc f9f3 	udiv	r9, ip, r3
 80041fe:	4610      	mov	r0, r2
 8004200:	fb03 ca19 	mls	sl, r3, r9, ip
 8004204:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004208:	2f09      	cmp	r7, #9
 800420a:	d81b      	bhi.n	8004244 <_strtol_l.constprop.0+0xa8>
 800420c:	463c      	mov	r4, r7
 800420e:	42a3      	cmp	r3, r4
 8004210:	dd27      	ble.n	8004262 <_strtol_l.constprop.0+0xc6>
 8004212:	1c57      	adds	r7, r2, #1
 8004214:	d007      	beq.n	8004226 <_strtol_l.constprop.0+0x8a>
 8004216:	4581      	cmp	r9, r0
 8004218:	d320      	bcc.n	800425c <_strtol_l.constprop.0+0xc0>
 800421a:	d101      	bne.n	8004220 <_strtol_l.constprop.0+0x84>
 800421c:	45a2      	cmp	sl, r4
 800421e:	db1d      	blt.n	800425c <_strtol_l.constprop.0+0xc0>
 8004220:	fb00 4003 	mla	r0, r0, r3, r4
 8004224:	2201      	movs	r2, #1
 8004226:	f815 4b01 	ldrb.w	r4, [r5], #1
 800422a:	e7eb      	b.n	8004204 <_strtol_l.constprop.0+0x68>
 800422c:	2c2b      	cmp	r4, #43	@ 0x2b
 800422e:	bf04      	itt	eq
 8004230:	782c      	ldrbeq	r4, [r5, #0]
 8004232:	1c95      	addeq	r5, r2, #2
 8004234:	e7cf      	b.n	80041d6 <_strtol_l.constprop.0+0x3a>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1da      	bne.n	80041f0 <_strtol_l.constprop.0+0x54>
 800423a:	2c30      	cmp	r4, #48	@ 0x30
 800423c:	bf0c      	ite	eq
 800423e:	2308      	moveq	r3, #8
 8004240:	230a      	movne	r3, #10
 8004242:	e7d5      	b.n	80041f0 <_strtol_l.constprop.0+0x54>
 8004244:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004248:	2f19      	cmp	r7, #25
 800424a:	d801      	bhi.n	8004250 <_strtol_l.constprop.0+0xb4>
 800424c:	3c37      	subs	r4, #55	@ 0x37
 800424e:	e7de      	b.n	800420e <_strtol_l.constprop.0+0x72>
 8004250:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004254:	2f19      	cmp	r7, #25
 8004256:	d804      	bhi.n	8004262 <_strtol_l.constprop.0+0xc6>
 8004258:	3c57      	subs	r4, #87	@ 0x57
 800425a:	e7d8      	b.n	800420e <_strtol_l.constprop.0+0x72>
 800425c:	f04f 32ff 	mov.w	r2, #4294967295
 8004260:	e7e1      	b.n	8004226 <_strtol_l.constprop.0+0x8a>
 8004262:	1c53      	adds	r3, r2, #1
 8004264:	d108      	bne.n	8004278 <_strtol_l.constprop.0+0xdc>
 8004266:	2322      	movs	r3, #34	@ 0x22
 8004268:	f8ce 3000 	str.w	r3, [lr]
 800426c:	4660      	mov	r0, ip
 800426e:	f1b8 0f00 	cmp.w	r8, #0
 8004272:	d0a0      	beq.n	80041b6 <_strtol_l.constprop.0+0x1a>
 8004274:	1e69      	subs	r1, r5, #1
 8004276:	e006      	b.n	8004286 <_strtol_l.constprop.0+0xea>
 8004278:	b106      	cbz	r6, 800427c <_strtol_l.constprop.0+0xe0>
 800427a:	4240      	negs	r0, r0
 800427c:	f1b8 0f00 	cmp.w	r8, #0
 8004280:	d099      	beq.n	80041b6 <_strtol_l.constprop.0+0x1a>
 8004282:	2a00      	cmp	r2, #0
 8004284:	d1f6      	bne.n	8004274 <_strtol_l.constprop.0+0xd8>
 8004286:	f8c8 1000 	str.w	r1, [r8]
 800428a:	e794      	b.n	80041b6 <_strtol_l.constprop.0+0x1a>
 800428c:	0800d729 	.word	0x0800d729

08004290 <_strtol_r>:
 8004290:	f7ff bf84 	b.w	800419c <_strtol_l.constprop.0>

08004294 <strtol>:
 8004294:	4613      	mov	r3, r2
 8004296:	460a      	mov	r2, r1
 8004298:	4601      	mov	r1, r0
 800429a:	4802      	ldr	r0, [pc, #8]	@ (80042a4 <strtol+0x10>)
 800429c:	6800      	ldr	r0, [r0, #0]
 800429e:	f7ff bf7d 	b.w	800419c <_strtol_l.constprop.0>
 80042a2:	bf00      	nop
 80042a4:	20000054 	.word	0x20000054

080042a8 <__cvt>:
 80042a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042ac:	ec57 6b10 	vmov	r6, r7, d0
 80042b0:	2f00      	cmp	r7, #0
 80042b2:	460c      	mov	r4, r1
 80042b4:	4619      	mov	r1, r3
 80042b6:	463b      	mov	r3, r7
 80042b8:	bfbb      	ittet	lt
 80042ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80042be:	461f      	movlt	r7, r3
 80042c0:	2300      	movge	r3, #0
 80042c2:	232d      	movlt	r3, #45	@ 0x2d
 80042c4:	700b      	strb	r3, [r1, #0]
 80042c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80042c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80042cc:	4691      	mov	r9, r2
 80042ce:	f023 0820 	bic.w	r8, r3, #32
 80042d2:	bfbc      	itt	lt
 80042d4:	4632      	movlt	r2, r6
 80042d6:	4616      	movlt	r6, r2
 80042d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042dc:	d005      	beq.n	80042ea <__cvt+0x42>
 80042de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042e2:	d100      	bne.n	80042e6 <__cvt+0x3e>
 80042e4:	3401      	adds	r4, #1
 80042e6:	2102      	movs	r1, #2
 80042e8:	e000      	b.n	80042ec <__cvt+0x44>
 80042ea:	2103      	movs	r1, #3
 80042ec:	ab03      	add	r3, sp, #12
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	ab02      	add	r3, sp, #8
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	ec47 6b10 	vmov	d0, r6, r7
 80042f8:	4653      	mov	r3, sl
 80042fa:	4622      	mov	r2, r4
 80042fc:	f001 f874 	bl	80053e8 <_dtoa_r>
 8004300:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004304:	4605      	mov	r5, r0
 8004306:	d119      	bne.n	800433c <__cvt+0x94>
 8004308:	f019 0f01 	tst.w	r9, #1
 800430c:	d00e      	beq.n	800432c <__cvt+0x84>
 800430e:	eb00 0904 	add.w	r9, r0, r4
 8004312:	2200      	movs	r2, #0
 8004314:	2300      	movs	r3, #0
 8004316:	4630      	mov	r0, r6
 8004318:	4639      	mov	r1, r7
 800431a:	f7fc fbdd 	bl	8000ad8 <__aeabi_dcmpeq>
 800431e:	b108      	cbz	r0, 8004324 <__cvt+0x7c>
 8004320:	f8cd 900c 	str.w	r9, [sp, #12]
 8004324:	2230      	movs	r2, #48	@ 0x30
 8004326:	9b03      	ldr	r3, [sp, #12]
 8004328:	454b      	cmp	r3, r9
 800432a:	d31e      	bcc.n	800436a <__cvt+0xc2>
 800432c:	9b03      	ldr	r3, [sp, #12]
 800432e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004330:	1b5b      	subs	r3, r3, r5
 8004332:	4628      	mov	r0, r5
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	b004      	add	sp, #16
 8004338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800433c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004340:	eb00 0904 	add.w	r9, r0, r4
 8004344:	d1e5      	bne.n	8004312 <__cvt+0x6a>
 8004346:	7803      	ldrb	r3, [r0, #0]
 8004348:	2b30      	cmp	r3, #48	@ 0x30
 800434a:	d10a      	bne.n	8004362 <__cvt+0xba>
 800434c:	2200      	movs	r2, #0
 800434e:	2300      	movs	r3, #0
 8004350:	4630      	mov	r0, r6
 8004352:	4639      	mov	r1, r7
 8004354:	f7fc fbc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8004358:	b918      	cbnz	r0, 8004362 <__cvt+0xba>
 800435a:	f1c4 0401 	rsb	r4, r4, #1
 800435e:	f8ca 4000 	str.w	r4, [sl]
 8004362:	f8da 3000 	ldr.w	r3, [sl]
 8004366:	4499      	add	r9, r3
 8004368:	e7d3      	b.n	8004312 <__cvt+0x6a>
 800436a:	1c59      	adds	r1, r3, #1
 800436c:	9103      	str	r1, [sp, #12]
 800436e:	701a      	strb	r2, [r3, #0]
 8004370:	e7d9      	b.n	8004326 <__cvt+0x7e>

08004372 <__exponent>:
 8004372:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004374:	2900      	cmp	r1, #0
 8004376:	bfba      	itte	lt
 8004378:	4249      	neglt	r1, r1
 800437a:	232d      	movlt	r3, #45	@ 0x2d
 800437c:	232b      	movge	r3, #43	@ 0x2b
 800437e:	2909      	cmp	r1, #9
 8004380:	7002      	strb	r2, [r0, #0]
 8004382:	7043      	strb	r3, [r0, #1]
 8004384:	dd29      	ble.n	80043da <__exponent+0x68>
 8004386:	f10d 0307 	add.w	r3, sp, #7
 800438a:	461d      	mov	r5, r3
 800438c:	270a      	movs	r7, #10
 800438e:	461a      	mov	r2, r3
 8004390:	fbb1 f6f7 	udiv	r6, r1, r7
 8004394:	fb07 1416 	mls	r4, r7, r6, r1
 8004398:	3430      	adds	r4, #48	@ 0x30
 800439a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800439e:	460c      	mov	r4, r1
 80043a0:	2c63      	cmp	r4, #99	@ 0x63
 80043a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80043a6:	4631      	mov	r1, r6
 80043a8:	dcf1      	bgt.n	800438e <__exponent+0x1c>
 80043aa:	3130      	adds	r1, #48	@ 0x30
 80043ac:	1e94      	subs	r4, r2, #2
 80043ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80043b2:	1c41      	adds	r1, r0, #1
 80043b4:	4623      	mov	r3, r4
 80043b6:	42ab      	cmp	r3, r5
 80043b8:	d30a      	bcc.n	80043d0 <__exponent+0x5e>
 80043ba:	f10d 0309 	add.w	r3, sp, #9
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	42ac      	cmp	r4, r5
 80043c2:	bf88      	it	hi
 80043c4:	2300      	movhi	r3, #0
 80043c6:	3302      	adds	r3, #2
 80043c8:	4403      	add	r3, r0
 80043ca:	1a18      	subs	r0, r3, r0
 80043cc:	b003      	add	sp, #12
 80043ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043d8:	e7ed      	b.n	80043b6 <__exponent+0x44>
 80043da:	2330      	movs	r3, #48	@ 0x30
 80043dc:	3130      	adds	r1, #48	@ 0x30
 80043de:	7083      	strb	r3, [r0, #2]
 80043e0:	70c1      	strb	r1, [r0, #3]
 80043e2:	1d03      	adds	r3, r0, #4
 80043e4:	e7f1      	b.n	80043ca <__exponent+0x58>
	...

080043e8 <_printf_float>:
 80043e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ec:	b08d      	sub	sp, #52	@ 0x34
 80043ee:	460c      	mov	r4, r1
 80043f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043f4:	4616      	mov	r6, r2
 80043f6:	461f      	mov	r7, r3
 80043f8:	4605      	mov	r5, r0
 80043fa:	f000 feef 	bl	80051dc <_localeconv_r>
 80043fe:	6803      	ldr	r3, [r0, #0]
 8004400:	9304      	str	r3, [sp, #16]
 8004402:	4618      	mov	r0, r3
 8004404:	f7fb ff3c 	bl	8000280 <strlen>
 8004408:	2300      	movs	r3, #0
 800440a:	930a      	str	r3, [sp, #40]	@ 0x28
 800440c:	f8d8 3000 	ldr.w	r3, [r8]
 8004410:	9005      	str	r0, [sp, #20]
 8004412:	3307      	adds	r3, #7
 8004414:	f023 0307 	bic.w	r3, r3, #7
 8004418:	f103 0208 	add.w	r2, r3, #8
 800441c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004420:	f8d4 b000 	ldr.w	fp, [r4]
 8004424:	f8c8 2000 	str.w	r2, [r8]
 8004428:	e9d3 8900 	ldrd	r8, r9, [r3]
 800442c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004430:	9307      	str	r3, [sp, #28]
 8004432:	f8cd 8018 	str.w	r8, [sp, #24]
 8004436:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800443a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800443e:	4b9c      	ldr	r3, [pc, #624]	@ (80046b0 <_printf_float+0x2c8>)
 8004440:	f04f 32ff 	mov.w	r2, #4294967295
 8004444:	f7fc fb7a 	bl	8000b3c <__aeabi_dcmpun>
 8004448:	bb70      	cbnz	r0, 80044a8 <_printf_float+0xc0>
 800444a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800444e:	4b98      	ldr	r3, [pc, #608]	@ (80046b0 <_printf_float+0x2c8>)
 8004450:	f04f 32ff 	mov.w	r2, #4294967295
 8004454:	f7fc fb54 	bl	8000b00 <__aeabi_dcmple>
 8004458:	bb30      	cbnz	r0, 80044a8 <_printf_float+0xc0>
 800445a:	2200      	movs	r2, #0
 800445c:	2300      	movs	r3, #0
 800445e:	4640      	mov	r0, r8
 8004460:	4649      	mov	r1, r9
 8004462:	f7fc fb43 	bl	8000aec <__aeabi_dcmplt>
 8004466:	b110      	cbz	r0, 800446e <_printf_float+0x86>
 8004468:	232d      	movs	r3, #45	@ 0x2d
 800446a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800446e:	4a91      	ldr	r2, [pc, #580]	@ (80046b4 <_printf_float+0x2cc>)
 8004470:	4b91      	ldr	r3, [pc, #580]	@ (80046b8 <_printf_float+0x2d0>)
 8004472:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004476:	bf94      	ite	ls
 8004478:	4690      	movls	r8, r2
 800447a:	4698      	movhi	r8, r3
 800447c:	2303      	movs	r3, #3
 800447e:	6123      	str	r3, [r4, #16]
 8004480:	f02b 0304 	bic.w	r3, fp, #4
 8004484:	6023      	str	r3, [r4, #0]
 8004486:	f04f 0900 	mov.w	r9, #0
 800448a:	9700      	str	r7, [sp, #0]
 800448c:	4633      	mov	r3, r6
 800448e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004490:	4621      	mov	r1, r4
 8004492:	4628      	mov	r0, r5
 8004494:	f000 f9d2 	bl	800483c <_printf_common>
 8004498:	3001      	adds	r0, #1
 800449a:	f040 808d 	bne.w	80045b8 <_printf_float+0x1d0>
 800449e:	f04f 30ff 	mov.w	r0, #4294967295
 80044a2:	b00d      	add	sp, #52	@ 0x34
 80044a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a8:	4642      	mov	r2, r8
 80044aa:	464b      	mov	r3, r9
 80044ac:	4640      	mov	r0, r8
 80044ae:	4649      	mov	r1, r9
 80044b0:	f7fc fb44 	bl	8000b3c <__aeabi_dcmpun>
 80044b4:	b140      	cbz	r0, 80044c8 <_printf_float+0xe0>
 80044b6:	464b      	mov	r3, r9
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	bfbc      	itt	lt
 80044bc:	232d      	movlt	r3, #45	@ 0x2d
 80044be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80044c2:	4a7e      	ldr	r2, [pc, #504]	@ (80046bc <_printf_float+0x2d4>)
 80044c4:	4b7e      	ldr	r3, [pc, #504]	@ (80046c0 <_printf_float+0x2d8>)
 80044c6:	e7d4      	b.n	8004472 <_printf_float+0x8a>
 80044c8:	6863      	ldr	r3, [r4, #4]
 80044ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80044ce:	9206      	str	r2, [sp, #24]
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	d13b      	bne.n	800454c <_printf_float+0x164>
 80044d4:	2306      	movs	r3, #6
 80044d6:	6063      	str	r3, [r4, #4]
 80044d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80044dc:	2300      	movs	r3, #0
 80044de:	6022      	str	r2, [r4, #0]
 80044e0:	9303      	str	r3, [sp, #12]
 80044e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80044e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80044e8:	ab09      	add	r3, sp, #36	@ 0x24
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	6861      	ldr	r1, [r4, #4]
 80044ee:	ec49 8b10 	vmov	d0, r8, r9
 80044f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044f6:	4628      	mov	r0, r5
 80044f8:	f7ff fed6 	bl	80042a8 <__cvt>
 80044fc:	9b06      	ldr	r3, [sp, #24]
 80044fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004500:	2b47      	cmp	r3, #71	@ 0x47
 8004502:	4680      	mov	r8, r0
 8004504:	d129      	bne.n	800455a <_printf_float+0x172>
 8004506:	1cc8      	adds	r0, r1, #3
 8004508:	db02      	blt.n	8004510 <_printf_float+0x128>
 800450a:	6863      	ldr	r3, [r4, #4]
 800450c:	4299      	cmp	r1, r3
 800450e:	dd41      	ble.n	8004594 <_printf_float+0x1ac>
 8004510:	f1aa 0a02 	sub.w	sl, sl, #2
 8004514:	fa5f fa8a 	uxtb.w	sl, sl
 8004518:	3901      	subs	r1, #1
 800451a:	4652      	mov	r2, sl
 800451c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004520:	9109      	str	r1, [sp, #36]	@ 0x24
 8004522:	f7ff ff26 	bl	8004372 <__exponent>
 8004526:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004528:	1813      	adds	r3, r2, r0
 800452a:	2a01      	cmp	r2, #1
 800452c:	4681      	mov	r9, r0
 800452e:	6123      	str	r3, [r4, #16]
 8004530:	dc02      	bgt.n	8004538 <_printf_float+0x150>
 8004532:	6822      	ldr	r2, [r4, #0]
 8004534:	07d2      	lsls	r2, r2, #31
 8004536:	d501      	bpl.n	800453c <_printf_float+0x154>
 8004538:	3301      	adds	r3, #1
 800453a:	6123      	str	r3, [r4, #16]
 800453c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004540:	2b00      	cmp	r3, #0
 8004542:	d0a2      	beq.n	800448a <_printf_float+0xa2>
 8004544:	232d      	movs	r3, #45	@ 0x2d
 8004546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800454a:	e79e      	b.n	800448a <_printf_float+0xa2>
 800454c:	9a06      	ldr	r2, [sp, #24]
 800454e:	2a47      	cmp	r2, #71	@ 0x47
 8004550:	d1c2      	bne.n	80044d8 <_printf_float+0xf0>
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1c0      	bne.n	80044d8 <_printf_float+0xf0>
 8004556:	2301      	movs	r3, #1
 8004558:	e7bd      	b.n	80044d6 <_printf_float+0xee>
 800455a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800455e:	d9db      	bls.n	8004518 <_printf_float+0x130>
 8004560:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004564:	d118      	bne.n	8004598 <_printf_float+0x1b0>
 8004566:	2900      	cmp	r1, #0
 8004568:	6863      	ldr	r3, [r4, #4]
 800456a:	dd0b      	ble.n	8004584 <_printf_float+0x19c>
 800456c:	6121      	str	r1, [r4, #16]
 800456e:	b913      	cbnz	r3, 8004576 <_printf_float+0x18e>
 8004570:	6822      	ldr	r2, [r4, #0]
 8004572:	07d0      	lsls	r0, r2, #31
 8004574:	d502      	bpl.n	800457c <_printf_float+0x194>
 8004576:	3301      	adds	r3, #1
 8004578:	440b      	add	r3, r1
 800457a:	6123      	str	r3, [r4, #16]
 800457c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800457e:	f04f 0900 	mov.w	r9, #0
 8004582:	e7db      	b.n	800453c <_printf_float+0x154>
 8004584:	b913      	cbnz	r3, 800458c <_printf_float+0x1a4>
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	07d2      	lsls	r2, r2, #31
 800458a:	d501      	bpl.n	8004590 <_printf_float+0x1a8>
 800458c:	3302      	adds	r3, #2
 800458e:	e7f4      	b.n	800457a <_printf_float+0x192>
 8004590:	2301      	movs	r3, #1
 8004592:	e7f2      	b.n	800457a <_printf_float+0x192>
 8004594:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800459a:	4299      	cmp	r1, r3
 800459c:	db05      	blt.n	80045aa <_printf_float+0x1c2>
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	6121      	str	r1, [r4, #16]
 80045a2:	07d8      	lsls	r0, r3, #31
 80045a4:	d5ea      	bpl.n	800457c <_printf_float+0x194>
 80045a6:	1c4b      	adds	r3, r1, #1
 80045a8:	e7e7      	b.n	800457a <_printf_float+0x192>
 80045aa:	2900      	cmp	r1, #0
 80045ac:	bfd4      	ite	le
 80045ae:	f1c1 0202 	rsble	r2, r1, #2
 80045b2:	2201      	movgt	r2, #1
 80045b4:	4413      	add	r3, r2
 80045b6:	e7e0      	b.n	800457a <_printf_float+0x192>
 80045b8:	6823      	ldr	r3, [r4, #0]
 80045ba:	055a      	lsls	r2, r3, #21
 80045bc:	d407      	bmi.n	80045ce <_printf_float+0x1e6>
 80045be:	6923      	ldr	r3, [r4, #16]
 80045c0:	4642      	mov	r2, r8
 80045c2:	4631      	mov	r1, r6
 80045c4:	4628      	mov	r0, r5
 80045c6:	47b8      	blx	r7
 80045c8:	3001      	adds	r0, #1
 80045ca:	d12b      	bne.n	8004624 <_printf_float+0x23c>
 80045cc:	e767      	b.n	800449e <_printf_float+0xb6>
 80045ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045d2:	f240 80dd 	bls.w	8004790 <_printf_float+0x3a8>
 80045d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045da:	2200      	movs	r2, #0
 80045dc:	2300      	movs	r3, #0
 80045de:	f7fc fa7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80045e2:	2800      	cmp	r0, #0
 80045e4:	d033      	beq.n	800464e <_printf_float+0x266>
 80045e6:	4a37      	ldr	r2, [pc, #220]	@ (80046c4 <_printf_float+0x2dc>)
 80045e8:	2301      	movs	r3, #1
 80045ea:	4631      	mov	r1, r6
 80045ec:	4628      	mov	r0, r5
 80045ee:	47b8      	blx	r7
 80045f0:	3001      	adds	r0, #1
 80045f2:	f43f af54 	beq.w	800449e <_printf_float+0xb6>
 80045f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045fa:	4543      	cmp	r3, r8
 80045fc:	db02      	blt.n	8004604 <_printf_float+0x21c>
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	07d8      	lsls	r0, r3, #31
 8004602:	d50f      	bpl.n	8004624 <_printf_float+0x23c>
 8004604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004608:	4631      	mov	r1, r6
 800460a:	4628      	mov	r0, r5
 800460c:	47b8      	blx	r7
 800460e:	3001      	adds	r0, #1
 8004610:	f43f af45 	beq.w	800449e <_printf_float+0xb6>
 8004614:	f04f 0900 	mov.w	r9, #0
 8004618:	f108 38ff 	add.w	r8, r8, #4294967295
 800461c:	f104 0a1a 	add.w	sl, r4, #26
 8004620:	45c8      	cmp	r8, r9
 8004622:	dc09      	bgt.n	8004638 <_printf_float+0x250>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	079b      	lsls	r3, r3, #30
 8004628:	f100 8103 	bmi.w	8004832 <_printf_float+0x44a>
 800462c:	68e0      	ldr	r0, [r4, #12]
 800462e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004630:	4298      	cmp	r0, r3
 8004632:	bfb8      	it	lt
 8004634:	4618      	movlt	r0, r3
 8004636:	e734      	b.n	80044a2 <_printf_float+0xba>
 8004638:	2301      	movs	r3, #1
 800463a:	4652      	mov	r2, sl
 800463c:	4631      	mov	r1, r6
 800463e:	4628      	mov	r0, r5
 8004640:	47b8      	blx	r7
 8004642:	3001      	adds	r0, #1
 8004644:	f43f af2b 	beq.w	800449e <_printf_float+0xb6>
 8004648:	f109 0901 	add.w	r9, r9, #1
 800464c:	e7e8      	b.n	8004620 <_printf_float+0x238>
 800464e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004650:	2b00      	cmp	r3, #0
 8004652:	dc39      	bgt.n	80046c8 <_printf_float+0x2e0>
 8004654:	4a1b      	ldr	r2, [pc, #108]	@ (80046c4 <_printf_float+0x2dc>)
 8004656:	2301      	movs	r3, #1
 8004658:	4631      	mov	r1, r6
 800465a:	4628      	mov	r0, r5
 800465c:	47b8      	blx	r7
 800465e:	3001      	adds	r0, #1
 8004660:	f43f af1d 	beq.w	800449e <_printf_float+0xb6>
 8004664:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004668:	ea59 0303 	orrs.w	r3, r9, r3
 800466c:	d102      	bne.n	8004674 <_printf_float+0x28c>
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	07d9      	lsls	r1, r3, #31
 8004672:	d5d7      	bpl.n	8004624 <_printf_float+0x23c>
 8004674:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004678:	4631      	mov	r1, r6
 800467a:	4628      	mov	r0, r5
 800467c:	47b8      	blx	r7
 800467e:	3001      	adds	r0, #1
 8004680:	f43f af0d 	beq.w	800449e <_printf_float+0xb6>
 8004684:	f04f 0a00 	mov.w	sl, #0
 8004688:	f104 0b1a 	add.w	fp, r4, #26
 800468c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800468e:	425b      	negs	r3, r3
 8004690:	4553      	cmp	r3, sl
 8004692:	dc01      	bgt.n	8004698 <_printf_float+0x2b0>
 8004694:	464b      	mov	r3, r9
 8004696:	e793      	b.n	80045c0 <_printf_float+0x1d8>
 8004698:	2301      	movs	r3, #1
 800469a:	465a      	mov	r2, fp
 800469c:	4631      	mov	r1, r6
 800469e:	4628      	mov	r0, r5
 80046a0:	47b8      	blx	r7
 80046a2:	3001      	adds	r0, #1
 80046a4:	f43f aefb 	beq.w	800449e <_printf_float+0xb6>
 80046a8:	f10a 0a01 	add.w	sl, sl, #1
 80046ac:	e7ee      	b.n	800468c <_printf_float+0x2a4>
 80046ae:	bf00      	nop
 80046b0:	7fefffff 	.word	0x7fefffff
 80046b4:	0800d829 	.word	0x0800d829
 80046b8:	0800d82d 	.word	0x0800d82d
 80046bc:	0800d831 	.word	0x0800d831
 80046c0:	0800d835 	.word	0x0800d835
 80046c4:	0800d839 	.word	0x0800d839
 80046c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80046ce:	4553      	cmp	r3, sl
 80046d0:	bfa8      	it	ge
 80046d2:	4653      	movge	r3, sl
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	4699      	mov	r9, r3
 80046d8:	dc36      	bgt.n	8004748 <_printf_float+0x360>
 80046da:	f04f 0b00 	mov.w	fp, #0
 80046de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046e2:	f104 021a 	add.w	r2, r4, #26
 80046e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046e8:	9306      	str	r3, [sp, #24]
 80046ea:	eba3 0309 	sub.w	r3, r3, r9
 80046ee:	455b      	cmp	r3, fp
 80046f0:	dc31      	bgt.n	8004756 <_printf_float+0x36e>
 80046f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046f4:	459a      	cmp	sl, r3
 80046f6:	dc3a      	bgt.n	800476e <_printf_float+0x386>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	07da      	lsls	r2, r3, #31
 80046fc:	d437      	bmi.n	800476e <_printf_float+0x386>
 80046fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004700:	ebaa 0903 	sub.w	r9, sl, r3
 8004704:	9b06      	ldr	r3, [sp, #24]
 8004706:	ebaa 0303 	sub.w	r3, sl, r3
 800470a:	4599      	cmp	r9, r3
 800470c:	bfa8      	it	ge
 800470e:	4699      	movge	r9, r3
 8004710:	f1b9 0f00 	cmp.w	r9, #0
 8004714:	dc33      	bgt.n	800477e <_printf_float+0x396>
 8004716:	f04f 0800 	mov.w	r8, #0
 800471a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800471e:	f104 0b1a 	add.w	fp, r4, #26
 8004722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004724:	ebaa 0303 	sub.w	r3, sl, r3
 8004728:	eba3 0309 	sub.w	r3, r3, r9
 800472c:	4543      	cmp	r3, r8
 800472e:	f77f af79 	ble.w	8004624 <_printf_float+0x23c>
 8004732:	2301      	movs	r3, #1
 8004734:	465a      	mov	r2, fp
 8004736:	4631      	mov	r1, r6
 8004738:	4628      	mov	r0, r5
 800473a:	47b8      	blx	r7
 800473c:	3001      	adds	r0, #1
 800473e:	f43f aeae 	beq.w	800449e <_printf_float+0xb6>
 8004742:	f108 0801 	add.w	r8, r8, #1
 8004746:	e7ec      	b.n	8004722 <_printf_float+0x33a>
 8004748:	4642      	mov	r2, r8
 800474a:	4631      	mov	r1, r6
 800474c:	4628      	mov	r0, r5
 800474e:	47b8      	blx	r7
 8004750:	3001      	adds	r0, #1
 8004752:	d1c2      	bne.n	80046da <_printf_float+0x2f2>
 8004754:	e6a3      	b.n	800449e <_printf_float+0xb6>
 8004756:	2301      	movs	r3, #1
 8004758:	4631      	mov	r1, r6
 800475a:	4628      	mov	r0, r5
 800475c:	9206      	str	r2, [sp, #24]
 800475e:	47b8      	blx	r7
 8004760:	3001      	adds	r0, #1
 8004762:	f43f ae9c 	beq.w	800449e <_printf_float+0xb6>
 8004766:	9a06      	ldr	r2, [sp, #24]
 8004768:	f10b 0b01 	add.w	fp, fp, #1
 800476c:	e7bb      	b.n	80046e6 <_printf_float+0x2fe>
 800476e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	d1c0      	bne.n	80046fe <_printf_float+0x316>
 800477c:	e68f      	b.n	800449e <_printf_float+0xb6>
 800477e:	9a06      	ldr	r2, [sp, #24]
 8004780:	464b      	mov	r3, r9
 8004782:	4442      	add	r2, r8
 8004784:	4631      	mov	r1, r6
 8004786:	4628      	mov	r0, r5
 8004788:	47b8      	blx	r7
 800478a:	3001      	adds	r0, #1
 800478c:	d1c3      	bne.n	8004716 <_printf_float+0x32e>
 800478e:	e686      	b.n	800449e <_printf_float+0xb6>
 8004790:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004794:	f1ba 0f01 	cmp.w	sl, #1
 8004798:	dc01      	bgt.n	800479e <_printf_float+0x3b6>
 800479a:	07db      	lsls	r3, r3, #31
 800479c:	d536      	bpl.n	800480c <_printf_float+0x424>
 800479e:	2301      	movs	r3, #1
 80047a0:	4642      	mov	r2, r8
 80047a2:	4631      	mov	r1, r6
 80047a4:	4628      	mov	r0, r5
 80047a6:	47b8      	blx	r7
 80047a8:	3001      	adds	r0, #1
 80047aa:	f43f ae78 	beq.w	800449e <_printf_float+0xb6>
 80047ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047b2:	4631      	mov	r1, r6
 80047b4:	4628      	mov	r0, r5
 80047b6:	47b8      	blx	r7
 80047b8:	3001      	adds	r0, #1
 80047ba:	f43f ae70 	beq.w	800449e <_printf_float+0xb6>
 80047be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80047c2:	2200      	movs	r2, #0
 80047c4:	2300      	movs	r3, #0
 80047c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047ca:	f7fc f985 	bl	8000ad8 <__aeabi_dcmpeq>
 80047ce:	b9c0      	cbnz	r0, 8004802 <_printf_float+0x41a>
 80047d0:	4653      	mov	r3, sl
 80047d2:	f108 0201 	add.w	r2, r8, #1
 80047d6:	4631      	mov	r1, r6
 80047d8:	4628      	mov	r0, r5
 80047da:	47b8      	blx	r7
 80047dc:	3001      	adds	r0, #1
 80047de:	d10c      	bne.n	80047fa <_printf_float+0x412>
 80047e0:	e65d      	b.n	800449e <_printf_float+0xb6>
 80047e2:	2301      	movs	r3, #1
 80047e4:	465a      	mov	r2, fp
 80047e6:	4631      	mov	r1, r6
 80047e8:	4628      	mov	r0, r5
 80047ea:	47b8      	blx	r7
 80047ec:	3001      	adds	r0, #1
 80047ee:	f43f ae56 	beq.w	800449e <_printf_float+0xb6>
 80047f2:	f108 0801 	add.w	r8, r8, #1
 80047f6:	45d0      	cmp	r8, sl
 80047f8:	dbf3      	blt.n	80047e2 <_printf_float+0x3fa>
 80047fa:	464b      	mov	r3, r9
 80047fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004800:	e6df      	b.n	80045c2 <_printf_float+0x1da>
 8004802:	f04f 0800 	mov.w	r8, #0
 8004806:	f104 0b1a 	add.w	fp, r4, #26
 800480a:	e7f4      	b.n	80047f6 <_printf_float+0x40e>
 800480c:	2301      	movs	r3, #1
 800480e:	4642      	mov	r2, r8
 8004810:	e7e1      	b.n	80047d6 <_printf_float+0x3ee>
 8004812:	2301      	movs	r3, #1
 8004814:	464a      	mov	r2, r9
 8004816:	4631      	mov	r1, r6
 8004818:	4628      	mov	r0, r5
 800481a:	47b8      	blx	r7
 800481c:	3001      	adds	r0, #1
 800481e:	f43f ae3e 	beq.w	800449e <_printf_float+0xb6>
 8004822:	f108 0801 	add.w	r8, r8, #1
 8004826:	68e3      	ldr	r3, [r4, #12]
 8004828:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800482a:	1a5b      	subs	r3, r3, r1
 800482c:	4543      	cmp	r3, r8
 800482e:	dcf0      	bgt.n	8004812 <_printf_float+0x42a>
 8004830:	e6fc      	b.n	800462c <_printf_float+0x244>
 8004832:	f04f 0800 	mov.w	r8, #0
 8004836:	f104 0919 	add.w	r9, r4, #25
 800483a:	e7f4      	b.n	8004826 <_printf_float+0x43e>

0800483c <_printf_common>:
 800483c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004840:	4616      	mov	r6, r2
 8004842:	4698      	mov	r8, r3
 8004844:	688a      	ldr	r2, [r1, #8]
 8004846:	690b      	ldr	r3, [r1, #16]
 8004848:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800484c:	4293      	cmp	r3, r2
 800484e:	bfb8      	it	lt
 8004850:	4613      	movlt	r3, r2
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004858:	4607      	mov	r7, r0
 800485a:	460c      	mov	r4, r1
 800485c:	b10a      	cbz	r2, 8004862 <_printf_common+0x26>
 800485e:	3301      	adds	r3, #1
 8004860:	6033      	str	r3, [r6, #0]
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	0699      	lsls	r1, r3, #26
 8004866:	bf42      	ittt	mi
 8004868:	6833      	ldrmi	r3, [r6, #0]
 800486a:	3302      	addmi	r3, #2
 800486c:	6033      	strmi	r3, [r6, #0]
 800486e:	6825      	ldr	r5, [r4, #0]
 8004870:	f015 0506 	ands.w	r5, r5, #6
 8004874:	d106      	bne.n	8004884 <_printf_common+0x48>
 8004876:	f104 0a19 	add.w	sl, r4, #25
 800487a:	68e3      	ldr	r3, [r4, #12]
 800487c:	6832      	ldr	r2, [r6, #0]
 800487e:	1a9b      	subs	r3, r3, r2
 8004880:	42ab      	cmp	r3, r5
 8004882:	dc26      	bgt.n	80048d2 <_printf_common+0x96>
 8004884:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004888:	6822      	ldr	r2, [r4, #0]
 800488a:	3b00      	subs	r3, #0
 800488c:	bf18      	it	ne
 800488e:	2301      	movne	r3, #1
 8004890:	0692      	lsls	r2, r2, #26
 8004892:	d42b      	bmi.n	80048ec <_printf_common+0xb0>
 8004894:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004898:	4641      	mov	r1, r8
 800489a:	4638      	mov	r0, r7
 800489c:	47c8      	blx	r9
 800489e:	3001      	adds	r0, #1
 80048a0:	d01e      	beq.n	80048e0 <_printf_common+0xa4>
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	6922      	ldr	r2, [r4, #16]
 80048a6:	f003 0306 	and.w	r3, r3, #6
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	bf02      	ittt	eq
 80048ae:	68e5      	ldreq	r5, [r4, #12]
 80048b0:	6833      	ldreq	r3, [r6, #0]
 80048b2:	1aed      	subeq	r5, r5, r3
 80048b4:	68a3      	ldr	r3, [r4, #8]
 80048b6:	bf0c      	ite	eq
 80048b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048bc:	2500      	movne	r5, #0
 80048be:	4293      	cmp	r3, r2
 80048c0:	bfc4      	itt	gt
 80048c2:	1a9b      	subgt	r3, r3, r2
 80048c4:	18ed      	addgt	r5, r5, r3
 80048c6:	2600      	movs	r6, #0
 80048c8:	341a      	adds	r4, #26
 80048ca:	42b5      	cmp	r5, r6
 80048cc:	d11a      	bne.n	8004904 <_printf_common+0xc8>
 80048ce:	2000      	movs	r0, #0
 80048d0:	e008      	b.n	80048e4 <_printf_common+0xa8>
 80048d2:	2301      	movs	r3, #1
 80048d4:	4652      	mov	r2, sl
 80048d6:	4641      	mov	r1, r8
 80048d8:	4638      	mov	r0, r7
 80048da:	47c8      	blx	r9
 80048dc:	3001      	adds	r0, #1
 80048de:	d103      	bne.n	80048e8 <_printf_common+0xac>
 80048e0:	f04f 30ff 	mov.w	r0, #4294967295
 80048e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e8:	3501      	adds	r5, #1
 80048ea:	e7c6      	b.n	800487a <_printf_common+0x3e>
 80048ec:	18e1      	adds	r1, r4, r3
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	2030      	movs	r0, #48	@ 0x30
 80048f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048f6:	4422      	add	r2, r4
 80048f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004900:	3302      	adds	r3, #2
 8004902:	e7c7      	b.n	8004894 <_printf_common+0x58>
 8004904:	2301      	movs	r3, #1
 8004906:	4622      	mov	r2, r4
 8004908:	4641      	mov	r1, r8
 800490a:	4638      	mov	r0, r7
 800490c:	47c8      	blx	r9
 800490e:	3001      	adds	r0, #1
 8004910:	d0e6      	beq.n	80048e0 <_printf_common+0xa4>
 8004912:	3601      	adds	r6, #1
 8004914:	e7d9      	b.n	80048ca <_printf_common+0x8e>
	...

08004918 <_printf_i>:
 8004918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800491c:	7e0f      	ldrb	r7, [r1, #24]
 800491e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004920:	2f78      	cmp	r7, #120	@ 0x78
 8004922:	4691      	mov	r9, r2
 8004924:	4680      	mov	r8, r0
 8004926:	460c      	mov	r4, r1
 8004928:	469a      	mov	sl, r3
 800492a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800492e:	d807      	bhi.n	8004940 <_printf_i+0x28>
 8004930:	2f62      	cmp	r7, #98	@ 0x62
 8004932:	d80a      	bhi.n	800494a <_printf_i+0x32>
 8004934:	2f00      	cmp	r7, #0
 8004936:	f000 80d2 	beq.w	8004ade <_printf_i+0x1c6>
 800493a:	2f58      	cmp	r7, #88	@ 0x58
 800493c:	f000 80b9 	beq.w	8004ab2 <_printf_i+0x19a>
 8004940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004944:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004948:	e03a      	b.n	80049c0 <_printf_i+0xa8>
 800494a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800494e:	2b15      	cmp	r3, #21
 8004950:	d8f6      	bhi.n	8004940 <_printf_i+0x28>
 8004952:	a101      	add	r1, pc, #4	@ (adr r1, 8004958 <_printf_i+0x40>)
 8004954:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004958:	080049b1 	.word	0x080049b1
 800495c:	080049c5 	.word	0x080049c5
 8004960:	08004941 	.word	0x08004941
 8004964:	08004941 	.word	0x08004941
 8004968:	08004941 	.word	0x08004941
 800496c:	08004941 	.word	0x08004941
 8004970:	080049c5 	.word	0x080049c5
 8004974:	08004941 	.word	0x08004941
 8004978:	08004941 	.word	0x08004941
 800497c:	08004941 	.word	0x08004941
 8004980:	08004941 	.word	0x08004941
 8004984:	08004ac5 	.word	0x08004ac5
 8004988:	080049ef 	.word	0x080049ef
 800498c:	08004a7f 	.word	0x08004a7f
 8004990:	08004941 	.word	0x08004941
 8004994:	08004941 	.word	0x08004941
 8004998:	08004ae7 	.word	0x08004ae7
 800499c:	08004941 	.word	0x08004941
 80049a0:	080049ef 	.word	0x080049ef
 80049a4:	08004941 	.word	0x08004941
 80049a8:	08004941 	.word	0x08004941
 80049ac:	08004a87 	.word	0x08004a87
 80049b0:	6833      	ldr	r3, [r6, #0]
 80049b2:	1d1a      	adds	r2, r3, #4
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6032      	str	r2, [r6, #0]
 80049b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049c0:	2301      	movs	r3, #1
 80049c2:	e09d      	b.n	8004b00 <_printf_i+0x1e8>
 80049c4:	6833      	ldr	r3, [r6, #0]
 80049c6:	6820      	ldr	r0, [r4, #0]
 80049c8:	1d19      	adds	r1, r3, #4
 80049ca:	6031      	str	r1, [r6, #0]
 80049cc:	0606      	lsls	r6, r0, #24
 80049ce:	d501      	bpl.n	80049d4 <_printf_i+0xbc>
 80049d0:	681d      	ldr	r5, [r3, #0]
 80049d2:	e003      	b.n	80049dc <_printf_i+0xc4>
 80049d4:	0645      	lsls	r5, r0, #25
 80049d6:	d5fb      	bpl.n	80049d0 <_printf_i+0xb8>
 80049d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049dc:	2d00      	cmp	r5, #0
 80049de:	da03      	bge.n	80049e8 <_printf_i+0xd0>
 80049e0:	232d      	movs	r3, #45	@ 0x2d
 80049e2:	426d      	negs	r5, r5
 80049e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049e8:	4859      	ldr	r0, [pc, #356]	@ (8004b50 <_printf_i+0x238>)
 80049ea:	230a      	movs	r3, #10
 80049ec:	e011      	b.n	8004a12 <_printf_i+0xfa>
 80049ee:	6821      	ldr	r1, [r4, #0]
 80049f0:	6833      	ldr	r3, [r6, #0]
 80049f2:	0608      	lsls	r0, r1, #24
 80049f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049f8:	d402      	bmi.n	8004a00 <_printf_i+0xe8>
 80049fa:	0649      	lsls	r1, r1, #25
 80049fc:	bf48      	it	mi
 80049fe:	b2ad      	uxthmi	r5, r5
 8004a00:	2f6f      	cmp	r7, #111	@ 0x6f
 8004a02:	4853      	ldr	r0, [pc, #332]	@ (8004b50 <_printf_i+0x238>)
 8004a04:	6033      	str	r3, [r6, #0]
 8004a06:	bf14      	ite	ne
 8004a08:	230a      	movne	r3, #10
 8004a0a:	2308      	moveq	r3, #8
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004a12:	6866      	ldr	r6, [r4, #4]
 8004a14:	60a6      	str	r6, [r4, #8]
 8004a16:	2e00      	cmp	r6, #0
 8004a18:	bfa2      	ittt	ge
 8004a1a:	6821      	ldrge	r1, [r4, #0]
 8004a1c:	f021 0104 	bicge.w	r1, r1, #4
 8004a20:	6021      	strge	r1, [r4, #0]
 8004a22:	b90d      	cbnz	r5, 8004a28 <_printf_i+0x110>
 8004a24:	2e00      	cmp	r6, #0
 8004a26:	d04b      	beq.n	8004ac0 <_printf_i+0x1a8>
 8004a28:	4616      	mov	r6, r2
 8004a2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a2e:	fb03 5711 	mls	r7, r3, r1, r5
 8004a32:	5dc7      	ldrb	r7, [r0, r7]
 8004a34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a38:	462f      	mov	r7, r5
 8004a3a:	42bb      	cmp	r3, r7
 8004a3c:	460d      	mov	r5, r1
 8004a3e:	d9f4      	bls.n	8004a2a <_printf_i+0x112>
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	d10b      	bne.n	8004a5c <_printf_i+0x144>
 8004a44:	6823      	ldr	r3, [r4, #0]
 8004a46:	07df      	lsls	r7, r3, #31
 8004a48:	d508      	bpl.n	8004a5c <_printf_i+0x144>
 8004a4a:	6923      	ldr	r3, [r4, #16]
 8004a4c:	6861      	ldr	r1, [r4, #4]
 8004a4e:	4299      	cmp	r1, r3
 8004a50:	bfde      	ittt	le
 8004a52:	2330      	movle	r3, #48	@ 0x30
 8004a54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a5c:	1b92      	subs	r2, r2, r6
 8004a5e:	6122      	str	r2, [r4, #16]
 8004a60:	f8cd a000 	str.w	sl, [sp]
 8004a64:	464b      	mov	r3, r9
 8004a66:	aa03      	add	r2, sp, #12
 8004a68:	4621      	mov	r1, r4
 8004a6a:	4640      	mov	r0, r8
 8004a6c:	f7ff fee6 	bl	800483c <_printf_common>
 8004a70:	3001      	adds	r0, #1
 8004a72:	d14a      	bne.n	8004b0a <_printf_i+0x1f2>
 8004a74:	f04f 30ff 	mov.w	r0, #4294967295
 8004a78:	b004      	add	sp, #16
 8004a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a7e:	6823      	ldr	r3, [r4, #0]
 8004a80:	f043 0320 	orr.w	r3, r3, #32
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	4833      	ldr	r0, [pc, #204]	@ (8004b54 <_printf_i+0x23c>)
 8004a88:	2778      	movs	r7, #120	@ 0x78
 8004a8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	6831      	ldr	r1, [r6, #0]
 8004a92:	061f      	lsls	r7, r3, #24
 8004a94:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a98:	d402      	bmi.n	8004aa0 <_printf_i+0x188>
 8004a9a:	065f      	lsls	r7, r3, #25
 8004a9c:	bf48      	it	mi
 8004a9e:	b2ad      	uxthmi	r5, r5
 8004aa0:	6031      	str	r1, [r6, #0]
 8004aa2:	07d9      	lsls	r1, r3, #31
 8004aa4:	bf44      	itt	mi
 8004aa6:	f043 0320 	orrmi.w	r3, r3, #32
 8004aaa:	6023      	strmi	r3, [r4, #0]
 8004aac:	b11d      	cbz	r5, 8004ab6 <_printf_i+0x19e>
 8004aae:	2310      	movs	r3, #16
 8004ab0:	e7ac      	b.n	8004a0c <_printf_i+0xf4>
 8004ab2:	4827      	ldr	r0, [pc, #156]	@ (8004b50 <_printf_i+0x238>)
 8004ab4:	e7e9      	b.n	8004a8a <_printf_i+0x172>
 8004ab6:	6823      	ldr	r3, [r4, #0]
 8004ab8:	f023 0320 	bic.w	r3, r3, #32
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	e7f6      	b.n	8004aae <_printf_i+0x196>
 8004ac0:	4616      	mov	r6, r2
 8004ac2:	e7bd      	b.n	8004a40 <_printf_i+0x128>
 8004ac4:	6833      	ldr	r3, [r6, #0]
 8004ac6:	6825      	ldr	r5, [r4, #0]
 8004ac8:	6961      	ldr	r1, [r4, #20]
 8004aca:	1d18      	adds	r0, r3, #4
 8004acc:	6030      	str	r0, [r6, #0]
 8004ace:	062e      	lsls	r6, r5, #24
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	d501      	bpl.n	8004ad8 <_printf_i+0x1c0>
 8004ad4:	6019      	str	r1, [r3, #0]
 8004ad6:	e002      	b.n	8004ade <_printf_i+0x1c6>
 8004ad8:	0668      	lsls	r0, r5, #25
 8004ada:	d5fb      	bpl.n	8004ad4 <_printf_i+0x1bc>
 8004adc:	8019      	strh	r1, [r3, #0]
 8004ade:	2300      	movs	r3, #0
 8004ae0:	6123      	str	r3, [r4, #16]
 8004ae2:	4616      	mov	r6, r2
 8004ae4:	e7bc      	b.n	8004a60 <_printf_i+0x148>
 8004ae6:	6833      	ldr	r3, [r6, #0]
 8004ae8:	1d1a      	adds	r2, r3, #4
 8004aea:	6032      	str	r2, [r6, #0]
 8004aec:	681e      	ldr	r6, [r3, #0]
 8004aee:	6862      	ldr	r2, [r4, #4]
 8004af0:	2100      	movs	r1, #0
 8004af2:	4630      	mov	r0, r6
 8004af4:	f7fb fb74 	bl	80001e0 <memchr>
 8004af8:	b108      	cbz	r0, 8004afe <_printf_i+0x1e6>
 8004afa:	1b80      	subs	r0, r0, r6
 8004afc:	6060      	str	r0, [r4, #4]
 8004afe:	6863      	ldr	r3, [r4, #4]
 8004b00:	6123      	str	r3, [r4, #16]
 8004b02:	2300      	movs	r3, #0
 8004b04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b08:	e7aa      	b.n	8004a60 <_printf_i+0x148>
 8004b0a:	6923      	ldr	r3, [r4, #16]
 8004b0c:	4632      	mov	r2, r6
 8004b0e:	4649      	mov	r1, r9
 8004b10:	4640      	mov	r0, r8
 8004b12:	47d0      	blx	sl
 8004b14:	3001      	adds	r0, #1
 8004b16:	d0ad      	beq.n	8004a74 <_printf_i+0x15c>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	079b      	lsls	r3, r3, #30
 8004b1c:	d413      	bmi.n	8004b46 <_printf_i+0x22e>
 8004b1e:	68e0      	ldr	r0, [r4, #12]
 8004b20:	9b03      	ldr	r3, [sp, #12]
 8004b22:	4298      	cmp	r0, r3
 8004b24:	bfb8      	it	lt
 8004b26:	4618      	movlt	r0, r3
 8004b28:	e7a6      	b.n	8004a78 <_printf_i+0x160>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4632      	mov	r2, r6
 8004b2e:	4649      	mov	r1, r9
 8004b30:	4640      	mov	r0, r8
 8004b32:	47d0      	blx	sl
 8004b34:	3001      	adds	r0, #1
 8004b36:	d09d      	beq.n	8004a74 <_printf_i+0x15c>
 8004b38:	3501      	adds	r5, #1
 8004b3a:	68e3      	ldr	r3, [r4, #12]
 8004b3c:	9903      	ldr	r1, [sp, #12]
 8004b3e:	1a5b      	subs	r3, r3, r1
 8004b40:	42ab      	cmp	r3, r5
 8004b42:	dcf2      	bgt.n	8004b2a <_printf_i+0x212>
 8004b44:	e7eb      	b.n	8004b1e <_printf_i+0x206>
 8004b46:	2500      	movs	r5, #0
 8004b48:	f104 0619 	add.w	r6, r4, #25
 8004b4c:	e7f5      	b.n	8004b3a <_printf_i+0x222>
 8004b4e:	bf00      	nop
 8004b50:	0800d83b 	.word	0x0800d83b
 8004b54:	0800d84c 	.word	0x0800d84c

08004b58 <_scanf_float>:
 8004b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b5c:	b087      	sub	sp, #28
 8004b5e:	4617      	mov	r7, r2
 8004b60:	9303      	str	r3, [sp, #12]
 8004b62:	688b      	ldr	r3, [r1, #8]
 8004b64:	1e5a      	subs	r2, r3, #1
 8004b66:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004b6a:	bf81      	itttt	hi
 8004b6c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004b70:	eb03 0b05 	addhi.w	fp, r3, r5
 8004b74:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004b78:	608b      	strhi	r3, [r1, #8]
 8004b7a:	680b      	ldr	r3, [r1, #0]
 8004b7c:	460a      	mov	r2, r1
 8004b7e:	f04f 0500 	mov.w	r5, #0
 8004b82:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004b86:	f842 3b1c 	str.w	r3, [r2], #28
 8004b8a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004b8e:	4680      	mov	r8, r0
 8004b90:	460c      	mov	r4, r1
 8004b92:	bf98      	it	ls
 8004b94:	f04f 0b00 	movls.w	fp, #0
 8004b98:	9201      	str	r2, [sp, #4]
 8004b9a:	4616      	mov	r6, r2
 8004b9c:	46aa      	mov	sl, r5
 8004b9e:	46a9      	mov	r9, r5
 8004ba0:	9502      	str	r5, [sp, #8]
 8004ba2:	68a2      	ldr	r2, [r4, #8]
 8004ba4:	b152      	cbz	r2, 8004bbc <_scanf_float+0x64>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	2b4e      	cmp	r3, #78	@ 0x4e
 8004bac:	d864      	bhi.n	8004c78 <_scanf_float+0x120>
 8004bae:	2b40      	cmp	r3, #64	@ 0x40
 8004bb0:	d83c      	bhi.n	8004c2c <_scanf_float+0xd4>
 8004bb2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004bb6:	b2c8      	uxtb	r0, r1
 8004bb8:	280e      	cmp	r0, #14
 8004bba:	d93a      	bls.n	8004c32 <_scanf_float+0xda>
 8004bbc:	f1b9 0f00 	cmp.w	r9, #0
 8004bc0:	d003      	beq.n	8004bca <_scanf_float+0x72>
 8004bc2:	6823      	ldr	r3, [r4, #0]
 8004bc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bc8:	6023      	str	r3, [r4, #0]
 8004bca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bce:	f1ba 0f01 	cmp.w	sl, #1
 8004bd2:	f200 8117 	bhi.w	8004e04 <_scanf_float+0x2ac>
 8004bd6:	9b01      	ldr	r3, [sp, #4]
 8004bd8:	429e      	cmp	r6, r3
 8004bda:	f200 8108 	bhi.w	8004dee <_scanf_float+0x296>
 8004bde:	2001      	movs	r0, #1
 8004be0:	b007      	add	sp, #28
 8004be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004bea:	2a0d      	cmp	r2, #13
 8004bec:	d8e6      	bhi.n	8004bbc <_scanf_float+0x64>
 8004bee:	a101      	add	r1, pc, #4	@ (adr r1, 8004bf4 <_scanf_float+0x9c>)
 8004bf0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004bf4:	08004d3b 	.word	0x08004d3b
 8004bf8:	08004bbd 	.word	0x08004bbd
 8004bfc:	08004bbd 	.word	0x08004bbd
 8004c00:	08004bbd 	.word	0x08004bbd
 8004c04:	08004d9b 	.word	0x08004d9b
 8004c08:	08004d73 	.word	0x08004d73
 8004c0c:	08004bbd 	.word	0x08004bbd
 8004c10:	08004bbd 	.word	0x08004bbd
 8004c14:	08004d49 	.word	0x08004d49
 8004c18:	08004bbd 	.word	0x08004bbd
 8004c1c:	08004bbd 	.word	0x08004bbd
 8004c20:	08004bbd 	.word	0x08004bbd
 8004c24:	08004bbd 	.word	0x08004bbd
 8004c28:	08004d01 	.word	0x08004d01
 8004c2c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004c30:	e7db      	b.n	8004bea <_scanf_float+0x92>
 8004c32:	290e      	cmp	r1, #14
 8004c34:	d8c2      	bhi.n	8004bbc <_scanf_float+0x64>
 8004c36:	a001      	add	r0, pc, #4	@ (adr r0, 8004c3c <_scanf_float+0xe4>)
 8004c38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004c3c:	08004cf1 	.word	0x08004cf1
 8004c40:	08004bbd 	.word	0x08004bbd
 8004c44:	08004cf1 	.word	0x08004cf1
 8004c48:	08004d87 	.word	0x08004d87
 8004c4c:	08004bbd 	.word	0x08004bbd
 8004c50:	08004c99 	.word	0x08004c99
 8004c54:	08004cd7 	.word	0x08004cd7
 8004c58:	08004cd7 	.word	0x08004cd7
 8004c5c:	08004cd7 	.word	0x08004cd7
 8004c60:	08004cd7 	.word	0x08004cd7
 8004c64:	08004cd7 	.word	0x08004cd7
 8004c68:	08004cd7 	.word	0x08004cd7
 8004c6c:	08004cd7 	.word	0x08004cd7
 8004c70:	08004cd7 	.word	0x08004cd7
 8004c74:	08004cd7 	.word	0x08004cd7
 8004c78:	2b6e      	cmp	r3, #110	@ 0x6e
 8004c7a:	d809      	bhi.n	8004c90 <_scanf_float+0x138>
 8004c7c:	2b60      	cmp	r3, #96	@ 0x60
 8004c7e:	d8b2      	bhi.n	8004be6 <_scanf_float+0x8e>
 8004c80:	2b54      	cmp	r3, #84	@ 0x54
 8004c82:	d07b      	beq.n	8004d7c <_scanf_float+0x224>
 8004c84:	2b59      	cmp	r3, #89	@ 0x59
 8004c86:	d199      	bne.n	8004bbc <_scanf_float+0x64>
 8004c88:	2d07      	cmp	r5, #7
 8004c8a:	d197      	bne.n	8004bbc <_scanf_float+0x64>
 8004c8c:	2508      	movs	r5, #8
 8004c8e:	e02c      	b.n	8004cea <_scanf_float+0x192>
 8004c90:	2b74      	cmp	r3, #116	@ 0x74
 8004c92:	d073      	beq.n	8004d7c <_scanf_float+0x224>
 8004c94:	2b79      	cmp	r3, #121	@ 0x79
 8004c96:	e7f6      	b.n	8004c86 <_scanf_float+0x12e>
 8004c98:	6821      	ldr	r1, [r4, #0]
 8004c9a:	05c8      	lsls	r0, r1, #23
 8004c9c:	d51b      	bpl.n	8004cd6 <_scanf_float+0x17e>
 8004c9e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004ca2:	6021      	str	r1, [r4, #0]
 8004ca4:	f109 0901 	add.w	r9, r9, #1
 8004ca8:	f1bb 0f00 	cmp.w	fp, #0
 8004cac:	d003      	beq.n	8004cb6 <_scanf_float+0x15e>
 8004cae:	3201      	adds	r2, #1
 8004cb0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004cb4:	60a2      	str	r2, [r4, #8]
 8004cb6:	68a3      	ldr	r3, [r4, #8]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	60a3      	str	r3, [r4, #8]
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	6123      	str	r3, [r4, #16]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	607b      	str	r3, [r7, #4]
 8004cca:	f340 8087 	ble.w	8004ddc <_scanf_float+0x284>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	603b      	str	r3, [r7, #0]
 8004cd4:	e765      	b.n	8004ba2 <_scanf_float+0x4a>
 8004cd6:	eb1a 0105 	adds.w	r1, sl, r5
 8004cda:	f47f af6f 	bne.w	8004bbc <_scanf_float+0x64>
 8004cde:	6822      	ldr	r2, [r4, #0]
 8004ce0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004ce4:	6022      	str	r2, [r4, #0]
 8004ce6:	460d      	mov	r5, r1
 8004ce8:	468a      	mov	sl, r1
 8004cea:	f806 3b01 	strb.w	r3, [r6], #1
 8004cee:	e7e2      	b.n	8004cb6 <_scanf_float+0x15e>
 8004cf0:	6822      	ldr	r2, [r4, #0]
 8004cf2:	0610      	lsls	r0, r2, #24
 8004cf4:	f57f af62 	bpl.w	8004bbc <_scanf_float+0x64>
 8004cf8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cfc:	6022      	str	r2, [r4, #0]
 8004cfe:	e7f4      	b.n	8004cea <_scanf_float+0x192>
 8004d00:	f1ba 0f00 	cmp.w	sl, #0
 8004d04:	d10e      	bne.n	8004d24 <_scanf_float+0x1cc>
 8004d06:	f1b9 0f00 	cmp.w	r9, #0
 8004d0a:	d10e      	bne.n	8004d2a <_scanf_float+0x1d2>
 8004d0c:	6822      	ldr	r2, [r4, #0]
 8004d0e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d12:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d16:	d108      	bne.n	8004d2a <_scanf_float+0x1d2>
 8004d18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d1c:	6022      	str	r2, [r4, #0]
 8004d1e:	f04f 0a01 	mov.w	sl, #1
 8004d22:	e7e2      	b.n	8004cea <_scanf_float+0x192>
 8004d24:	f1ba 0f02 	cmp.w	sl, #2
 8004d28:	d055      	beq.n	8004dd6 <_scanf_float+0x27e>
 8004d2a:	2d01      	cmp	r5, #1
 8004d2c:	d002      	beq.n	8004d34 <_scanf_float+0x1dc>
 8004d2e:	2d04      	cmp	r5, #4
 8004d30:	f47f af44 	bne.w	8004bbc <_scanf_float+0x64>
 8004d34:	3501      	adds	r5, #1
 8004d36:	b2ed      	uxtb	r5, r5
 8004d38:	e7d7      	b.n	8004cea <_scanf_float+0x192>
 8004d3a:	f1ba 0f01 	cmp.w	sl, #1
 8004d3e:	f47f af3d 	bne.w	8004bbc <_scanf_float+0x64>
 8004d42:	f04f 0a02 	mov.w	sl, #2
 8004d46:	e7d0      	b.n	8004cea <_scanf_float+0x192>
 8004d48:	b97d      	cbnz	r5, 8004d6a <_scanf_float+0x212>
 8004d4a:	f1b9 0f00 	cmp.w	r9, #0
 8004d4e:	f47f af38 	bne.w	8004bc2 <_scanf_float+0x6a>
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004d58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004d5c:	f040 8108 	bne.w	8004f70 <_scanf_float+0x418>
 8004d60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004d64:	6022      	str	r2, [r4, #0]
 8004d66:	2501      	movs	r5, #1
 8004d68:	e7bf      	b.n	8004cea <_scanf_float+0x192>
 8004d6a:	2d03      	cmp	r5, #3
 8004d6c:	d0e2      	beq.n	8004d34 <_scanf_float+0x1dc>
 8004d6e:	2d05      	cmp	r5, #5
 8004d70:	e7de      	b.n	8004d30 <_scanf_float+0x1d8>
 8004d72:	2d02      	cmp	r5, #2
 8004d74:	f47f af22 	bne.w	8004bbc <_scanf_float+0x64>
 8004d78:	2503      	movs	r5, #3
 8004d7a:	e7b6      	b.n	8004cea <_scanf_float+0x192>
 8004d7c:	2d06      	cmp	r5, #6
 8004d7e:	f47f af1d 	bne.w	8004bbc <_scanf_float+0x64>
 8004d82:	2507      	movs	r5, #7
 8004d84:	e7b1      	b.n	8004cea <_scanf_float+0x192>
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	0591      	lsls	r1, r2, #22
 8004d8a:	f57f af17 	bpl.w	8004bbc <_scanf_float+0x64>
 8004d8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004d92:	6022      	str	r2, [r4, #0]
 8004d94:	f8cd 9008 	str.w	r9, [sp, #8]
 8004d98:	e7a7      	b.n	8004cea <_scanf_float+0x192>
 8004d9a:	6822      	ldr	r2, [r4, #0]
 8004d9c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004da0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004da4:	d006      	beq.n	8004db4 <_scanf_float+0x25c>
 8004da6:	0550      	lsls	r0, r2, #21
 8004da8:	f57f af08 	bpl.w	8004bbc <_scanf_float+0x64>
 8004dac:	f1b9 0f00 	cmp.w	r9, #0
 8004db0:	f000 80de 	beq.w	8004f70 <_scanf_float+0x418>
 8004db4:	0591      	lsls	r1, r2, #22
 8004db6:	bf58      	it	pl
 8004db8:	9902      	ldrpl	r1, [sp, #8]
 8004dba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004dbe:	bf58      	it	pl
 8004dc0:	eba9 0101 	subpl.w	r1, r9, r1
 8004dc4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004dc8:	bf58      	it	pl
 8004dca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004dce:	6022      	str	r2, [r4, #0]
 8004dd0:	f04f 0900 	mov.w	r9, #0
 8004dd4:	e789      	b.n	8004cea <_scanf_float+0x192>
 8004dd6:	f04f 0a03 	mov.w	sl, #3
 8004dda:	e786      	b.n	8004cea <_scanf_float+0x192>
 8004ddc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004de0:	4639      	mov	r1, r7
 8004de2:	4640      	mov	r0, r8
 8004de4:	4798      	blx	r3
 8004de6:	2800      	cmp	r0, #0
 8004de8:	f43f aedb 	beq.w	8004ba2 <_scanf_float+0x4a>
 8004dec:	e6e6      	b.n	8004bbc <_scanf_float+0x64>
 8004dee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004df2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004df6:	463a      	mov	r2, r7
 8004df8:	4640      	mov	r0, r8
 8004dfa:	4798      	blx	r3
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	6123      	str	r3, [r4, #16]
 8004e02:	e6e8      	b.n	8004bd6 <_scanf_float+0x7e>
 8004e04:	1e6b      	subs	r3, r5, #1
 8004e06:	2b06      	cmp	r3, #6
 8004e08:	d824      	bhi.n	8004e54 <_scanf_float+0x2fc>
 8004e0a:	2d02      	cmp	r5, #2
 8004e0c:	d836      	bhi.n	8004e7c <_scanf_float+0x324>
 8004e0e:	9b01      	ldr	r3, [sp, #4]
 8004e10:	429e      	cmp	r6, r3
 8004e12:	f67f aee4 	bls.w	8004bde <_scanf_float+0x86>
 8004e16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e1e:	463a      	mov	r2, r7
 8004e20:	4640      	mov	r0, r8
 8004e22:	4798      	blx	r3
 8004e24:	6923      	ldr	r3, [r4, #16]
 8004e26:	3b01      	subs	r3, #1
 8004e28:	6123      	str	r3, [r4, #16]
 8004e2a:	e7f0      	b.n	8004e0e <_scanf_float+0x2b6>
 8004e2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e30:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004e34:	463a      	mov	r2, r7
 8004e36:	4640      	mov	r0, r8
 8004e38:	4798      	blx	r3
 8004e3a:	6923      	ldr	r3, [r4, #16]
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	6123      	str	r3, [r4, #16]
 8004e40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e44:	fa5f fa8a 	uxtb.w	sl, sl
 8004e48:	f1ba 0f02 	cmp.w	sl, #2
 8004e4c:	d1ee      	bne.n	8004e2c <_scanf_float+0x2d4>
 8004e4e:	3d03      	subs	r5, #3
 8004e50:	b2ed      	uxtb	r5, r5
 8004e52:	1b76      	subs	r6, r6, r5
 8004e54:	6823      	ldr	r3, [r4, #0]
 8004e56:	05da      	lsls	r2, r3, #23
 8004e58:	d530      	bpl.n	8004ebc <_scanf_float+0x364>
 8004e5a:	055b      	lsls	r3, r3, #21
 8004e5c:	d511      	bpl.n	8004e82 <_scanf_float+0x32a>
 8004e5e:	9b01      	ldr	r3, [sp, #4]
 8004e60:	429e      	cmp	r6, r3
 8004e62:	f67f aebc 	bls.w	8004bde <_scanf_float+0x86>
 8004e66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e6e:	463a      	mov	r2, r7
 8004e70:	4640      	mov	r0, r8
 8004e72:	4798      	blx	r3
 8004e74:	6923      	ldr	r3, [r4, #16]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	6123      	str	r3, [r4, #16]
 8004e7a:	e7f0      	b.n	8004e5e <_scanf_float+0x306>
 8004e7c:	46aa      	mov	sl, r5
 8004e7e:	46b3      	mov	fp, r6
 8004e80:	e7de      	b.n	8004e40 <_scanf_float+0x2e8>
 8004e82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004e86:	6923      	ldr	r3, [r4, #16]
 8004e88:	2965      	cmp	r1, #101	@ 0x65
 8004e8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004e92:	6123      	str	r3, [r4, #16]
 8004e94:	d00c      	beq.n	8004eb0 <_scanf_float+0x358>
 8004e96:	2945      	cmp	r1, #69	@ 0x45
 8004e98:	d00a      	beq.n	8004eb0 <_scanf_float+0x358>
 8004e9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004e9e:	463a      	mov	r2, r7
 8004ea0:	4640      	mov	r0, r8
 8004ea2:	4798      	blx	r3
 8004ea4:	6923      	ldr	r3, [r4, #16]
 8004ea6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	1eb5      	subs	r5, r6, #2
 8004eae:	6123      	str	r3, [r4, #16]
 8004eb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004eb4:	463a      	mov	r2, r7
 8004eb6:	4640      	mov	r0, r8
 8004eb8:	4798      	blx	r3
 8004eba:	462e      	mov	r6, r5
 8004ebc:	6822      	ldr	r2, [r4, #0]
 8004ebe:	f012 0210 	ands.w	r2, r2, #16
 8004ec2:	d001      	beq.n	8004ec8 <_scanf_float+0x370>
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	e68b      	b.n	8004be0 <_scanf_float+0x88>
 8004ec8:	7032      	strb	r2, [r6, #0]
 8004eca:	6823      	ldr	r3, [r4, #0]
 8004ecc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed4:	d11c      	bne.n	8004f10 <_scanf_float+0x3b8>
 8004ed6:	9b02      	ldr	r3, [sp, #8]
 8004ed8:	454b      	cmp	r3, r9
 8004eda:	eba3 0209 	sub.w	r2, r3, r9
 8004ede:	d123      	bne.n	8004f28 <_scanf_float+0x3d0>
 8004ee0:	9901      	ldr	r1, [sp, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	4640      	mov	r0, r8
 8004ee6:	f002 fbf7 	bl	80076d8 <_strtod_r>
 8004eea:	9b03      	ldr	r3, [sp, #12]
 8004eec:	6821      	ldr	r1, [r4, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f011 0f02 	tst.w	r1, #2
 8004ef4:	ec57 6b10 	vmov	r6, r7, d0
 8004ef8:	f103 0204 	add.w	r2, r3, #4
 8004efc:	d01f      	beq.n	8004f3e <_scanf_float+0x3e6>
 8004efe:	9903      	ldr	r1, [sp, #12]
 8004f00:	600a      	str	r2, [r1, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	e9c3 6700 	strd	r6, r7, [r3]
 8004f08:	68e3      	ldr	r3, [r4, #12]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	60e3      	str	r3, [r4, #12]
 8004f0e:	e7d9      	b.n	8004ec4 <_scanf_float+0x36c>
 8004f10:	9b04      	ldr	r3, [sp, #16]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0e4      	beq.n	8004ee0 <_scanf_float+0x388>
 8004f16:	9905      	ldr	r1, [sp, #20]
 8004f18:	230a      	movs	r3, #10
 8004f1a:	3101      	adds	r1, #1
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	f7ff f9b7 	bl	8004290 <_strtol_r>
 8004f22:	9b04      	ldr	r3, [sp, #16]
 8004f24:	9e05      	ldr	r6, [sp, #20]
 8004f26:	1ac2      	subs	r2, r0, r3
 8004f28:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004f2c:	429e      	cmp	r6, r3
 8004f2e:	bf28      	it	cs
 8004f30:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004f34:	4910      	ldr	r1, [pc, #64]	@ (8004f78 <_scanf_float+0x420>)
 8004f36:	4630      	mov	r0, r6
 8004f38:	f000 f8e4 	bl	8005104 <siprintf>
 8004f3c:	e7d0      	b.n	8004ee0 <_scanf_float+0x388>
 8004f3e:	f011 0f04 	tst.w	r1, #4
 8004f42:	9903      	ldr	r1, [sp, #12]
 8004f44:	600a      	str	r2, [r1, #0]
 8004f46:	d1dc      	bne.n	8004f02 <_scanf_float+0x3aa>
 8004f48:	681d      	ldr	r5, [r3, #0]
 8004f4a:	4632      	mov	r2, r6
 8004f4c:	463b      	mov	r3, r7
 8004f4e:	4630      	mov	r0, r6
 8004f50:	4639      	mov	r1, r7
 8004f52:	f7fb fdf3 	bl	8000b3c <__aeabi_dcmpun>
 8004f56:	b128      	cbz	r0, 8004f64 <_scanf_float+0x40c>
 8004f58:	4808      	ldr	r0, [pc, #32]	@ (8004f7c <_scanf_float+0x424>)
 8004f5a:	f000 f9b7 	bl	80052cc <nanf>
 8004f5e:	ed85 0a00 	vstr	s0, [r5]
 8004f62:	e7d1      	b.n	8004f08 <_scanf_float+0x3b0>
 8004f64:	4630      	mov	r0, r6
 8004f66:	4639      	mov	r1, r7
 8004f68:	f7fb fe46 	bl	8000bf8 <__aeabi_d2f>
 8004f6c:	6028      	str	r0, [r5, #0]
 8004f6e:	e7cb      	b.n	8004f08 <_scanf_float+0x3b0>
 8004f70:	f04f 0900 	mov.w	r9, #0
 8004f74:	e629      	b.n	8004bca <_scanf_float+0x72>
 8004f76:	bf00      	nop
 8004f78:	0800d85d 	.word	0x0800d85d
 8004f7c:	0800daf4 	.word	0x0800daf4

08004f80 <std>:
 8004f80:	2300      	movs	r3, #0
 8004f82:	b510      	push	{r4, lr}
 8004f84:	4604      	mov	r4, r0
 8004f86:	e9c0 3300 	strd	r3, r3, [r0]
 8004f8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f8e:	6083      	str	r3, [r0, #8]
 8004f90:	8181      	strh	r1, [r0, #12]
 8004f92:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f94:	81c2      	strh	r2, [r0, #14]
 8004f96:	6183      	str	r3, [r0, #24]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	2208      	movs	r2, #8
 8004f9c:	305c      	adds	r0, #92	@ 0x5c
 8004f9e:	f000 f914 	bl	80051ca <memset>
 8004fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd8 <std+0x58>)
 8004fa4:	6263      	str	r3, [r4, #36]	@ 0x24
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <std+0x5c>)
 8004fa8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004faa:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <std+0x60>)
 8004fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004fae:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe4 <std+0x64>)
 8004fb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <std+0x68>)
 8004fb4:	6224      	str	r4, [r4, #32]
 8004fb6:	429c      	cmp	r4, r3
 8004fb8:	d006      	beq.n	8004fc8 <std+0x48>
 8004fba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fbe:	4294      	cmp	r4, r2
 8004fc0:	d002      	beq.n	8004fc8 <std+0x48>
 8004fc2:	33d0      	adds	r3, #208	@ 0xd0
 8004fc4:	429c      	cmp	r4, r3
 8004fc6:	d105      	bne.n	8004fd4 <std+0x54>
 8004fc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd0:	f000 b978 	b.w	80052c4 <__retarget_lock_init_recursive>
 8004fd4:	bd10      	pop	{r4, pc}
 8004fd6:	bf00      	nop
 8004fd8:	08005145 	.word	0x08005145
 8004fdc:	08005167 	.word	0x08005167
 8004fe0:	0800519f 	.word	0x0800519f
 8004fe4:	080051c3 	.word	0x080051c3
 8004fe8:	200004c4 	.word	0x200004c4

08004fec <stdio_exit_handler>:
 8004fec:	4a02      	ldr	r2, [pc, #8]	@ (8004ff8 <stdio_exit_handler+0xc>)
 8004fee:	4903      	ldr	r1, [pc, #12]	@ (8004ffc <stdio_exit_handler+0x10>)
 8004ff0:	4803      	ldr	r0, [pc, #12]	@ (8005000 <stdio_exit_handler+0x14>)
 8004ff2:	f000 b869 	b.w	80050c8 <_fwalk_sglue>
 8004ff6:	bf00      	nop
 8004ff8:	20000048 	.word	0x20000048
 8004ffc:	08007a9d 	.word	0x08007a9d
 8005000:	20000058 	.word	0x20000058

08005004 <cleanup_stdio>:
 8005004:	6841      	ldr	r1, [r0, #4]
 8005006:	4b0c      	ldr	r3, [pc, #48]	@ (8005038 <cleanup_stdio+0x34>)
 8005008:	4299      	cmp	r1, r3
 800500a:	b510      	push	{r4, lr}
 800500c:	4604      	mov	r4, r0
 800500e:	d001      	beq.n	8005014 <cleanup_stdio+0x10>
 8005010:	f002 fd44 	bl	8007a9c <_fflush_r>
 8005014:	68a1      	ldr	r1, [r4, #8]
 8005016:	4b09      	ldr	r3, [pc, #36]	@ (800503c <cleanup_stdio+0x38>)
 8005018:	4299      	cmp	r1, r3
 800501a:	d002      	beq.n	8005022 <cleanup_stdio+0x1e>
 800501c:	4620      	mov	r0, r4
 800501e:	f002 fd3d 	bl	8007a9c <_fflush_r>
 8005022:	68e1      	ldr	r1, [r4, #12]
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <cleanup_stdio+0x3c>)
 8005026:	4299      	cmp	r1, r3
 8005028:	d004      	beq.n	8005034 <cleanup_stdio+0x30>
 800502a:	4620      	mov	r0, r4
 800502c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005030:	f002 bd34 	b.w	8007a9c <_fflush_r>
 8005034:	bd10      	pop	{r4, pc}
 8005036:	bf00      	nop
 8005038:	200004c4 	.word	0x200004c4
 800503c:	2000052c 	.word	0x2000052c
 8005040:	20000594 	.word	0x20000594

08005044 <global_stdio_init.part.0>:
 8005044:	b510      	push	{r4, lr}
 8005046:	4b0b      	ldr	r3, [pc, #44]	@ (8005074 <global_stdio_init.part.0+0x30>)
 8005048:	4c0b      	ldr	r4, [pc, #44]	@ (8005078 <global_stdio_init.part.0+0x34>)
 800504a:	4a0c      	ldr	r2, [pc, #48]	@ (800507c <global_stdio_init.part.0+0x38>)
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	4620      	mov	r0, r4
 8005050:	2200      	movs	r2, #0
 8005052:	2104      	movs	r1, #4
 8005054:	f7ff ff94 	bl	8004f80 <std>
 8005058:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800505c:	2201      	movs	r2, #1
 800505e:	2109      	movs	r1, #9
 8005060:	f7ff ff8e 	bl	8004f80 <std>
 8005064:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005068:	2202      	movs	r2, #2
 800506a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506e:	2112      	movs	r1, #18
 8005070:	f7ff bf86 	b.w	8004f80 <std>
 8005074:	200005fc 	.word	0x200005fc
 8005078:	200004c4 	.word	0x200004c4
 800507c:	08004fed 	.word	0x08004fed

08005080 <__sfp_lock_acquire>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__sfp_lock_acquire+0x8>)
 8005082:	f000 b920 	b.w	80052c6 <__retarget_lock_acquire_recursive>
 8005086:	bf00      	nop
 8005088:	20000605 	.word	0x20000605

0800508c <__sfp_lock_release>:
 800508c:	4801      	ldr	r0, [pc, #4]	@ (8005094 <__sfp_lock_release+0x8>)
 800508e:	f000 b91b 	b.w	80052c8 <__retarget_lock_release_recursive>
 8005092:	bf00      	nop
 8005094:	20000605 	.word	0x20000605

08005098 <__sinit>:
 8005098:	b510      	push	{r4, lr}
 800509a:	4604      	mov	r4, r0
 800509c:	f7ff fff0 	bl	8005080 <__sfp_lock_acquire>
 80050a0:	6a23      	ldr	r3, [r4, #32]
 80050a2:	b11b      	cbz	r3, 80050ac <__sinit+0x14>
 80050a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a8:	f7ff bff0 	b.w	800508c <__sfp_lock_release>
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <__sinit+0x28>)
 80050ae:	6223      	str	r3, [r4, #32]
 80050b0:	4b04      	ldr	r3, [pc, #16]	@ (80050c4 <__sinit+0x2c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1f5      	bne.n	80050a4 <__sinit+0xc>
 80050b8:	f7ff ffc4 	bl	8005044 <global_stdio_init.part.0>
 80050bc:	e7f2      	b.n	80050a4 <__sinit+0xc>
 80050be:	bf00      	nop
 80050c0:	08005005 	.word	0x08005005
 80050c4:	200005fc 	.word	0x200005fc

080050c8 <_fwalk_sglue>:
 80050c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050cc:	4607      	mov	r7, r0
 80050ce:	4688      	mov	r8, r1
 80050d0:	4614      	mov	r4, r2
 80050d2:	2600      	movs	r6, #0
 80050d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050d8:	f1b9 0901 	subs.w	r9, r9, #1
 80050dc:	d505      	bpl.n	80050ea <_fwalk_sglue+0x22>
 80050de:	6824      	ldr	r4, [r4, #0]
 80050e0:	2c00      	cmp	r4, #0
 80050e2:	d1f7      	bne.n	80050d4 <_fwalk_sglue+0xc>
 80050e4:	4630      	mov	r0, r6
 80050e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ea:	89ab      	ldrh	r3, [r5, #12]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d907      	bls.n	8005100 <_fwalk_sglue+0x38>
 80050f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050f4:	3301      	adds	r3, #1
 80050f6:	d003      	beq.n	8005100 <_fwalk_sglue+0x38>
 80050f8:	4629      	mov	r1, r5
 80050fa:	4638      	mov	r0, r7
 80050fc:	47c0      	blx	r8
 80050fe:	4306      	orrs	r6, r0
 8005100:	3568      	adds	r5, #104	@ 0x68
 8005102:	e7e9      	b.n	80050d8 <_fwalk_sglue+0x10>

08005104 <siprintf>:
 8005104:	b40e      	push	{r1, r2, r3}
 8005106:	b500      	push	{lr}
 8005108:	b09c      	sub	sp, #112	@ 0x70
 800510a:	ab1d      	add	r3, sp, #116	@ 0x74
 800510c:	9002      	str	r0, [sp, #8]
 800510e:	9006      	str	r0, [sp, #24]
 8005110:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005114:	4809      	ldr	r0, [pc, #36]	@ (800513c <siprintf+0x38>)
 8005116:	9107      	str	r1, [sp, #28]
 8005118:	9104      	str	r1, [sp, #16]
 800511a:	4909      	ldr	r1, [pc, #36]	@ (8005140 <siprintf+0x3c>)
 800511c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005120:	9105      	str	r1, [sp, #20]
 8005122:	6800      	ldr	r0, [r0, #0]
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	a902      	add	r1, sp, #8
 8005128:	f002 fb38 	bl	800779c <_svfiprintf_r>
 800512c:	9b02      	ldr	r3, [sp, #8]
 800512e:	2200      	movs	r2, #0
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	b01c      	add	sp, #112	@ 0x70
 8005134:	f85d eb04 	ldr.w	lr, [sp], #4
 8005138:	b003      	add	sp, #12
 800513a:	4770      	bx	lr
 800513c:	20000054 	.word	0x20000054
 8005140:	ffff0208 	.word	0xffff0208

08005144 <__sread>:
 8005144:	b510      	push	{r4, lr}
 8005146:	460c      	mov	r4, r1
 8005148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800514c:	f000 f86c 	bl	8005228 <_read_r>
 8005150:	2800      	cmp	r0, #0
 8005152:	bfab      	itete	ge
 8005154:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005156:	89a3      	ldrhlt	r3, [r4, #12]
 8005158:	181b      	addge	r3, r3, r0
 800515a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800515e:	bfac      	ite	ge
 8005160:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005162:	81a3      	strhlt	r3, [r4, #12]
 8005164:	bd10      	pop	{r4, pc}

08005166 <__swrite>:
 8005166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800516a:	461f      	mov	r7, r3
 800516c:	898b      	ldrh	r3, [r1, #12]
 800516e:	05db      	lsls	r3, r3, #23
 8005170:	4605      	mov	r5, r0
 8005172:	460c      	mov	r4, r1
 8005174:	4616      	mov	r6, r2
 8005176:	d505      	bpl.n	8005184 <__swrite+0x1e>
 8005178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517c:	2302      	movs	r3, #2
 800517e:	2200      	movs	r2, #0
 8005180:	f000 f840 	bl	8005204 <_lseek_r>
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800518a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800518e:	81a3      	strh	r3, [r4, #12]
 8005190:	4632      	mov	r2, r6
 8005192:	463b      	mov	r3, r7
 8005194:	4628      	mov	r0, r5
 8005196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800519a:	f000 b857 	b.w	800524c <_write_r>

0800519e <__sseek>:
 800519e:	b510      	push	{r4, lr}
 80051a0:	460c      	mov	r4, r1
 80051a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a6:	f000 f82d 	bl	8005204 <_lseek_r>
 80051aa:	1c43      	adds	r3, r0, #1
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	bf15      	itete	ne
 80051b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80051b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80051b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80051ba:	81a3      	strheq	r3, [r4, #12]
 80051bc:	bf18      	it	ne
 80051be:	81a3      	strhne	r3, [r4, #12]
 80051c0:	bd10      	pop	{r4, pc}

080051c2 <__sclose>:
 80051c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051c6:	f000 b80d 	b.w	80051e4 <_close_r>

080051ca <memset>:
 80051ca:	4402      	add	r2, r0
 80051cc:	4603      	mov	r3, r0
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d100      	bne.n	80051d4 <memset+0xa>
 80051d2:	4770      	bx	lr
 80051d4:	f803 1b01 	strb.w	r1, [r3], #1
 80051d8:	e7f9      	b.n	80051ce <memset+0x4>
	...

080051dc <_localeconv_r>:
 80051dc:	4800      	ldr	r0, [pc, #0]	@ (80051e0 <_localeconv_r+0x4>)
 80051de:	4770      	bx	lr
 80051e0:	20000194 	.word	0x20000194

080051e4 <_close_r>:
 80051e4:	b538      	push	{r3, r4, r5, lr}
 80051e6:	4d06      	ldr	r5, [pc, #24]	@ (8005200 <_close_r+0x1c>)
 80051e8:	2300      	movs	r3, #0
 80051ea:	4604      	mov	r4, r0
 80051ec:	4608      	mov	r0, r1
 80051ee:	602b      	str	r3, [r5, #0]
 80051f0:	f7fc fcfc 	bl	8001bec <_close>
 80051f4:	1c43      	adds	r3, r0, #1
 80051f6:	d102      	bne.n	80051fe <_close_r+0x1a>
 80051f8:	682b      	ldr	r3, [r5, #0]
 80051fa:	b103      	cbz	r3, 80051fe <_close_r+0x1a>
 80051fc:	6023      	str	r3, [r4, #0]
 80051fe:	bd38      	pop	{r3, r4, r5, pc}
 8005200:	20000600 	.word	0x20000600

08005204 <_lseek_r>:
 8005204:	b538      	push	{r3, r4, r5, lr}
 8005206:	4d07      	ldr	r5, [pc, #28]	@ (8005224 <_lseek_r+0x20>)
 8005208:	4604      	mov	r4, r0
 800520a:	4608      	mov	r0, r1
 800520c:	4611      	mov	r1, r2
 800520e:	2200      	movs	r2, #0
 8005210:	602a      	str	r2, [r5, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	f7fc fcf6 	bl	8001c04 <_lseek>
 8005218:	1c43      	adds	r3, r0, #1
 800521a:	d102      	bne.n	8005222 <_lseek_r+0x1e>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	b103      	cbz	r3, 8005222 <_lseek_r+0x1e>
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	bd38      	pop	{r3, r4, r5, pc}
 8005224:	20000600 	.word	0x20000600

08005228 <_read_r>:
 8005228:	b538      	push	{r3, r4, r5, lr}
 800522a:	4d07      	ldr	r5, [pc, #28]	@ (8005248 <_read_r+0x20>)
 800522c:	4604      	mov	r4, r0
 800522e:	4608      	mov	r0, r1
 8005230:	4611      	mov	r1, r2
 8005232:	2200      	movs	r2, #0
 8005234:	602a      	str	r2, [r5, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	f7fc fcbc 	bl	8001bb4 <_read>
 800523c:	1c43      	adds	r3, r0, #1
 800523e:	d102      	bne.n	8005246 <_read_r+0x1e>
 8005240:	682b      	ldr	r3, [r5, #0]
 8005242:	b103      	cbz	r3, 8005246 <_read_r+0x1e>
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	bd38      	pop	{r3, r4, r5, pc}
 8005248:	20000600 	.word	0x20000600

0800524c <_write_r>:
 800524c:	b538      	push	{r3, r4, r5, lr}
 800524e:	4d07      	ldr	r5, [pc, #28]	@ (800526c <_write_r+0x20>)
 8005250:	4604      	mov	r4, r0
 8005252:	4608      	mov	r0, r1
 8005254:	4611      	mov	r1, r2
 8005256:	2200      	movs	r2, #0
 8005258:	602a      	str	r2, [r5, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	f7fc fcb8 	bl	8001bd0 <_write>
 8005260:	1c43      	adds	r3, r0, #1
 8005262:	d102      	bne.n	800526a <_write_r+0x1e>
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	b103      	cbz	r3, 800526a <_write_r+0x1e>
 8005268:	6023      	str	r3, [r4, #0]
 800526a:	bd38      	pop	{r3, r4, r5, pc}
 800526c:	20000600 	.word	0x20000600

08005270 <__errno>:
 8005270:	4b01      	ldr	r3, [pc, #4]	@ (8005278 <__errno+0x8>)
 8005272:	6818      	ldr	r0, [r3, #0]
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20000054 	.word	0x20000054

0800527c <__libc_init_array>:
 800527c:	b570      	push	{r4, r5, r6, lr}
 800527e:	4d0d      	ldr	r5, [pc, #52]	@ (80052b4 <__libc_init_array+0x38>)
 8005280:	4c0d      	ldr	r4, [pc, #52]	@ (80052b8 <__libc_init_array+0x3c>)
 8005282:	1b64      	subs	r4, r4, r5
 8005284:	10a4      	asrs	r4, r4, #2
 8005286:	2600      	movs	r6, #0
 8005288:	42a6      	cmp	r6, r4
 800528a:	d109      	bne.n	80052a0 <__libc_init_array+0x24>
 800528c:	4d0b      	ldr	r5, [pc, #44]	@ (80052bc <__libc_init_array+0x40>)
 800528e:	4c0c      	ldr	r4, [pc, #48]	@ (80052c0 <__libc_init_array+0x44>)
 8005290:	f003 faf4 	bl	800887c <_init>
 8005294:	1b64      	subs	r4, r4, r5
 8005296:	10a4      	asrs	r4, r4, #2
 8005298:	2600      	movs	r6, #0
 800529a:	42a6      	cmp	r6, r4
 800529c:	d105      	bne.n	80052aa <__libc_init_array+0x2e>
 800529e:	bd70      	pop	{r4, r5, r6, pc}
 80052a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052a4:	4798      	blx	r3
 80052a6:	3601      	adds	r6, #1
 80052a8:	e7ee      	b.n	8005288 <__libc_init_array+0xc>
 80052aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ae:	4798      	blx	r3
 80052b0:	3601      	adds	r6, #1
 80052b2:	e7f2      	b.n	800529a <__libc_init_array+0x1e>
 80052b4:	0800db60 	.word	0x0800db60
 80052b8:	0800db60 	.word	0x0800db60
 80052bc:	0800db60 	.word	0x0800db60
 80052c0:	0800db64 	.word	0x0800db64

080052c4 <__retarget_lock_init_recursive>:
 80052c4:	4770      	bx	lr

080052c6 <__retarget_lock_acquire_recursive>:
 80052c6:	4770      	bx	lr

080052c8 <__retarget_lock_release_recursive>:
 80052c8:	4770      	bx	lr
	...

080052cc <nanf>:
 80052cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80052d4 <nanf+0x8>
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	7fc00000 	.word	0x7fc00000

080052d8 <quorem>:
 80052d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052dc:	6903      	ldr	r3, [r0, #16]
 80052de:	690c      	ldr	r4, [r1, #16]
 80052e0:	42a3      	cmp	r3, r4
 80052e2:	4607      	mov	r7, r0
 80052e4:	db7e      	blt.n	80053e4 <quorem+0x10c>
 80052e6:	3c01      	subs	r4, #1
 80052e8:	f101 0814 	add.w	r8, r1, #20
 80052ec:	00a3      	lsls	r3, r4, #2
 80052ee:	f100 0514 	add.w	r5, r0, #20
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80052f8:	9301      	str	r3, [sp, #4]
 80052fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80052fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005302:	3301      	adds	r3, #1
 8005304:	429a      	cmp	r2, r3
 8005306:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800530a:	fbb2 f6f3 	udiv	r6, r2, r3
 800530e:	d32e      	bcc.n	800536e <quorem+0x96>
 8005310:	f04f 0a00 	mov.w	sl, #0
 8005314:	46c4      	mov	ip, r8
 8005316:	46ae      	mov	lr, r5
 8005318:	46d3      	mov	fp, sl
 800531a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800531e:	b298      	uxth	r0, r3
 8005320:	fb06 a000 	mla	r0, r6, r0, sl
 8005324:	0c02      	lsrs	r2, r0, #16
 8005326:	0c1b      	lsrs	r3, r3, #16
 8005328:	fb06 2303 	mla	r3, r6, r3, r2
 800532c:	f8de 2000 	ldr.w	r2, [lr]
 8005330:	b280      	uxth	r0, r0
 8005332:	b292      	uxth	r2, r2
 8005334:	1a12      	subs	r2, r2, r0
 8005336:	445a      	add	r2, fp
 8005338:	f8de 0000 	ldr.w	r0, [lr]
 800533c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005340:	b29b      	uxth	r3, r3
 8005342:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005346:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800534a:	b292      	uxth	r2, r2
 800534c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005350:	45e1      	cmp	r9, ip
 8005352:	f84e 2b04 	str.w	r2, [lr], #4
 8005356:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800535a:	d2de      	bcs.n	800531a <quorem+0x42>
 800535c:	9b00      	ldr	r3, [sp, #0]
 800535e:	58eb      	ldr	r3, [r5, r3]
 8005360:	b92b      	cbnz	r3, 800536e <quorem+0x96>
 8005362:	9b01      	ldr	r3, [sp, #4]
 8005364:	3b04      	subs	r3, #4
 8005366:	429d      	cmp	r5, r3
 8005368:	461a      	mov	r2, r3
 800536a:	d32f      	bcc.n	80053cc <quorem+0xf4>
 800536c:	613c      	str	r4, [r7, #16]
 800536e:	4638      	mov	r0, r7
 8005370:	f001 f9c2 	bl	80066f8 <__mcmp>
 8005374:	2800      	cmp	r0, #0
 8005376:	db25      	blt.n	80053c4 <quorem+0xec>
 8005378:	4629      	mov	r1, r5
 800537a:	2000      	movs	r0, #0
 800537c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005380:	f8d1 c000 	ldr.w	ip, [r1]
 8005384:	fa1f fe82 	uxth.w	lr, r2
 8005388:	fa1f f38c 	uxth.w	r3, ip
 800538c:	eba3 030e 	sub.w	r3, r3, lr
 8005390:	4403      	add	r3, r0
 8005392:	0c12      	lsrs	r2, r2, #16
 8005394:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005398:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800539c:	b29b      	uxth	r3, r3
 800539e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053a2:	45c1      	cmp	r9, r8
 80053a4:	f841 3b04 	str.w	r3, [r1], #4
 80053a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80053ac:	d2e6      	bcs.n	800537c <quorem+0xa4>
 80053ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053b6:	b922      	cbnz	r2, 80053c2 <quorem+0xea>
 80053b8:	3b04      	subs	r3, #4
 80053ba:	429d      	cmp	r5, r3
 80053bc:	461a      	mov	r2, r3
 80053be:	d30b      	bcc.n	80053d8 <quorem+0x100>
 80053c0:	613c      	str	r4, [r7, #16]
 80053c2:	3601      	adds	r6, #1
 80053c4:	4630      	mov	r0, r6
 80053c6:	b003      	add	sp, #12
 80053c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	3b04      	subs	r3, #4
 80053d0:	2a00      	cmp	r2, #0
 80053d2:	d1cb      	bne.n	800536c <quorem+0x94>
 80053d4:	3c01      	subs	r4, #1
 80053d6:	e7c6      	b.n	8005366 <quorem+0x8e>
 80053d8:	6812      	ldr	r2, [r2, #0]
 80053da:	3b04      	subs	r3, #4
 80053dc:	2a00      	cmp	r2, #0
 80053de:	d1ef      	bne.n	80053c0 <quorem+0xe8>
 80053e0:	3c01      	subs	r4, #1
 80053e2:	e7ea      	b.n	80053ba <quorem+0xe2>
 80053e4:	2000      	movs	r0, #0
 80053e6:	e7ee      	b.n	80053c6 <quorem+0xee>

080053e8 <_dtoa_r>:
 80053e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ec:	69c7      	ldr	r7, [r0, #28]
 80053ee:	b099      	sub	sp, #100	@ 0x64
 80053f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80053f4:	ec55 4b10 	vmov	r4, r5, d0
 80053f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80053fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80053fc:	4683      	mov	fp, r0
 80053fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8005400:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005402:	b97f      	cbnz	r7, 8005424 <_dtoa_r+0x3c>
 8005404:	2010      	movs	r0, #16
 8005406:	f000 fdfd 	bl	8006004 <malloc>
 800540a:	4602      	mov	r2, r0
 800540c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005410:	b920      	cbnz	r0, 800541c <_dtoa_r+0x34>
 8005412:	4ba7      	ldr	r3, [pc, #668]	@ (80056b0 <_dtoa_r+0x2c8>)
 8005414:	21ef      	movs	r1, #239	@ 0xef
 8005416:	48a7      	ldr	r0, [pc, #668]	@ (80056b4 <_dtoa_r+0x2cc>)
 8005418:	f002 fbba 	bl	8007b90 <__assert_func>
 800541c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005420:	6007      	str	r7, [r0, #0]
 8005422:	60c7      	str	r7, [r0, #12]
 8005424:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005428:	6819      	ldr	r1, [r3, #0]
 800542a:	b159      	cbz	r1, 8005444 <_dtoa_r+0x5c>
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	604a      	str	r2, [r1, #4]
 8005430:	2301      	movs	r3, #1
 8005432:	4093      	lsls	r3, r2
 8005434:	608b      	str	r3, [r1, #8]
 8005436:	4658      	mov	r0, fp
 8005438:	f000 feda 	bl	80061f0 <_Bfree>
 800543c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005440:	2200      	movs	r2, #0
 8005442:	601a      	str	r2, [r3, #0]
 8005444:	1e2b      	subs	r3, r5, #0
 8005446:	bfb9      	ittee	lt
 8005448:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800544c:	9303      	strlt	r3, [sp, #12]
 800544e:	2300      	movge	r3, #0
 8005450:	6033      	strge	r3, [r6, #0]
 8005452:	9f03      	ldr	r7, [sp, #12]
 8005454:	4b98      	ldr	r3, [pc, #608]	@ (80056b8 <_dtoa_r+0x2d0>)
 8005456:	bfbc      	itt	lt
 8005458:	2201      	movlt	r2, #1
 800545a:	6032      	strlt	r2, [r6, #0]
 800545c:	43bb      	bics	r3, r7
 800545e:	d112      	bne.n	8005486 <_dtoa_r+0x9e>
 8005460:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005462:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800546c:	4323      	orrs	r3, r4
 800546e:	f000 854d 	beq.w	8005f0c <_dtoa_r+0xb24>
 8005472:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005474:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80056cc <_dtoa_r+0x2e4>
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 854f 	beq.w	8005f1c <_dtoa_r+0xb34>
 800547e:	f10a 0303 	add.w	r3, sl, #3
 8005482:	f000 bd49 	b.w	8005f18 <_dtoa_r+0xb30>
 8005486:	ed9d 7b02 	vldr	d7, [sp, #8]
 800548a:	2200      	movs	r2, #0
 800548c:	ec51 0b17 	vmov	r0, r1, d7
 8005490:	2300      	movs	r3, #0
 8005492:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005496:	f7fb fb1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800549a:	4680      	mov	r8, r0
 800549c:	b158      	cbz	r0, 80054b6 <_dtoa_r+0xce>
 800549e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80054a0:	2301      	movs	r3, #1
 80054a2:	6013      	str	r3, [r2, #0]
 80054a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80054a6:	b113      	cbz	r3, 80054ae <_dtoa_r+0xc6>
 80054a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80054aa:	4b84      	ldr	r3, [pc, #528]	@ (80056bc <_dtoa_r+0x2d4>)
 80054ac:	6013      	str	r3, [r2, #0]
 80054ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80056d0 <_dtoa_r+0x2e8>
 80054b2:	f000 bd33 	b.w	8005f1c <_dtoa_r+0xb34>
 80054b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80054ba:	aa16      	add	r2, sp, #88	@ 0x58
 80054bc:	a917      	add	r1, sp, #92	@ 0x5c
 80054be:	4658      	mov	r0, fp
 80054c0:	f001 fa3a 	bl	8006938 <__d2b>
 80054c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80054c8:	4681      	mov	r9, r0
 80054ca:	2e00      	cmp	r6, #0
 80054cc:	d077      	beq.n	80055be <_dtoa_r+0x1d6>
 80054ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80054d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80054e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80054e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80054e8:	4619      	mov	r1, r3
 80054ea:	2200      	movs	r2, #0
 80054ec:	4b74      	ldr	r3, [pc, #464]	@ (80056c0 <_dtoa_r+0x2d8>)
 80054ee:	f7fa fed3 	bl	8000298 <__aeabi_dsub>
 80054f2:	a369      	add	r3, pc, #420	@ (adr r3, 8005698 <_dtoa_r+0x2b0>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f7fb f886 	bl	8000608 <__aeabi_dmul>
 80054fc:	a368      	add	r3, pc, #416	@ (adr r3, 80056a0 <_dtoa_r+0x2b8>)
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f7fa fecb 	bl	800029c <__adddf3>
 8005506:	4604      	mov	r4, r0
 8005508:	4630      	mov	r0, r6
 800550a:	460d      	mov	r5, r1
 800550c:	f7fb f812 	bl	8000534 <__aeabi_i2d>
 8005510:	a365      	add	r3, pc, #404	@ (adr r3, 80056a8 <_dtoa_r+0x2c0>)
 8005512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005516:	f7fb f877 	bl	8000608 <__aeabi_dmul>
 800551a:	4602      	mov	r2, r0
 800551c:	460b      	mov	r3, r1
 800551e:	4620      	mov	r0, r4
 8005520:	4629      	mov	r1, r5
 8005522:	f7fa febb 	bl	800029c <__adddf3>
 8005526:	4604      	mov	r4, r0
 8005528:	460d      	mov	r5, r1
 800552a:	f7fb fb1d 	bl	8000b68 <__aeabi_d2iz>
 800552e:	2200      	movs	r2, #0
 8005530:	4607      	mov	r7, r0
 8005532:	2300      	movs	r3, #0
 8005534:	4620      	mov	r0, r4
 8005536:	4629      	mov	r1, r5
 8005538:	f7fb fad8 	bl	8000aec <__aeabi_dcmplt>
 800553c:	b140      	cbz	r0, 8005550 <_dtoa_r+0x168>
 800553e:	4638      	mov	r0, r7
 8005540:	f7fa fff8 	bl	8000534 <__aeabi_i2d>
 8005544:	4622      	mov	r2, r4
 8005546:	462b      	mov	r3, r5
 8005548:	f7fb fac6 	bl	8000ad8 <__aeabi_dcmpeq>
 800554c:	b900      	cbnz	r0, 8005550 <_dtoa_r+0x168>
 800554e:	3f01      	subs	r7, #1
 8005550:	2f16      	cmp	r7, #22
 8005552:	d851      	bhi.n	80055f8 <_dtoa_r+0x210>
 8005554:	4b5b      	ldr	r3, [pc, #364]	@ (80056c4 <_dtoa_r+0x2dc>)
 8005556:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800555a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005562:	f7fb fac3 	bl	8000aec <__aeabi_dcmplt>
 8005566:	2800      	cmp	r0, #0
 8005568:	d048      	beq.n	80055fc <_dtoa_r+0x214>
 800556a:	3f01      	subs	r7, #1
 800556c:	2300      	movs	r3, #0
 800556e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005570:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005572:	1b9b      	subs	r3, r3, r6
 8005574:	1e5a      	subs	r2, r3, #1
 8005576:	bf44      	itt	mi
 8005578:	f1c3 0801 	rsbmi	r8, r3, #1
 800557c:	2300      	movmi	r3, #0
 800557e:	9208      	str	r2, [sp, #32]
 8005580:	bf54      	ite	pl
 8005582:	f04f 0800 	movpl.w	r8, #0
 8005586:	9308      	strmi	r3, [sp, #32]
 8005588:	2f00      	cmp	r7, #0
 800558a:	db39      	blt.n	8005600 <_dtoa_r+0x218>
 800558c:	9b08      	ldr	r3, [sp, #32]
 800558e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005590:	443b      	add	r3, r7
 8005592:	9308      	str	r3, [sp, #32]
 8005594:	2300      	movs	r3, #0
 8005596:	930a      	str	r3, [sp, #40]	@ 0x28
 8005598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800559a:	2b09      	cmp	r3, #9
 800559c:	d864      	bhi.n	8005668 <_dtoa_r+0x280>
 800559e:	2b05      	cmp	r3, #5
 80055a0:	bfc4      	itt	gt
 80055a2:	3b04      	subgt	r3, #4
 80055a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80055a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055a8:	f1a3 0302 	sub.w	r3, r3, #2
 80055ac:	bfcc      	ite	gt
 80055ae:	2400      	movgt	r4, #0
 80055b0:	2401      	movle	r4, #1
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d863      	bhi.n	800567e <_dtoa_r+0x296>
 80055b6:	e8df f003 	tbb	[pc, r3]
 80055ba:	372a      	.short	0x372a
 80055bc:	5535      	.short	0x5535
 80055be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80055c2:	441e      	add	r6, r3
 80055c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80055c8:	2b20      	cmp	r3, #32
 80055ca:	bfc1      	itttt	gt
 80055cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80055d0:	409f      	lslgt	r7, r3
 80055d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80055d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80055da:	bfd6      	itet	le
 80055dc:	f1c3 0320 	rsble	r3, r3, #32
 80055e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80055e4:	fa04 f003 	lslle.w	r0, r4, r3
 80055e8:	f7fa ff94 	bl	8000514 <__aeabi_ui2d>
 80055ec:	2201      	movs	r2, #1
 80055ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80055f2:	3e01      	subs	r6, #1
 80055f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80055f6:	e777      	b.n	80054e8 <_dtoa_r+0x100>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e7b8      	b.n	800556e <_dtoa_r+0x186>
 80055fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80055fe:	e7b7      	b.n	8005570 <_dtoa_r+0x188>
 8005600:	427b      	negs	r3, r7
 8005602:	930a      	str	r3, [sp, #40]	@ 0x28
 8005604:	2300      	movs	r3, #0
 8005606:	eba8 0807 	sub.w	r8, r8, r7
 800560a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800560c:	e7c4      	b.n	8005598 <_dtoa_r+0x1b0>
 800560e:	2300      	movs	r3, #0
 8005610:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005612:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005614:	2b00      	cmp	r3, #0
 8005616:	dc35      	bgt.n	8005684 <_dtoa_r+0x29c>
 8005618:	2301      	movs	r3, #1
 800561a:	9300      	str	r3, [sp, #0]
 800561c:	9307      	str	r3, [sp, #28]
 800561e:	461a      	mov	r2, r3
 8005620:	920e      	str	r2, [sp, #56]	@ 0x38
 8005622:	e00b      	b.n	800563c <_dtoa_r+0x254>
 8005624:	2301      	movs	r3, #1
 8005626:	e7f3      	b.n	8005610 <_dtoa_r+0x228>
 8005628:	2300      	movs	r3, #0
 800562a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800562c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800562e:	18fb      	adds	r3, r7, r3
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	3301      	adds	r3, #1
 8005634:	2b01      	cmp	r3, #1
 8005636:	9307      	str	r3, [sp, #28]
 8005638:	bfb8      	it	lt
 800563a:	2301      	movlt	r3, #1
 800563c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005640:	2100      	movs	r1, #0
 8005642:	2204      	movs	r2, #4
 8005644:	f102 0514 	add.w	r5, r2, #20
 8005648:	429d      	cmp	r5, r3
 800564a:	d91f      	bls.n	800568c <_dtoa_r+0x2a4>
 800564c:	6041      	str	r1, [r0, #4]
 800564e:	4658      	mov	r0, fp
 8005650:	f000 fd8e 	bl	8006170 <_Balloc>
 8005654:	4682      	mov	sl, r0
 8005656:	2800      	cmp	r0, #0
 8005658:	d13c      	bne.n	80056d4 <_dtoa_r+0x2ec>
 800565a:	4b1b      	ldr	r3, [pc, #108]	@ (80056c8 <_dtoa_r+0x2e0>)
 800565c:	4602      	mov	r2, r0
 800565e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005662:	e6d8      	b.n	8005416 <_dtoa_r+0x2e>
 8005664:	2301      	movs	r3, #1
 8005666:	e7e0      	b.n	800562a <_dtoa_r+0x242>
 8005668:	2401      	movs	r4, #1
 800566a:	2300      	movs	r3, #0
 800566c:	9309      	str	r3, [sp, #36]	@ 0x24
 800566e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005670:	f04f 33ff 	mov.w	r3, #4294967295
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	9307      	str	r3, [sp, #28]
 8005678:	2200      	movs	r2, #0
 800567a:	2312      	movs	r3, #18
 800567c:	e7d0      	b.n	8005620 <_dtoa_r+0x238>
 800567e:	2301      	movs	r3, #1
 8005680:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005682:	e7f5      	b.n	8005670 <_dtoa_r+0x288>
 8005684:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	9307      	str	r3, [sp, #28]
 800568a:	e7d7      	b.n	800563c <_dtoa_r+0x254>
 800568c:	3101      	adds	r1, #1
 800568e:	0052      	lsls	r2, r2, #1
 8005690:	e7d8      	b.n	8005644 <_dtoa_r+0x25c>
 8005692:	bf00      	nop
 8005694:	f3af 8000 	nop.w
 8005698:	636f4361 	.word	0x636f4361
 800569c:	3fd287a7 	.word	0x3fd287a7
 80056a0:	8b60c8b3 	.word	0x8b60c8b3
 80056a4:	3fc68a28 	.word	0x3fc68a28
 80056a8:	509f79fb 	.word	0x509f79fb
 80056ac:	3fd34413 	.word	0x3fd34413
 80056b0:	0800d86f 	.word	0x0800d86f
 80056b4:	0800d886 	.word	0x0800d886
 80056b8:	7ff00000 	.word	0x7ff00000
 80056bc:	0800d83a 	.word	0x0800d83a
 80056c0:	3ff80000 	.word	0x3ff80000
 80056c4:	0800d980 	.word	0x0800d980
 80056c8:	0800d8de 	.word	0x0800d8de
 80056cc:	0800d86b 	.word	0x0800d86b
 80056d0:	0800d839 	.word	0x0800d839
 80056d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056d8:	6018      	str	r0, [r3, #0]
 80056da:	9b07      	ldr	r3, [sp, #28]
 80056dc:	2b0e      	cmp	r3, #14
 80056de:	f200 80a4 	bhi.w	800582a <_dtoa_r+0x442>
 80056e2:	2c00      	cmp	r4, #0
 80056e4:	f000 80a1 	beq.w	800582a <_dtoa_r+0x442>
 80056e8:	2f00      	cmp	r7, #0
 80056ea:	dd33      	ble.n	8005754 <_dtoa_r+0x36c>
 80056ec:	4bad      	ldr	r3, [pc, #692]	@ (80059a4 <_dtoa_r+0x5bc>)
 80056ee:	f007 020f 	and.w	r2, r7, #15
 80056f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056f6:	ed93 7b00 	vldr	d7, [r3]
 80056fa:	05f8      	lsls	r0, r7, #23
 80056fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005700:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005704:	d516      	bpl.n	8005734 <_dtoa_r+0x34c>
 8005706:	4ba8      	ldr	r3, [pc, #672]	@ (80059a8 <_dtoa_r+0x5c0>)
 8005708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800570c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005710:	f7fb f8a4 	bl	800085c <__aeabi_ddiv>
 8005714:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005718:	f004 040f 	and.w	r4, r4, #15
 800571c:	2603      	movs	r6, #3
 800571e:	4da2      	ldr	r5, [pc, #648]	@ (80059a8 <_dtoa_r+0x5c0>)
 8005720:	b954      	cbnz	r4, 8005738 <_dtoa_r+0x350>
 8005722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800572a:	f7fb f897 	bl	800085c <__aeabi_ddiv>
 800572e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005732:	e028      	b.n	8005786 <_dtoa_r+0x39e>
 8005734:	2602      	movs	r6, #2
 8005736:	e7f2      	b.n	800571e <_dtoa_r+0x336>
 8005738:	07e1      	lsls	r1, r4, #31
 800573a:	d508      	bpl.n	800574e <_dtoa_r+0x366>
 800573c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005740:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005744:	f7fa ff60 	bl	8000608 <__aeabi_dmul>
 8005748:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800574c:	3601      	adds	r6, #1
 800574e:	1064      	asrs	r4, r4, #1
 8005750:	3508      	adds	r5, #8
 8005752:	e7e5      	b.n	8005720 <_dtoa_r+0x338>
 8005754:	f000 80d2 	beq.w	80058fc <_dtoa_r+0x514>
 8005758:	427c      	negs	r4, r7
 800575a:	4b92      	ldr	r3, [pc, #584]	@ (80059a4 <_dtoa_r+0x5bc>)
 800575c:	4d92      	ldr	r5, [pc, #584]	@ (80059a8 <_dtoa_r+0x5c0>)
 800575e:	f004 020f 	and.w	r2, r4, #15
 8005762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800576e:	f7fa ff4b 	bl	8000608 <__aeabi_dmul>
 8005772:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005776:	1124      	asrs	r4, r4, #4
 8005778:	2300      	movs	r3, #0
 800577a:	2602      	movs	r6, #2
 800577c:	2c00      	cmp	r4, #0
 800577e:	f040 80b2 	bne.w	80058e6 <_dtoa_r+0x4fe>
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1d3      	bne.n	800572e <_dtoa_r+0x346>
 8005786:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005788:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f000 80b7 	beq.w	8005900 <_dtoa_r+0x518>
 8005792:	4b86      	ldr	r3, [pc, #536]	@ (80059ac <_dtoa_r+0x5c4>)
 8005794:	2200      	movs	r2, #0
 8005796:	4620      	mov	r0, r4
 8005798:	4629      	mov	r1, r5
 800579a:	f7fb f9a7 	bl	8000aec <__aeabi_dcmplt>
 800579e:	2800      	cmp	r0, #0
 80057a0:	f000 80ae 	beq.w	8005900 <_dtoa_r+0x518>
 80057a4:	9b07      	ldr	r3, [sp, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 80aa 	beq.w	8005900 <_dtoa_r+0x518>
 80057ac:	9b00      	ldr	r3, [sp, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	dd37      	ble.n	8005822 <_dtoa_r+0x43a>
 80057b2:	1e7b      	subs	r3, r7, #1
 80057b4:	9304      	str	r3, [sp, #16]
 80057b6:	4620      	mov	r0, r4
 80057b8:	4b7d      	ldr	r3, [pc, #500]	@ (80059b0 <_dtoa_r+0x5c8>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	4629      	mov	r1, r5
 80057be:	f7fa ff23 	bl	8000608 <__aeabi_dmul>
 80057c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057c6:	9c00      	ldr	r4, [sp, #0]
 80057c8:	3601      	adds	r6, #1
 80057ca:	4630      	mov	r0, r6
 80057cc:	f7fa feb2 	bl	8000534 <__aeabi_i2d>
 80057d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80057d4:	f7fa ff18 	bl	8000608 <__aeabi_dmul>
 80057d8:	4b76      	ldr	r3, [pc, #472]	@ (80059b4 <_dtoa_r+0x5cc>)
 80057da:	2200      	movs	r2, #0
 80057dc:	f7fa fd5e 	bl	800029c <__adddf3>
 80057e0:	4605      	mov	r5, r0
 80057e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80057e6:	2c00      	cmp	r4, #0
 80057e8:	f040 808d 	bne.w	8005906 <_dtoa_r+0x51e>
 80057ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80057f0:	4b71      	ldr	r3, [pc, #452]	@ (80059b8 <_dtoa_r+0x5d0>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	f7fa fd50 	bl	8000298 <__aeabi_dsub>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005800:	462a      	mov	r2, r5
 8005802:	4633      	mov	r3, r6
 8005804:	f7fb f990 	bl	8000b28 <__aeabi_dcmpgt>
 8005808:	2800      	cmp	r0, #0
 800580a:	f040 828b 	bne.w	8005d24 <_dtoa_r+0x93c>
 800580e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005812:	462a      	mov	r2, r5
 8005814:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005818:	f7fb f968 	bl	8000aec <__aeabi_dcmplt>
 800581c:	2800      	cmp	r0, #0
 800581e:	f040 8128 	bne.w	8005a72 <_dtoa_r+0x68a>
 8005822:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005826:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800582a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800582c:	2b00      	cmp	r3, #0
 800582e:	f2c0 815a 	blt.w	8005ae6 <_dtoa_r+0x6fe>
 8005832:	2f0e      	cmp	r7, #14
 8005834:	f300 8157 	bgt.w	8005ae6 <_dtoa_r+0x6fe>
 8005838:	4b5a      	ldr	r3, [pc, #360]	@ (80059a4 <_dtoa_r+0x5bc>)
 800583a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800583e:	ed93 7b00 	vldr	d7, [r3]
 8005842:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005844:	2b00      	cmp	r3, #0
 8005846:	ed8d 7b00 	vstr	d7, [sp]
 800584a:	da03      	bge.n	8005854 <_dtoa_r+0x46c>
 800584c:	9b07      	ldr	r3, [sp, #28]
 800584e:	2b00      	cmp	r3, #0
 8005850:	f340 8101 	ble.w	8005a56 <_dtoa_r+0x66e>
 8005854:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005858:	4656      	mov	r6, sl
 800585a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800585e:	4620      	mov	r0, r4
 8005860:	4629      	mov	r1, r5
 8005862:	f7fa fffb 	bl	800085c <__aeabi_ddiv>
 8005866:	f7fb f97f 	bl	8000b68 <__aeabi_d2iz>
 800586a:	4680      	mov	r8, r0
 800586c:	f7fa fe62 	bl	8000534 <__aeabi_i2d>
 8005870:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005874:	f7fa fec8 	bl	8000608 <__aeabi_dmul>
 8005878:	4602      	mov	r2, r0
 800587a:	460b      	mov	r3, r1
 800587c:	4620      	mov	r0, r4
 800587e:	4629      	mov	r1, r5
 8005880:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005884:	f7fa fd08 	bl	8000298 <__aeabi_dsub>
 8005888:	f806 4b01 	strb.w	r4, [r6], #1
 800588c:	9d07      	ldr	r5, [sp, #28]
 800588e:	eba6 040a 	sub.w	r4, r6, sl
 8005892:	42a5      	cmp	r5, r4
 8005894:	4602      	mov	r2, r0
 8005896:	460b      	mov	r3, r1
 8005898:	f040 8117 	bne.w	8005aca <_dtoa_r+0x6e2>
 800589c:	f7fa fcfe 	bl	800029c <__adddf3>
 80058a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058a4:	4604      	mov	r4, r0
 80058a6:	460d      	mov	r5, r1
 80058a8:	f7fb f93e 	bl	8000b28 <__aeabi_dcmpgt>
 80058ac:	2800      	cmp	r0, #0
 80058ae:	f040 80f9 	bne.w	8005aa4 <_dtoa_r+0x6bc>
 80058b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058b6:	4620      	mov	r0, r4
 80058b8:	4629      	mov	r1, r5
 80058ba:	f7fb f90d 	bl	8000ad8 <__aeabi_dcmpeq>
 80058be:	b118      	cbz	r0, 80058c8 <_dtoa_r+0x4e0>
 80058c0:	f018 0f01 	tst.w	r8, #1
 80058c4:	f040 80ee 	bne.w	8005aa4 <_dtoa_r+0x6bc>
 80058c8:	4649      	mov	r1, r9
 80058ca:	4658      	mov	r0, fp
 80058cc:	f000 fc90 	bl	80061f0 <_Bfree>
 80058d0:	2300      	movs	r3, #0
 80058d2:	7033      	strb	r3, [r6, #0]
 80058d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80058d6:	3701      	adds	r7, #1
 80058d8:	601f      	str	r7, [r3, #0]
 80058da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 831d 	beq.w	8005f1c <_dtoa_r+0xb34>
 80058e2:	601e      	str	r6, [r3, #0]
 80058e4:	e31a      	b.n	8005f1c <_dtoa_r+0xb34>
 80058e6:	07e2      	lsls	r2, r4, #31
 80058e8:	d505      	bpl.n	80058f6 <_dtoa_r+0x50e>
 80058ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80058ee:	f7fa fe8b 	bl	8000608 <__aeabi_dmul>
 80058f2:	3601      	adds	r6, #1
 80058f4:	2301      	movs	r3, #1
 80058f6:	1064      	asrs	r4, r4, #1
 80058f8:	3508      	adds	r5, #8
 80058fa:	e73f      	b.n	800577c <_dtoa_r+0x394>
 80058fc:	2602      	movs	r6, #2
 80058fe:	e742      	b.n	8005786 <_dtoa_r+0x39e>
 8005900:	9c07      	ldr	r4, [sp, #28]
 8005902:	9704      	str	r7, [sp, #16]
 8005904:	e761      	b.n	80057ca <_dtoa_r+0x3e2>
 8005906:	4b27      	ldr	r3, [pc, #156]	@ (80059a4 <_dtoa_r+0x5bc>)
 8005908:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800590a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800590e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005912:	4454      	add	r4, sl
 8005914:	2900      	cmp	r1, #0
 8005916:	d053      	beq.n	80059c0 <_dtoa_r+0x5d8>
 8005918:	4928      	ldr	r1, [pc, #160]	@ (80059bc <_dtoa_r+0x5d4>)
 800591a:	2000      	movs	r0, #0
 800591c:	f7fa ff9e 	bl	800085c <__aeabi_ddiv>
 8005920:	4633      	mov	r3, r6
 8005922:	462a      	mov	r2, r5
 8005924:	f7fa fcb8 	bl	8000298 <__aeabi_dsub>
 8005928:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800592c:	4656      	mov	r6, sl
 800592e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005932:	f7fb f919 	bl	8000b68 <__aeabi_d2iz>
 8005936:	4605      	mov	r5, r0
 8005938:	f7fa fdfc 	bl	8000534 <__aeabi_i2d>
 800593c:	4602      	mov	r2, r0
 800593e:	460b      	mov	r3, r1
 8005940:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005944:	f7fa fca8 	bl	8000298 <__aeabi_dsub>
 8005948:	3530      	adds	r5, #48	@ 0x30
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005952:	f806 5b01 	strb.w	r5, [r6], #1
 8005956:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800595a:	f7fb f8c7 	bl	8000aec <__aeabi_dcmplt>
 800595e:	2800      	cmp	r0, #0
 8005960:	d171      	bne.n	8005a46 <_dtoa_r+0x65e>
 8005962:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005966:	4911      	ldr	r1, [pc, #68]	@ (80059ac <_dtoa_r+0x5c4>)
 8005968:	2000      	movs	r0, #0
 800596a:	f7fa fc95 	bl	8000298 <__aeabi_dsub>
 800596e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005972:	f7fb f8bb 	bl	8000aec <__aeabi_dcmplt>
 8005976:	2800      	cmp	r0, #0
 8005978:	f040 8095 	bne.w	8005aa6 <_dtoa_r+0x6be>
 800597c:	42a6      	cmp	r6, r4
 800597e:	f43f af50 	beq.w	8005822 <_dtoa_r+0x43a>
 8005982:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005986:	4b0a      	ldr	r3, [pc, #40]	@ (80059b0 <_dtoa_r+0x5c8>)
 8005988:	2200      	movs	r2, #0
 800598a:	f7fa fe3d 	bl	8000608 <__aeabi_dmul>
 800598e:	4b08      	ldr	r3, [pc, #32]	@ (80059b0 <_dtoa_r+0x5c8>)
 8005990:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005994:	2200      	movs	r2, #0
 8005996:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800599a:	f7fa fe35 	bl	8000608 <__aeabi_dmul>
 800599e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a2:	e7c4      	b.n	800592e <_dtoa_r+0x546>
 80059a4:	0800d980 	.word	0x0800d980
 80059a8:	0800d958 	.word	0x0800d958
 80059ac:	3ff00000 	.word	0x3ff00000
 80059b0:	40240000 	.word	0x40240000
 80059b4:	401c0000 	.word	0x401c0000
 80059b8:	40140000 	.word	0x40140000
 80059bc:	3fe00000 	.word	0x3fe00000
 80059c0:	4631      	mov	r1, r6
 80059c2:	4628      	mov	r0, r5
 80059c4:	f7fa fe20 	bl	8000608 <__aeabi_dmul>
 80059c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80059ce:	4656      	mov	r6, sl
 80059d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d4:	f7fb f8c8 	bl	8000b68 <__aeabi_d2iz>
 80059d8:	4605      	mov	r5, r0
 80059da:	f7fa fdab 	bl	8000534 <__aeabi_i2d>
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059e6:	f7fa fc57 	bl	8000298 <__aeabi_dsub>
 80059ea:	3530      	adds	r5, #48	@ 0x30
 80059ec:	f806 5b01 	strb.w	r5, [r6], #1
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	42a6      	cmp	r6, r4
 80059f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059fa:	f04f 0200 	mov.w	r2, #0
 80059fe:	d124      	bne.n	8005a4a <_dtoa_r+0x662>
 8005a00:	4bac      	ldr	r3, [pc, #688]	@ (8005cb4 <_dtoa_r+0x8cc>)
 8005a02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a06:	f7fa fc49 	bl	800029c <__adddf3>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a12:	f7fb f889 	bl	8000b28 <__aeabi_dcmpgt>
 8005a16:	2800      	cmp	r0, #0
 8005a18:	d145      	bne.n	8005aa6 <_dtoa_r+0x6be>
 8005a1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a1e:	49a5      	ldr	r1, [pc, #660]	@ (8005cb4 <_dtoa_r+0x8cc>)
 8005a20:	2000      	movs	r0, #0
 8005a22:	f7fa fc39 	bl	8000298 <__aeabi_dsub>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a2e:	f7fb f85d 	bl	8000aec <__aeabi_dcmplt>
 8005a32:	2800      	cmp	r0, #0
 8005a34:	f43f aef5 	beq.w	8005822 <_dtoa_r+0x43a>
 8005a38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005a3a:	1e73      	subs	r3, r6, #1
 8005a3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005a3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005a42:	2b30      	cmp	r3, #48	@ 0x30
 8005a44:	d0f8      	beq.n	8005a38 <_dtoa_r+0x650>
 8005a46:	9f04      	ldr	r7, [sp, #16]
 8005a48:	e73e      	b.n	80058c8 <_dtoa_r+0x4e0>
 8005a4a:	4b9b      	ldr	r3, [pc, #620]	@ (8005cb8 <_dtoa_r+0x8d0>)
 8005a4c:	f7fa fddc 	bl	8000608 <__aeabi_dmul>
 8005a50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a54:	e7bc      	b.n	80059d0 <_dtoa_r+0x5e8>
 8005a56:	d10c      	bne.n	8005a72 <_dtoa_r+0x68a>
 8005a58:	4b98      	ldr	r3, [pc, #608]	@ (8005cbc <_dtoa_r+0x8d4>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a60:	f7fa fdd2 	bl	8000608 <__aeabi_dmul>
 8005a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a68:	f7fb f854 	bl	8000b14 <__aeabi_dcmpge>
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	f000 8157 	beq.w	8005d20 <_dtoa_r+0x938>
 8005a72:	2400      	movs	r4, #0
 8005a74:	4625      	mov	r5, r4
 8005a76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	9304      	str	r3, [sp, #16]
 8005a7c:	4656      	mov	r6, sl
 8005a7e:	2700      	movs	r7, #0
 8005a80:	4621      	mov	r1, r4
 8005a82:	4658      	mov	r0, fp
 8005a84:	f000 fbb4 	bl	80061f0 <_Bfree>
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	d0dc      	beq.n	8005a46 <_dtoa_r+0x65e>
 8005a8c:	b12f      	cbz	r7, 8005a9a <_dtoa_r+0x6b2>
 8005a8e:	42af      	cmp	r7, r5
 8005a90:	d003      	beq.n	8005a9a <_dtoa_r+0x6b2>
 8005a92:	4639      	mov	r1, r7
 8005a94:	4658      	mov	r0, fp
 8005a96:	f000 fbab 	bl	80061f0 <_Bfree>
 8005a9a:	4629      	mov	r1, r5
 8005a9c:	4658      	mov	r0, fp
 8005a9e:	f000 fba7 	bl	80061f0 <_Bfree>
 8005aa2:	e7d0      	b.n	8005a46 <_dtoa_r+0x65e>
 8005aa4:	9704      	str	r7, [sp, #16]
 8005aa6:	4633      	mov	r3, r6
 8005aa8:	461e      	mov	r6, r3
 8005aaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005aae:	2a39      	cmp	r2, #57	@ 0x39
 8005ab0:	d107      	bne.n	8005ac2 <_dtoa_r+0x6da>
 8005ab2:	459a      	cmp	sl, r3
 8005ab4:	d1f8      	bne.n	8005aa8 <_dtoa_r+0x6c0>
 8005ab6:	9a04      	ldr	r2, [sp, #16]
 8005ab8:	3201      	adds	r2, #1
 8005aba:	9204      	str	r2, [sp, #16]
 8005abc:	2230      	movs	r2, #48	@ 0x30
 8005abe:	f88a 2000 	strb.w	r2, [sl]
 8005ac2:	781a      	ldrb	r2, [r3, #0]
 8005ac4:	3201      	adds	r2, #1
 8005ac6:	701a      	strb	r2, [r3, #0]
 8005ac8:	e7bd      	b.n	8005a46 <_dtoa_r+0x65e>
 8005aca:	4b7b      	ldr	r3, [pc, #492]	@ (8005cb8 <_dtoa_r+0x8d0>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	f7fa fd9b 	bl	8000608 <__aeabi_dmul>
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	4604      	mov	r4, r0
 8005ad8:	460d      	mov	r5, r1
 8005ada:	f7fa fffd 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	f43f aebb 	beq.w	800585a <_dtoa_r+0x472>
 8005ae4:	e6f0      	b.n	80058c8 <_dtoa_r+0x4e0>
 8005ae6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005ae8:	2a00      	cmp	r2, #0
 8005aea:	f000 80db 	beq.w	8005ca4 <_dtoa_r+0x8bc>
 8005aee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005af0:	2a01      	cmp	r2, #1
 8005af2:	f300 80bf 	bgt.w	8005c74 <_dtoa_r+0x88c>
 8005af6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005af8:	2a00      	cmp	r2, #0
 8005afa:	f000 80b7 	beq.w	8005c6c <_dtoa_r+0x884>
 8005afe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005b02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b04:	4646      	mov	r6, r8
 8005b06:	9a08      	ldr	r2, [sp, #32]
 8005b08:	2101      	movs	r1, #1
 8005b0a:	441a      	add	r2, r3
 8005b0c:	4658      	mov	r0, fp
 8005b0e:	4498      	add	r8, r3
 8005b10:	9208      	str	r2, [sp, #32]
 8005b12:	f000 fc6b 	bl	80063ec <__i2b>
 8005b16:	4605      	mov	r5, r0
 8005b18:	b15e      	cbz	r6, 8005b32 <_dtoa_r+0x74a>
 8005b1a:	9b08      	ldr	r3, [sp, #32]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	dd08      	ble.n	8005b32 <_dtoa_r+0x74a>
 8005b20:	42b3      	cmp	r3, r6
 8005b22:	9a08      	ldr	r2, [sp, #32]
 8005b24:	bfa8      	it	ge
 8005b26:	4633      	movge	r3, r6
 8005b28:	eba8 0803 	sub.w	r8, r8, r3
 8005b2c:	1af6      	subs	r6, r6, r3
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	9308      	str	r3, [sp, #32]
 8005b32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b34:	b1f3      	cbz	r3, 8005b74 <_dtoa_r+0x78c>
 8005b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 80b7 	beq.w	8005cac <_dtoa_r+0x8c4>
 8005b3e:	b18c      	cbz	r4, 8005b64 <_dtoa_r+0x77c>
 8005b40:	4629      	mov	r1, r5
 8005b42:	4622      	mov	r2, r4
 8005b44:	4658      	mov	r0, fp
 8005b46:	f000 fd11 	bl	800656c <__pow5mult>
 8005b4a:	464a      	mov	r2, r9
 8005b4c:	4601      	mov	r1, r0
 8005b4e:	4605      	mov	r5, r0
 8005b50:	4658      	mov	r0, fp
 8005b52:	f000 fc61 	bl	8006418 <__multiply>
 8005b56:	4649      	mov	r1, r9
 8005b58:	9004      	str	r0, [sp, #16]
 8005b5a:	4658      	mov	r0, fp
 8005b5c:	f000 fb48 	bl	80061f0 <_Bfree>
 8005b60:	9b04      	ldr	r3, [sp, #16]
 8005b62:	4699      	mov	r9, r3
 8005b64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b66:	1b1a      	subs	r2, r3, r4
 8005b68:	d004      	beq.n	8005b74 <_dtoa_r+0x78c>
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fcfd 	bl	800656c <__pow5mult>
 8005b72:	4681      	mov	r9, r0
 8005b74:	2101      	movs	r1, #1
 8005b76:	4658      	mov	r0, fp
 8005b78:	f000 fc38 	bl	80063ec <__i2b>
 8005b7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b7e:	4604      	mov	r4, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f000 81cf 	beq.w	8005f24 <_dtoa_r+0xb3c>
 8005b86:	461a      	mov	r2, r3
 8005b88:	4601      	mov	r1, r0
 8005b8a:	4658      	mov	r0, fp
 8005b8c:	f000 fcee 	bl	800656c <__pow5mult>
 8005b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	4604      	mov	r4, r0
 8005b96:	f300 8095 	bgt.w	8005cc4 <_dtoa_r+0x8dc>
 8005b9a:	9b02      	ldr	r3, [sp, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f040 8087 	bne.w	8005cb0 <_dtoa_r+0x8c8>
 8005ba2:	9b03      	ldr	r3, [sp, #12]
 8005ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f040 8089 	bne.w	8005cc0 <_dtoa_r+0x8d8>
 8005bae:	9b03      	ldr	r3, [sp, #12]
 8005bb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bb4:	0d1b      	lsrs	r3, r3, #20
 8005bb6:	051b      	lsls	r3, r3, #20
 8005bb8:	b12b      	cbz	r3, 8005bc6 <_dtoa_r+0x7de>
 8005bba:	9b08      	ldr	r3, [sp, #32]
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	9308      	str	r3, [sp, #32]
 8005bc0:	f108 0801 	add.w	r8, r8, #1
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 81b0 	beq.w	8005f30 <_dtoa_r+0xb48>
 8005bd0:	6923      	ldr	r3, [r4, #16]
 8005bd2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005bd6:	6918      	ldr	r0, [r3, #16]
 8005bd8:	f000 fbbc 	bl	8006354 <__hi0bits>
 8005bdc:	f1c0 0020 	rsb	r0, r0, #32
 8005be0:	9b08      	ldr	r3, [sp, #32]
 8005be2:	4418      	add	r0, r3
 8005be4:	f010 001f 	ands.w	r0, r0, #31
 8005be8:	d077      	beq.n	8005cda <_dtoa_r+0x8f2>
 8005bea:	f1c0 0320 	rsb	r3, r0, #32
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	dd6b      	ble.n	8005cca <_dtoa_r+0x8e2>
 8005bf2:	9b08      	ldr	r3, [sp, #32]
 8005bf4:	f1c0 001c 	rsb	r0, r0, #28
 8005bf8:	4403      	add	r3, r0
 8005bfa:	4480      	add	r8, r0
 8005bfc:	4406      	add	r6, r0
 8005bfe:	9308      	str	r3, [sp, #32]
 8005c00:	f1b8 0f00 	cmp.w	r8, #0
 8005c04:	dd05      	ble.n	8005c12 <_dtoa_r+0x82a>
 8005c06:	4649      	mov	r1, r9
 8005c08:	4642      	mov	r2, r8
 8005c0a:	4658      	mov	r0, fp
 8005c0c:	f000 fd08 	bl	8006620 <__lshift>
 8005c10:	4681      	mov	r9, r0
 8005c12:	9b08      	ldr	r3, [sp, #32]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	dd05      	ble.n	8005c24 <_dtoa_r+0x83c>
 8005c18:	4621      	mov	r1, r4
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	4658      	mov	r0, fp
 8005c1e:	f000 fcff 	bl	8006620 <__lshift>
 8005c22:	4604      	mov	r4, r0
 8005c24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d059      	beq.n	8005cde <_dtoa_r+0x8f6>
 8005c2a:	4621      	mov	r1, r4
 8005c2c:	4648      	mov	r0, r9
 8005c2e:	f000 fd63 	bl	80066f8 <__mcmp>
 8005c32:	2800      	cmp	r0, #0
 8005c34:	da53      	bge.n	8005cde <_dtoa_r+0x8f6>
 8005c36:	1e7b      	subs	r3, r7, #1
 8005c38:	9304      	str	r3, [sp, #16]
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	220a      	movs	r2, #10
 8005c40:	4658      	mov	r0, fp
 8005c42:	f000 faf7 	bl	8006234 <__multadd>
 8005c46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c48:	4681      	mov	r9, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 8172 	beq.w	8005f34 <_dtoa_r+0xb4c>
 8005c50:	2300      	movs	r3, #0
 8005c52:	4629      	mov	r1, r5
 8005c54:	220a      	movs	r2, #10
 8005c56:	4658      	mov	r0, fp
 8005c58:	f000 faec 	bl	8006234 <__multadd>
 8005c5c:	9b00      	ldr	r3, [sp, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	4605      	mov	r5, r0
 8005c62:	dc67      	bgt.n	8005d34 <_dtoa_r+0x94c>
 8005c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	dc41      	bgt.n	8005cee <_dtoa_r+0x906>
 8005c6a:	e063      	b.n	8005d34 <_dtoa_r+0x94c>
 8005c6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005c6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c72:	e746      	b.n	8005b02 <_dtoa_r+0x71a>
 8005c74:	9b07      	ldr	r3, [sp, #28]
 8005c76:	1e5c      	subs	r4, r3, #1
 8005c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c7a:	42a3      	cmp	r3, r4
 8005c7c:	bfbf      	itttt	lt
 8005c7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005c80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005c82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005c84:	1ae3      	sublt	r3, r4, r3
 8005c86:	bfb4      	ite	lt
 8005c88:	18d2      	addlt	r2, r2, r3
 8005c8a:	1b1c      	subge	r4, r3, r4
 8005c8c:	9b07      	ldr	r3, [sp, #28]
 8005c8e:	bfbc      	itt	lt
 8005c90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005c92:	2400      	movlt	r4, #0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	bfb5      	itete	lt
 8005c98:	eba8 0603 	sublt.w	r6, r8, r3
 8005c9c:	9b07      	ldrge	r3, [sp, #28]
 8005c9e:	2300      	movlt	r3, #0
 8005ca0:	4646      	movge	r6, r8
 8005ca2:	e730      	b.n	8005b06 <_dtoa_r+0x71e>
 8005ca4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ca6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ca8:	4646      	mov	r6, r8
 8005caa:	e735      	b.n	8005b18 <_dtoa_r+0x730>
 8005cac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cae:	e75c      	b.n	8005b6a <_dtoa_r+0x782>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	e788      	b.n	8005bc6 <_dtoa_r+0x7de>
 8005cb4:	3fe00000 	.word	0x3fe00000
 8005cb8:	40240000 	.word	0x40240000
 8005cbc:	40140000 	.word	0x40140000
 8005cc0:	9b02      	ldr	r3, [sp, #8]
 8005cc2:	e780      	b.n	8005bc6 <_dtoa_r+0x7de>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cc8:	e782      	b.n	8005bd0 <_dtoa_r+0x7e8>
 8005cca:	d099      	beq.n	8005c00 <_dtoa_r+0x818>
 8005ccc:	9a08      	ldr	r2, [sp, #32]
 8005cce:	331c      	adds	r3, #28
 8005cd0:	441a      	add	r2, r3
 8005cd2:	4498      	add	r8, r3
 8005cd4:	441e      	add	r6, r3
 8005cd6:	9208      	str	r2, [sp, #32]
 8005cd8:	e792      	b.n	8005c00 <_dtoa_r+0x818>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	e7f6      	b.n	8005ccc <_dtoa_r+0x8e4>
 8005cde:	9b07      	ldr	r3, [sp, #28]
 8005ce0:	9704      	str	r7, [sp, #16]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	dc20      	bgt.n	8005d28 <_dtoa_r+0x940>
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	dd1e      	ble.n	8005d2c <_dtoa_r+0x944>
 8005cee:	9b00      	ldr	r3, [sp, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f47f aec0 	bne.w	8005a76 <_dtoa_r+0x68e>
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	2205      	movs	r2, #5
 8005cfa:	4658      	mov	r0, fp
 8005cfc:	f000 fa9a 	bl	8006234 <__multadd>
 8005d00:	4601      	mov	r1, r0
 8005d02:	4604      	mov	r4, r0
 8005d04:	4648      	mov	r0, r9
 8005d06:	f000 fcf7 	bl	80066f8 <__mcmp>
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	f77f aeb3 	ble.w	8005a76 <_dtoa_r+0x68e>
 8005d10:	4656      	mov	r6, sl
 8005d12:	2331      	movs	r3, #49	@ 0x31
 8005d14:	f806 3b01 	strb.w	r3, [r6], #1
 8005d18:	9b04      	ldr	r3, [sp, #16]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	9304      	str	r3, [sp, #16]
 8005d1e:	e6ae      	b.n	8005a7e <_dtoa_r+0x696>
 8005d20:	9c07      	ldr	r4, [sp, #28]
 8005d22:	9704      	str	r7, [sp, #16]
 8005d24:	4625      	mov	r5, r4
 8005d26:	e7f3      	b.n	8005d10 <_dtoa_r+0x928>
 8005d28:	9b07      	ldr	r3, [sp, #28]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 8104 	beq.w	8005f3c <_dtoa_r+0xb54>
 8005d34:	2e00      	cmp	r6, #0
 8005d36:	dd05      	ble.n	8005d44 <_dtoa_r+0x95c>
 8005d38:	4629      	mov	r1, r5
 8005d3a:	4632      	mov	r2, r6
 8005d3c:	4658      	mov	r0, fp
 8005d3e:	f000 fc6f 	bl	8006620 <__lshift>
 8005d42:	4605      	mov	r5, r0
 8005d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d05a      	beq.n	8005e00 <_dtoa_r+0xa18>
 8005d4a:	6869      	ldr	r1, [r5, #4]
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f000 fa0f 	bl	8006170 <_Balloc>
 8005d52:	4606      	mov	r6, r0
 8005d54:	b928      	cbnz	r0, 8005d62 <_dtoa_r+0x97a>
 8005d56:	4b84      	ldr	r3, [pc, #528]	@ (8005f68 <_dtoa_r+0xb80>)
 8005d58:	4602      	mov	r2, r0
 8005d5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d5e:	f7ff bb5a 	b.w	8005416 <_dtoa_r+0x2e>
 8005d62:	692a      	ldr	r2, [r5, #16]
 8005d64:	3202      	adds	r2, #2
 8005d66:	0092      	lsls	r2, r2, #2
 8005d68:	f105 010c 	add.w	r1, r5, #12
 8005d6c:	300c      	adds	r0, #12
 8005d6e:	f001 fef9 	bl	8007b64 <memcpy>
 8005d72:	2201      	movs	r2, #1
 8005d74:	4631      	mov	r1, r6
 8005d76:	4658      	mov	r0, fp
 8005d78:	f000 fc52 	bl	8006620 <__lshift>
 8005d7c:	f10a 0301 	add.w	r3, sl, #1
 8005d80:	9307      	str	r3, [sp, #28]
 8005d82:	9b00      	ldr	r3, [sp, #0]
 8005d84:	4453      	add	r3, sl
 8005d86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d88:	9b02      	ldr	r3, [sp, #8]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	462f      	mov	r7, r5
 8005d90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d92:	4605      	mov	r5, r0
 8005d94:	9b07      	ldr	r3, [sp, #28]
 8005d96:	4621      	mov	r1, r4
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	4648      	mov	r0, r9
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	f7ff fa9b 	bl	80052d8 <quorem>
 8005da2:	4639      	mov	r1, r7
 8005da4:	9002      	str	r0, [sp, #8]
 8005da6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005daa:	4648      	mov	r0, r9
 8005dac:	f000 fca4 	bl	80066f8 <__mcmp>
 8005db0:	462a      	mov	r2, r5
 8005db2:	9008      	str	r0, [sp, #32]
 8005db4:	4621      	mov	r1, r4
 8005db6:	4658      	mov	r0, fp
 8005db8:	f000 fcba 	bl	8006730 <__mdiff>
 8005dbc:	68c2      	ldr	r2, [r0, #12]
 8005dbe:	4606      	mov	r6, r0
 8005dc0:	bb02      	cbnz	r2, 8005e04 <_dtoa_r+0xa1c>
 8005dc2:	4601      	mov	r1, r0
 8005dc4:	4648      	mov	r0, r9
 8005dc6:	f000 fc97 	bl	80066f8 <__mcmp>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	4631      	mov	r1, r6
 8005dce:	4658      	mov	r0, fp
 8005dd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8005dd2:	f000 fa0d 	bl	80061f0 <_Bfree>
 8005dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dda:	9e07      	ldr	r6, [sp, #28]
 8005ddc:	ea43 0102 	orr.w	r1, r3, r2
 8005de0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005de2:	4319      	orrs	r1, r3
 8005de4:	d110      	bne.n	8005e08 <_dtoa_r+0xa20>
 8005de6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005dea:	d029      	beq.n	8005e40 <_dtoa_r+0xa58>
 8005dec:	9b08      	ldr	r3, [sp, #32]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	dd02      	ble.n	8005df8 <_dtoa_r+0xa10>
 8005df2:	9b02      	ldr	r3, [sp, #8]
 8005df4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005df8:	9b00      	ldr	r3, [sp, #0]
 8005dfa:	f883 8000 	strb.w	r8, [r3]
 8005dfe:	e63f      	b.n	8005a80 <_dtoa_r+0x698>
 8005e00:	4628      	mov	r0, r5
 8005e02:	e7bb      	b.n	8005d7c <_dtoa_r+0x994>
 8005e04:	2201      	movs	r2, #1
 8005e06:	e7e1      	b.n	8005dcc <_dtoa_r+0x9e4>
 8005e08:	9b08      	ldr	r3, [sp, #32]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	db04      	blt.n	8005e18 <_dtoa_r+0xa30>
 8005e0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e10:	430b      	orrs	r3, r1
 8005e12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e14:	430b      	orrs	r3, r1
 8005e16:	d120      	bne.n	8005e5a <_dtoa_r+0xa72>
 8005e18:	2a00      	cmp	r2, #0
 8005e1a:	dded      	ble.n	8005df8 <_dtoa_r+0xa10>
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	2201      	movs	r2, #1
 8005e20:	4658      	mov	r0, fp
 8005e22:	f000 fbfd 	bl	8006620 <__lshift>
 8005e26:	4621      	mov	r1, r4
 8005e28:	4681      	mov	r9, r0
 8005e2a:	f000 fc65 	bl	80066f8 <__mcmp>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	dc03      	bgt.n	8005e3a <_dtoa_r+0xa52>
 8005e32:	d1e1      	bne.n	8005df8 <_dtoa_r+0xa10>
 8005e34:	f018 0f01 	tst.w	r8, #1
 8005e38:	d0de      	beq.n	8005df8 <_dtoa_r+0xa10>
 8005e3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e3e:	d1d8      	bne.n	8005df2 <_dtoa_r+0xa0a>
 8005e40:	9a00      	ldr	r2, [sp, #0]
 8005e42:	2339      	movs	r3, #57	@ 0x39
 8005e44:	7013      	strb	r3, [r2, #0]
 8005e46:	4633      	mov	r3, r6
 8005e48:	461e      	mov	r6, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e50:	2a39      	cmp	r2, #57	@ 0x39
 8005e52:	d052      	beq.n	8005efa <_dtoa_r+0xb12>
 8005e54:	3201      	adds	r2, #1
 8005e56:	701a      	strb	r2, [r3, #0]
 8005e58:	e612      	b.n	8005a80 <_dtoa_r+0x698>
 8005e5a:	2a00      	cmp	r2, #0
 8005e5c:	dd07      	ble.n	8005e6e <_dtoa_r+0xa86>
 8005e5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005e62:	d0ed      	beq.n	8005e40 <_dtoa_r+0xa58>
 8005e64:	9a00      	ldr	r2, [sp, #0]
 8005e66:	f108 0301 	add.w	r3, r8, #1
 8005e6a:	7013      	strb	r3, [r2, #0]
 8005e6c:	e608      	b.n	8005a80 <_dtoa_r+0x698>
 8005e6e:	9b07      	ldr	r3, [sp, #28]
 8005e70:	9a07      	ldr	r2, [sp, #28]
 8005e72:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005e76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d028      	beq.n	8005ece <_dtoa_r+0xae6>
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	2300      	movs	r3, #0
 8005e80:	220a      	movs	r2, #10
 8005e82:	4658      	mov	r0, fp
 8005e84:	f000 f9d6 	bl	8006234 <__multadd>
 8005e88:	42af      	cmp	r7, r5
 8005e8a:	4681      	mov	r9, r0
 8005e8c:	f04f 0300 	mov.w	r3, #0
 8005e90:	f04f 020a 	mov.w	r2, #10
 8005e94:	4639      	mov	r1, r7
 8005e96:	4658      	mov	r0, fp
 8005e98:	d107      	bne.n	8005eaa <_dtoa_r+0xac2>
 8005e9a:	f000 f9cb 	bl	8006234 <__multadd>
 8005e9e:	4607      	mov	r7, r0
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	9b07      	ldr	r3, [sp, #28]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	9307      	str	r3, [sp, #28]
 8005ea8:	e774      	b.n	8005d94 <_dtoa_r+0x9ac>
 8005eaa:	f000 f9c3 	bl	8006234 <__multadd>
 8005eae:	4629      	mov	r1, r5
 8005eb0:	4607      	mov	r7, r0
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	220a      	movs	r2, #10
 8005eb6:	4658      	mov	r0, fp
 8005eb8:	f000 f9bc 	bl	8006234 <__multadd>
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	e7f0      	b.n	8005ea2 <_dtoa_r+0xaba>
 8005ec0:	9b00      	ldr	r3, [sp, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bfcc      	ite	gt
 8005ec6:	461e      	movgt	r6, r3
 8005ec8:	2601      	movle	r6, #1
 8005eca:	4456      	add	r6, sl
 8005ecc:	2700      	movs	r7, #0
 8005ece:	4649      	mov	r1, r9
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	4658      	mov	r0, fp
 8005ed4:	f000 fba4 	bl	8006620 <__lshift>
 8005ed8:	4621      	mov	r1, r4
 8005eda:	4681      	mov	r9, r0
 8005edc:	f000 fc0c 	bl	80066f8 <__mcmp>
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	dcb0      	bgt.n	8005e46 <_dtoa_r+0xa5e>
 8005ee4:	d102      	bne.n	8005eec <_dtoa_r+0xb04>
 8005ee6:	f018 0f01 	tst.w	r8, #1
 8005eea:	d1ac      	bne.n	8005e46 <_dtoa_r+0xa5e>
 8005eec:	4633      	mov	r3, r6
 8005eee:	461e      	mov	r6, r3
 8005ef0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ef4:	2a30      	cmp	r2, #48	@ 0x30
 8005ef6:	d0fa      	beq.n	8005eee <_dtoa_r+0xb06>
 8005ef8:	e5c2      	b.n	8005a80 <_dtoa_r+0x698>
 8005efa:	459a      	cmp	sl, r3
 8005efc:	d1a4      	bne.n	8005e48 <_dtoa_r+0xa60>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	3301      	adds	r3, #1
 8005f02:	9304      	str	r3, [sp, #16]
 8005f04:	2331      	movs	r3, #49	@ 0x31
 8005f06:	f88a 3000 	strb.w	r3, [sl]
 8005f0a:	e5b9      	b.n	8005a80 <_dtoa_r+0x698>
 8005f0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005f6c <_dtoa_r+0xb84>
 8005f12:	b11b      	cbz	r3, 8005f1c <_dtoa_r+0xb34>
 8005f14:	f10a 0308 	add.w	r3, sl, #8
 8005f18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005f1a:	6013      	str	r3, [r2, #0]
 8005f1c:	4650      	mov	r0, sl
 8005f1e:	b019      	add	sp, #100	@ 0x64
 8005f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	f77f ae37 	ble.w	8005b9a <_dtoa_r+0x7b2>
 8005f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f30:	2001      	movs	r0, #1
 8005f32:	e655      	b.n	8005be0 <_dtoa_r+0x7f8>
 8005f34:	9b00      	ldr	r3, [sp, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f77f aed6 	ble.w	8005ce8 <_dtoa_r+0x900>
 8005f3c:	4656      	mov	r6, sl
 8005f3e:	4621      	mov	r1, r4
 8005f40:	4648      	mov	r0, r9
 8005f42:	f7ff f9c9 	bl	80052d8 <quorem>
 8005f46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f4a:	f806 8b01 	strb.w	r8, [r6], #1
 8005f4e:	9b00      	ldr	r3, [sp, #0]
 8005f50:	eba6 020a 	sub.w	r2, r6, sl
 8005f54:	4293      	cmp	r3, r2
 8005f56:	ddb3      	ble.n	8005ec0 <_dtoa_r+0xad8>
 8005f58:	4649      	mov	r1, r9
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	220a      	movs	r2, #10
 8005f5e:	4658      	mov	r0, fp
 8005f60:	f000 f968 	bl	8006234 <__multadd>
 8005f64:	4681      	mov	r9, r0
 8005f66:	e7ea      	b.n	8005f3e <_dtoa_r+0xb56>
 8005f68:	0800d8de 	.word	0x0800d8de
 8005f6c:	0800d862 	.word	0x0800d862

08005f70 <_free_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	4605      	mov	r5, r0
 8005f74:	2900      	cmp	r1, #0
 8005f76:	d041      	beq.n	8005ffc <_free_r+0x8c>
 8005f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f7c:	1f0c      	subs	r4, r1, #4
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	bfb8      	it	lt
 8005f82:	18e4      	addlt	r4, r4, r3
 8005f84:	f000 f8e8 	bl	8006158 <__malloc_lock>
 8005f88:	4a1d      	ldr	r2, [pc, #116]	@ (8006000 <_free_r+0x90>)
 8005f8a:	6813      	ldr	r3, [r2, #0]
 8005f8c:	b933      	cbnz	r3, 8005f9c <_free_r+0x2c>
 8005f8e:	6063      	str	r3, [r4, #4]
 8005f90:	6014      	str	r4, [r2, #0]
 8005f92:	4628      	mov	r0, r5
 8005f94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f98:	f000 b8e4 	b.w	8006164 <__malloc_unlock>
 8005f9c:	42a3      	cmp	r3, r4
 8005f9e:	d908      	bls.n	8005fb2 <_free_r+0x42>
 8005fa0:	6820      	ldr	r0, [r4, #0]
 8005fa2:	1821      	adds	r1, r4, r0
 8005fa4:	428b      	cmp	r3, r1
 8005fa6:	bf01      	itttt	eq
 8005fa8:	6819      	ldreq	r1, [r3, #0]
 8005faa:	685b      	ldreq	r3, [r3, #4]
 8005fac:	1809      	addeq	r1, r1, r0
 8005fae:	6021      	streq	r1, [r4, #0]
 8005fb0:	e7ed      	b.n	8005f8e <_free_r+0x1e>
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	b10b      	cbz	r3, 8005fbc <_free_r+0x4c>
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	d9fa      	bls.n	8005fb2 <_free_r+0x42>
 8005fbc:	6811      	ldr	r1, [r2, #0]
 8005fbe:	1850      	adds	r0, r2, r1
 8005fc0:	42a0      	cmp	r0, r4
 8005fc2:	d10b      	bne.n	8005fdc <_free_r+0x6c>
 8005fc4:	6820      	ldr	r0, [r4, #0]
 8005fc6:	4401      	add	r1, r0
 8005fc8:	1850      	adds	r0, r2, r1
 8005fca:	4283      	cmp	r3, r0
 8005fcc:	6011      	str	r1, [r2, #0]
 8005fce:	d1e0      	bne.n	8005f92 <_free_r+0x22>
 8005fd0:	6818      	ldr	r0, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	6053      	str	r3, [r2, #4]
 8005fd6:	4408      	add	r0, r1
 8005fd8:	6010      	str	r0, [r2, #0]
 8005fda:	e7da      	b.n	8005f92 <_free_r+0x22>
 8005fdc:	d902      	bls.n	8005fe4 <_free_r+0x74>
 8005fde:	230c      	movs	r3, #12
 8005fe0:	602b      	str	r3, [r5, #0]
 8005fe2:	e7d6      	b.n	8005f92 <_free_r+0x22>
 8005fe4:	6820      	ldr	r0, [r4, #0]
 8005fe6:	1821      	adds	r1, r4, r0
 8005fe8:	428b      	cmp	r3, r1
 8005fea:	bf04      	itt	eq
 8005fec:	6819      	ldreq	r1, [r3, #0]
 8005fee:	685b      	ldreq	r3, [r3, #4]
 8005ff0:	6063      	str	r3, [r4, #4]
 8005ff2:	bf04      	itt	eq
 8005ff4:	1809      	addeq	r1, r1, r0
 8005ff6:	6021      	streq	r1, [r4, #0]
 8005ff8:	6054      	str	r4, [r2, #4]
 8005ffa:	e7ca      	b.n	8005f92 <_free_r+0x22>
 8005ffc:	bd38      	pop	{r3, r4, r5, pc}
 8005ffe:	bf00      	nop
 8006000:	2000060c 	.word	0x2000060c

08006004 <malloc>:
 8006004:	4b02      	ldr	r3, [pc, #8]	@ (8006010 <malloc+0xc>)
 8006006:	4601      	mov	r1, r0
 8006008:	6818      	ldr	r0, [r3, #0]
 800600a:	f000 b825 	b.w	8006058 <_malloc_r>
 800600e:	bf00      	nop
 8006010:	20000054 	.word	0x20000054

08006014 <sbrk_aligned>:
 8006014:	b570      	push	{r4, r5, r6, lr}
 8006016:	4e0f      	ldr	r6, [pc, #60]	@ (8006054 <sbrk_aligned+0x40>)
 8006018:	460c      	mov	r4, r1
 800601a:	6831      	ldr	r1, [r6, #0]
 800601c:	4605      	mov	r5, r0
 800601e:	b911      	cbnz	r1, 8006026 <sbrk_aligned+0x12>
 8006020:	f001 fd90 	bl	8007b44 <_sbrk_r>
 8006024:	6030      	str	r0, [r6, #0]
 8006026:	4621      	mov	r1, r4
 8006028:	4628      	mov	r0, r5
 800602a:	f001 fd8b 	bl	8007b44 <_sbrk_r>
 800602e:	1c43      	adds	r3, r0, #1
 8006030:	d103      	bne.n	800603a <sbrk_aligned+0x26>
 8006032:	f04f 34ff 	mov.w	r4, #4294967295
 8006036:	4620      	mov	r0, r4
 8006038:	bd70      	pop	{r4, r5, r6, pc}
 800603a:	1cc4      	adds	r4, r0, #3
 800603c:	f024 0403 	bic.w	r4, r4, #3
 8006040:	42a0      	cmp	r0, r4
 8006042:	d0f8      	beq.n	8006036 <sbrk_aligned+0x22>
 8006044:	1a21      	subs	r1, r4, r0
 8006046:	4628      	mov	r0, r5
 8006048:	f001 fd7c 	bl	8007b44 <_sbrk_r>
 800604c:	3001      	adds	r0, #1
 800604e:	d1f2      	bne.n	8006036 <sbrk_aligned+0x22>
 8006050:	e7ef      	b.n	8006032 <sbrk_aligned+0x1e>
 8006052:	bf00      	nop
 8006054:	20000608 	.word	0x20000608

08006058 <_malloc_r>:
 8006058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800605c:	1ccd      	adds	r5, r1, #3
 800605e:	f025 0503 	bic.w	r5, r5, #3
 8006062:	3508      	adds	r5, #8
 8006064:	2d0c      	cmp	r5, #12
 8006066:	bf38      	it	cc
 8006068:	250c      	movcc	r5, #12
 800606a:	2d00      	cmp	r5, #0
 800606c:	4606      	mov	r6, r0
 800606e:	db01      	blt.n	8006074 <_malloc_r+0x1c>
 8006070:	42a9      	cmp	r1, r5
 8006072:	d904      	bls.n	800607e <_malloc_r+0x26>
 8006074:	230c      	movs	r3, #12
 8006076:	6033      	str	r3, [r6, #0]
 8006078:	2000      	movs	r0, #0
 800607a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800607e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006154 <_malloc_r+0xfc>
 8006082:	f000 f869 	bl	8006158 <__malloc_lock>
 8006086:	f8d8 3000 	ldr.w	r3, [r8]
 800608a:	461c      	mov	r4, r3
 800608c:	bb44      	cbnz	r4, 80060e0 <_malloc_r+0x88>
 800608e:	4629      	mov	r1, r5
 8006090:	4630      	mov	r0, r6
 8006092:	f7ff ffbf 	bl	8006014 <sbrk_aligned>
 8006096:	1c43      	adds	r3, r0, #1
 8006098:	4604      	mov	r4, r0
 800609a:	d158      	bne.n	800614e <_malloc_r+0xf6>
 800609c:	f8d8 4000 	ldr.w	r4, [r8]
 80060a0:	4627      	mov	r7, r4
 80060a2:	2f00      	cmp	r7, #0
 80060a4:	d143      	bne.n	800612e <_malloc_r+0xd6>
 80060a6:	2c00      	cmp	r4, #0
 80060a8:	d04b      	beq.n	8006142 <_malloc_r+0xea>
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	4639      	mov	r1, r7
 80060ae:	4630      	mov	r0, r6
 80060b0:	eb04 0903 	add.w	r9, r4, r3
 80060b4:	f001 fd46 	bl	8007b44 <_sbrk_r>
 80060b8:	4581      	cmp	r9, r0
 80060ba:	d142      	bne.n	8006142 <_malloc_r+0xea>
 80060bc:	6821      	ldr	r1, [r4, #0]
 80060be:	1a6d      	subs	r5, r5, r1
 80060c0:	4629      	mov	r1, r5
 80060c2:	4630      	mov	r0, r6
 80060c4:	f7ff ffa6 	bl	8006014 <sbrk_aligned>
 80060c8:	3001      	adds	r0, #1
 80060ca:	d03a      	beq.n	8006142 <_malloc_r+0xea>
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	442b      	add	r3, r5
 80060d0:	6023      	str	r3, [r4, #0]
 80060d2:	f8d8 3000 	ldr.w	r3, [r8]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	bb62      	cbnz	r2, 8006134 <_malloc_r+0xdc>
 80060da:	f8c8 7000 	str.w	r7, [r8]
 80060de:	e00f      	b.n	8006100 <_malloc_r+0xa8>
 80060e0:	6822      	ldr	r2, [r4, #0]
 80060e2:	1b52      	subs	r2, r2, r5
 80060e4:	d420      	bmi.n	8006128 <_malloc_r+0xd0>
 80060e6:	2a0b      	cmp	r2, #11
 80060e8:	d917      	bls.n	800611a <_malloc_r+0xc2>
 80060ea:	1961      	adds	r1, r4, r5
 80060ec:	42a3      	cmp	r3, r4
 80060ee:	6025      	str	r5, [r4, #0]
 80060f0:	bf18      	it	ne
 80060f2:	6059      	strne	r1, [r3, #4]
 80060f4:	6863      	ldr	r3, [r4, #4]
 80060f6:	bf08      	it	eq
 80060f8:	f8c8 1000 	streq.w	r1, [r8]
 80060fc:	5162      	str	r2, [r4, r5]
 80060fe:	604b      	str	r3, [r1, #4]
 8006100:	4630      	mov	r0, r6
 8006102:	f000 f82f 	bl	8006164 <__malloc_unlock>
 8006106:	f104 000b 	add.w	r0, r4, #11
 800610a:	1d23      	adds	r3, r4, #4
 800610c:	f020 0007 	bic.w	r0, r0, #7
 8006110:	1ac2      	subs	r2, r0, r3
 8006112:	bf1c      	itt	ne
 8006114:	1a1b      	subne	r3, r3, r0
 8006116:	50a3      	strne	r3, [r4, r2]
 8006118:	e7af      	b.n	800607a <_malloc_r+0x22>
 800611a:	6862      	ldr	r2, [r4, #4]
 800611c:	42a3      	cmp	r3, r4
 800611e:	bf0c      	ite	eq
 8006120:	f8c8 2000 	streq.w	r2, [r8]
 8006124:	605a      	strne	r2, [r3, #4]
 8006126:	e7eb      	b.n	8006100 <_malloc_r+0xa8>
 8006128:	4623      	mov	r3, r4
 800612a:	6864      	ldr	r4, [r4, #4]
 800612c:	e7ae      	b.n	800608c <_malloc_r+0x34>
 800612e:	463c      	mov	r4, r7
 8006130:	687f      	ldr	r7, [r7, #4]
 8006132:	e7b6      	b.n	80060a2 <_malloc_r+0x4a>
 8006134:	461a      	mov	r2, r3
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	42a3      	cmp	r3, r4
 800613a:	d1fb      	bne.n	8006134 <_malloc_r+0xdc>
 800613c:	2300      	movs	r3, #0
 800613e:	6053      	str	r3, [r2, #4]
 8006140:	e7de      	b.n	8006100 <_malloc_r+0xa8>
 8006142:	230c      	movs	r3, #12
 8006144:	6033      	str	r3, [r6, #0]
 8006146:	4630      	mov	r0, r6
 8006148:	f000 f80c 	bl	8006164 <__malloc_unlock>
 800614c:	e794      	b.n	8006078 <_malloc_r+0x20>
 800614e:	6005      	str	r5, [r0, #0]
 8006150:	e7d6      	b.n	8006100 <_malloc_r+0xa8>
 8006152:	bf00      	nop
 8006154:	2000060c 	.word	0x2000060c

08006158 <__malloc_lock>:
 8006158:	4801      	ldr	r0, [pc, #4]	@ (8006160 <__malloc_lock+0x8>)
 800615a:	f7ff b8b4 	b.w	80052c6 <__retarget_lock_acquire_recursive>
 800615e:	bf00      	nop
 8006160:	20000604 	.word	0x20000604

08006164 <__malloc_unlock>:
 8006164:	4801      	ldr	r0, [pc, #4]	@ (800616c <__malloc_unlock+0x8>)
 8006166:	f7ff b8af 	b.w	80052c8 <__retarget_lock_release_recursive>
 800616a:	bf00      	nop
 800616c:	20000604 	.word	0x20000604

08006170 <_Balloc>:
 8006170:	b570      	push	{r4, r5, r6, lr}
 8006172:	69c6      	ldr	r6, [r0, #28]
 8006174:	4604      	mov	r4, r0
 8006176:	460d      	mov	r5, r1
 8006178:	b976      	cbnz	r6, 8006198 <_Balloc+0x28>
 800617a:	2010      	movs	r0, #16
 800617c:	f7ff ff42 	bl	8006004 <malloc>
 8006180:	4602      	mov	r2, r0
 8006182:	61e0      	str	r0, [r4, #28]
 8006184:	b920      	cbnz	r0, 8006190 <_Balloc+0x20>
 8006186:	4b18      	ldr	r3, [pc, #96]	@ (80061e8 <_Balloc+0x78>)
 8006188:	4818      	ldr	r0, [pc, #96]	@ (80061ec <_Balloc+0x7c>)
 800618a:	216b      	movs	r1, #107	@ 0x6b
 800618c:	f001 fd00 	bl	8007b90 <__assert_func>
 8006190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006194:	6006      	str	r6, [r0, #0]
 8006196:	60c6      	str	r6, [r0, #12]
 8006198:	69e6      	ldr	r6, [r4, #28]
 800619a:	68f3      	ldr	r3, [r6, #12]
 800619c:	b183      	cbz	r3, 80061c0 <_Balloc+0x50>
 800619e:	69e3      	ldr	r3, [r4, #28]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061a6:	b9b8      	cbnz	r0, 80061d8 <_Balloc+0x68>
 80061a8:	2101      	movs	r1, #1
 80061aa:	fa01 f605 	lsl.w	r6, r1, r5
 80061ae:	1d72      	adds	r2, r6, #5
 80061b0:	0092      	lsls	r2, r2, #2
 80061b2:	4620      	mov	r0, r4
 80061b4:	f001 fd0a 	bl	8007bcc <_calloc_r>
 80061b8:	b160      	cbz	r0, 80061d4 <_Balloc+0x64>
 80061ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061be:	e00e      	b.n	80061de <_Balloc+0x6e>
 80061c0:	2221      	movs	r2, #33	@ 0x21
 80061c2:	2104      	movs	r1, #4
 80061c4:	4620      	mov	r0, r4
 80061c6:	f001 fd01 	bl	8007bcc <_calloc_r>
 80061ca:	69e3      	ldr	r3, [r4, #28]
 80061cc:	60f0      	str	r0, [r6, #12]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e4      	bne.n	800619e <_Balloc+0x2e>
 80061d4:	2000      	movs	r0, #0
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	6802      	ldr	r2, [r0, #0]
 80061da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061de:	2300      	movs	r3, #0
 80061e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061e4:	e7f7      	b.n	80061d6 <_Balloc+0x66>
 80061e6:	bf00      	nop
 80061e8:	0800d86f 	.word	0x0800d86f
 80061ec:	0800d8ef 	.word	0x0800d8ef

080061f0 <_Bfree>:
 80061f0:	b570      	push	{r4, r5, r6, lr}
 80061f2:	69c6      	ldr	r6, [r0, #28]
 80061f4:	4605      	mov	r5, r0
 80061f6:	460c      	mov	r4, r1
 80061f8:	b976      	cbnz	r6, 8006218 <_Bfree+0x28>
 80061fa:	2010      	movs	r0, #16
 80061fc:	f7ff ff02 	bl	8006004 <malloc>
 8006200:	4602      	mov	r2, r0
 8006202:	61e8      	str	r0, [r5, #28]
 8006204:	b920      	cbnz	r0, 8006210 <_Bfree+0x20>
 8006206:	4b09      	ldr	r3, [pc, #36]	@ (800622c <_Bfree+0x3c>)
 8006208:	4809      	ldr	r0, [pc, #36]	@ (8006230 <_Bfree+0x40>)
 800620a:	218f      	movs	r1, #143	@ 0x8f
 800620c:	f001 fcc0 	bl	8007b90 <__assert_func>
 8006210:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006214:	6006      	str	r6, [r0, #0]
 8006216:	60c6      	str	r6, [r0, #12]
 8006218:	b13c      	cbz	r4, 800622a <_Bfree+0x3a>
 800621a:	69eb      	ldr	r3, [r5, #28]
 800621c:	6862      	ldr	r2, [r4, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006224:	6021      	str	r1, [r4, #0]
 8006226:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800622a:	bd70      	pop	{r4, r5, r6, pc}
 800622c:	0800d86f 	.word	0x0800d86f
 8006230:	0800d8ef 	.word	0x0800d8ef

08006234 <__multadd>:
 8006234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006238:	690d      	ldr	r5, [r1, #16]
 800623a:	4607      	mov	r7, r0
 800623c:	460c      	mov	r4, r1
 800623e:	461e      	mov	r6, r3
 8006240:	f101 0c14 	add.w	ip, r1, #20
 8006244:	2000      	movs	r0, #0
 8006246:	f8dc 3000 	ldr.w	r3, [ip]
 800624a:	b299      	uxth	r1, r3
 800624c:	fb02 6101 	mla	r1, r2, r1, r6
 8006250:	0c1e      	lsrs	r6, r3, #16
 8006252:	0c0b      	lsrs	r3, r1, #16
 8006254:	fb02 3306 	mla	r3, r2, r6, r3
 8006258:	b289      	uxth	r1, r1
 800625a:	3001      	adds	r0, #1
 800625c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006260:	4285      	cmp	r5, r0
 8006262:	f84c 1b04 	str.w	r1, [ip], #4
 8006266:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800626a:	dcec      	bgt.n	8006246 <__multadd+0x12>
 800626c:	b30e      	cbz	r6, 80062b2 <__multadd+0x7e>
 800626e:	68a3      	ldr	r3, [r4, #8]
 8006270:	42ab      	cmp	r3, r5
 8006272:	dc19      	bgt.n	80062a8 <__multadd+0x74>
 8006274:	6861      	ldr	r1, [r4, #4]
 8006276:	4638      	mov	r0, r7
 8006278:	3101      	adds	r1, #1
 800627a:	f7ff ff79 	bl	8006170 <_Balloc>
 800627e:	4680      	mov	r8, r0
 8006280:	b928      	cbnz	r0, 800628e <__multadd+0x5a>
 8006282:	4602      	mov	r2, r0
 8006284:	4b0c      	ldr	r3, [pc, #48]	@ (80062b8 <__multadd+0x84>)
 8006286:	480d      	ldr	r0, [pc, #52]	@ (80062bc <__multadd+0x88>)
 8006288:	21ba      	movs	r1, #186	@ 0xba
 800628a:	f001 fc81 	bl	8007b90 <__assert_func>
 800628e:	6922      	ldr	r2, [r4, #16]
 8006290:	3202      	adds	r2, #2
 8006292:	f104 010c 	add.w	r1, r4, #12
 8006296:	0092      	lsls	r2, r2, #2
 8006298:	300c      	adds	r0, #12
 800629a:	f001 fc63 	bl	8007b64 <memcpy>
 800629e:	4621      	mov	r1, r4
 80062a0:	4638      	mov	r0, r7
 80062a2:	f7ff ffa5 	bl	80061f0 <_Bfree>
 80062a6:	4644      	mov	r4, r8
 80062a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062ac:	3501      	adds	r5, #1
 80062ae:	615e      	str	r6, [r3, #20]
 80062b0:	6125      	str	r5, [r4, #16]
 80062b2:	4620      	mov	r0, r4
 80062b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062b8:	0800d8de 	.word	0x0800d8de
 80062bc:	0800d8ef 	.word	0x0800d8ef

080062c0 <__s2b>:
 80062c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c4:	460c      	mov	r4, r1
 80062c6:	4615      	mov	r5, r2
 80062c8:	461f      	mov	r7, r3
 80062ca:	2209      	movs	r2, #9
 80062cc:	3308      	adds	r3, #8
 80062ce:	4606      	mov	r6, r0
 80062d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80062d4:	2100      	movs	r1, #0
 80062d6:	2201      	movs	r2, #1
 80062d8:	429a      	cmp	r2, r3
 80062da:	db09      	blt.n	80062f0 <__s2b+0x30>
 80062dc:	4630      	mov	r0, r6
 80062de:	f7ff ff47 	bl	8006170 <_Balloc>
 80062e2:	b940      	cbnz	r0, 80062f6 <__s2b+0x36>
 80062e4:	4602      	mov	r2, r0
 80062e6:	4b19      	ldr	r3, [pc, #100]	@ (800634c <__s2b+0x8c>)
 80062e8:	4819      	ldr	r0, [pc, #100]	@ (8006350 <__s2b+0x90>)
 80062ea:	21d3      	movs	r1, #211	@ 0xd3
 80062ec:	f001 fc50 	bl	8007b90 <__assert_func>
 80062f0:	0052      	lsls	r2, r2, #1
 80062f2:	3101      	adds	r1, #1
 80062f4:	e7f0      	b.n	80062d8 <__s2b+0x18>
 80062f6:	9b08      	ldr	r3, [sp, #32]
 80062f8:	6143      	str	r3, [r0, #20]
 80062fa:	2d09      	cmp	r5, #9
 80062fc:	f04f 0301 	mov.w	r3, #1
 8006300:	6103      	str	r3, [r0, #16]
 8006302:	dd16      	ble.n	8006332 <__s2b+0x72>
 8006304:	f104 0909 	add.w	r9, r4, #9
 8006308:	46c8      	mov	r8, r9
 800630a:	442c      	add	r4, r5
 800630c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006310:	4601      	mov	r1, r0
 8006312:	3b30      	subs	r3, #48	@ 0x30
 8006314:	220a      	movs	r2, #10
 8006316:	4630      	mov	r0, r6
 8006318:	f7ff ff8c 	bl	8006234 <__multadd>
 800631c:	45a0      	cmp	r8, r4
 800631e:	d1f5      	bne.n	800630c <__s2b+0x4c>
 8006320:	f1a5 0408 	sub.w	r4, r5, #8
 8006324:	444c      	add	r4, r9
 8006326:	1b2d      	subs	r5, r5, r4
 8006328:	1963      	adds	r3, r4, r5
 800632a:	42bb      	cmp	r3, r7
 800632c:	db04      	blt.n	8006338 <__s2b+0x78>
 800632e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006332:	340a      	adds	r4, #10
 8006334:	2509      	movs	r5, #9
 8006336:	e7f6      	b.n	8006326 <__s2b+0x66>
 8006338:	f814 3b01 	ldrb.w	r3, [r4], #1
 800633c:	4601      	mov	r1, r0
 800633e:	3b30      	subs	r3, #48	@ 0x30
 8006340:	220a      	movs	r2, #10
 8006342:	4630      	mov	r0, r6
 8006344:	f7ff ff76 	bl	8006234 <__multadd>
 8006348:	e7ee      	b.n	8006328 <__s2b+0x68>
 800634a:	bf00      	nop
 800634c:	0800d8de 	.word	0x0800d8de
 8006350:	0800d8ef 	.word	0x0800d8ef

08006354 <__hi0bits>:
 8006354:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006358:	4603      	mov	r3, r0
 800635a:	bf36      	itet	cc
 800635c:	0403      	lslcc	r3, r0, #16
 800635e:	2000      	movcs	r0, #0
 8006360:	2010      	movcc	r0, #16
 8006362:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006366:	bf3c      	itt	cc
 8006368:	021b      	lslcc	r3, r3, #8
 800636a:	3008      	addcc	r0, #8
 800636c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006370:	bf3c      	itt	cc
 8006372:	011b      	lslcc	r3, r3, #4
 8006374:	3004      	addcc	r0, #4
 8006376:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800637a:	bf3c      	itt	cc
 800637c:	009b      	lslcc	r3, r3, #2
 800637e:	3002      	addcc	r0, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	db05      	blt.n	8006390 <__hi0bits+0x3c>
 8006384:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006388:	f100 0001 	add.w	r0, r0, #1
 800638c:	bf08      	it	eq
 800638e:	2020      	moveq	r0, #32
 8006390:	4770      	bx	lr

08006392 <__lo0bits>:
 8006392:	6803      	ldr	r3, [r0, #0]
 8006394:	4602      	mov	r2, r0
 8006396:	f013 0007 	ands.w	r0, r3, #7
 800639a:	d00b      	beq.n	80063b4 <__lo0bits+0x22>
 800639c:	07d9      	lsls	r1, r3, #31
 800639e:	d421      	bmi.n	80063e4 <__lo0bits+0x52>
 80063a0:	0798      	lsls	r0, r3, #30
 80063a2:	bf49      	itett	mi
 80063a4:	085b      	lsrmi	r3, r3, #1
 80063a6:	089b      	lsrpl	r3, r3, #2
 80063a8:	2001      	movmi	r0, #1
 80063aa:	6013      	strmi	r3, [r2, #0]
 80063ac:	bf5c      	itt	pl
 80063ae:	6013      	strpl	r3, [r2, #0]
 80063b0:	2002      	movpl	r0, #2
 80063b2:	4770      	bx	lr
 80063b4:	b299      	uxth	r1, r3
 80063b6:	b909      	cbnz	r1, 80063bc <__lo0bits+0x2a>
 80063b8:	0c1b      	lsrs	r3, r3, #16
 80063ba:	2010      	movs	r0, #16
 80063bc:	b2d9      	uxtb	r1, r3
 80063be:	b909      	cbnz	r1, 80063c4 <__lo0bits+0x32>
 80063c0:	3008      	adds	r0, #8
 80063c2:	0a1b      	lsrs	r3, r3, #8
 80063c4:	0719      	lsls	r1, r3, #28
 80063c6:	bf04      	itt	eq
 80063c8:	091b      	lsreq	r3, r3, #4
 80063ca:	3004      	addeq	r0, #4
 80063cc:	0799      	lsls	r1, r3, #30
 80063ce:	bf04      	itt	eq
 80063d0:	089b      	lsreq	r3, r3, #2
 80063d2:	3002      	addeq	r0, #2
 80063d4:	07d9      	lsls	r1, r3, #31
 80063d6:	d403      	bmi.n	80063e0 <__lo0bits+0x4e>
 80063d8:	085b      	lsrs	r3, r3, #1
 80063da:	f100 0001 	add.w	r0, r0, #1
 80063de:	d003      	beq.n	80063e8 <__lo0bits+0x56>
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	4770      	bx	lr
 80063e4:	2000      	movs	r0, #0
 80063e6:	4770      	bx	lr
 80063e8:	2020      	movs	r0, #32
 80063ea:	4770      	bx	lr

080063ec <__i2b>:
 80063ec:	b510      	push	{r4, lr}
 80063ee:	460c      	mov	r4, r1
 80063f0:	2101      	movs	r1, #1
 80063f2:	f7ff febd 	bl	8006170 <_Balloc>
 80063f6:	4602      	mov	r2, r0
 80063f8:	b928      	cbnz	r0, 8006406 <__i2b+0x1a>
 80063fa:	4b05      	ldr	r3, [pc, #20]	@ (8006410 <__i2b+0x24>)
 80063fc:	4805      	ldr	r0, [pc, #20]	@ (8006414 <__i2b+0x28>)
 80063fe:	f240 1145 	movw	r1, #325	@ 0x145
 8006402:	f001 fbc5 	bl	8007b90 <__assert_func>
 8006406:	2301      	movs	r3, #1
 8006408:	6144      	str	r4, [r0, #20]
 800640a:	6103      	str	r3, [r0, #16]
 800640c:	bd10      	pop	{r4, pc}
 800640e:	bf00      	nop
 8006410:	0800d8de 	.word	0x0800d8de
 8006414:	0800d8ef 	.word	0x0800d8ef

08006418 <__multiply>:
 8006418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800641c:	4614      	mov	r4, r2
 800641e:	690a      	ldr	r2, [r1, #16]
 8006420:	6923      	ldr	r3, [r4, #16]
 8006422:	429a      	cmp	r2, r3
 8006424:	bfa8      	it	ge
 8006426:	4623      	movge	r3, r4
 8006428:	460f      	mov	r7, r1
 800642a:	bfa4      	itt	ge
 800642c:	460c      	movge	r4, r1
 800642e:	461f      	movge	r7, r3
 8006430:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006434:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006438:	68a3      	ldr	r3, [r4, #8]
 800643a:	6861      	ldr	r1, [r4, #4]
 800643c:	eb0a 0609 	add.w	r6, sl, r9
 8006440:	42b3      	cmp	r3, r6
 8006442:	b085      	sub	sp, #20
 8006444:	bfb8      	it	lt
 8006446:	3101      	addlt	r1, #1
 8006448:	f7ff fe92 	bl	8006170 <_Balloc>
 800644c:	b930      	cbnz	r0, 800645c <__multiply+0x44>
 800644e:	4602      	mov	r2, r0
 8006450:	4b44      	ldr	r3, [pc, #272]	@ (8006564 <__multiply+0x14c>)
 8006452:	4845      	ldr	r0, [pc, #276]	@ (8006568 <__multiply+0x150>)
 8006454:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006458:	f001 fb9a 	bl	8007b90 <__assert_func>
 800645c:	f100 0514 	add.w	r5, r0, #20
 8006460:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006464:	462b      	mov	r3, r5
 8006466:	2200      	movs	r2, #0
 8006468:	4543      	cmp	r3, r8
 800646a:	d321      	bcc.n	80064b0 <__multiply+0x98>
 800646c:	f107 0114 	add.w	r1, r7, #20
 8006470:	f104 0214 	add.w	r2, r4, #20
 8006474:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006478:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800647c:	9302      	str	r3, [sp, #8]
 800647e:	1b13      	subs	r3, r2, r4
 8006480:	3b15      	subs	r3, #21
 8006482:	f023 0303 	bic.w	r3, r3, #3
 8006486:	3304      	adds	r3, #4
 8006488:	f104 0715 	add.w	r7, r4, #21
 800648c:	42ba      	cmp	r2, r7
 800648e:	bf38      	it	cc
 8006490:	2304      	movcc	r3, #4
 8006492:	9301      	str	r3, [sp, #4]
 8006494:	9b02      	ldr	r3, [sp, #8]
 8006496:	9103      	str	r1, [sp, #12]
 8006498:	428b      	cmp	r3, r1
 800649a:	d80c      	bhi.n	80064b6 <__multiply+0x9e>
 800649c:	2e00      	cmp	r6, #0
 800649e:	dd03      	ble.n	80064a8 <__multiply+0x90>
 80064a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d05b      	beq.n	8006560 <__multiply+0x148>
 80064a8:	6106      	str	r6, [r0, #16]
 80064aa:	b005      	add	sp, #20
 80064ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b0:	f843 2b04 	str.w	r2, [r3], #4
 80064b4:	e7d8      	b.n	8006468 <__multiply+0x50>
 80064b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80064ba:	f1ba 0f00 	cmp.w	sl, #0
 80064be:	d024      	beq.n	800650a <__multiply+0xf2>
 80064c0:	f104 0e14 	add.w	lr, r4, #20
 80064c4:	46a9      	mov	r9, r5
 80064c6:	f04f 0c00 	mov.w	ip, #0
 80064ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80064ce:	f8d9 3000 	ldr.w	r3, [r9]
 80064d2:	fa1f fb87 	uxth.w	fp, r7
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80064dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80064e0:	f8d9 7000 	ldr.w	r7, [r9]
 80064e4:	4463      	add	r3, ip
 80064e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80064ea:	fb0a c70b 	mla	r7, sl, fp, ip
 80064ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80064f8:	4572      	cmp	r2, lr
 80064fa:	f849 3b04 	str.w	r3, [r9], #4
 80064fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006502:	d8e2      	bhi.n	80064ca <__multiply+0xb2>
 8006504:	9b01      	ldr	r3, [sp, #4]
 8006506:	f845 c003 	str.w	ip, [r5, r3]
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006510:	3104      	adds	r1, #4
 8006512:	f1b9 0f00 	cmp.w	r9, #0
 8006516:	d021      	beq.n	800655c <__multiply+0x144>
 8006518:	682b      	ldr	r3, [r5, #0]
 800651a:	f104 0c14 	add.w	ip, r4, #20
 800651e:	46ae      	mov	lr, r5
 8006520:	f04f 0a00 	mov.w	sl, #0
 8006524:	f8bc b000 	ldrh.w	fp, [ip]
 8006528:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800652c:	fb09 770b 	mla	r7, r9, fp, r7
 8006530:	4457      	add	r7, sl
 8006532:	b29b      	uxth	r3, r3
 8006534:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006538:	f84e 3b04 	str.w	r3, [lr], #4
 800653c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006540:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006544:	f8be 3000 	ldrh.w	r3, [lr]
 8006548:	fb09 330a 	mla	r3, r9, sl, r3
 800654c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006550:	4562      	cmp	r2, ip
 8006552:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006556:	d8e5      	bhi.n	8006524 <__multiply+0x10c>
 8006558:	9f01      	ldr	r7, [sp, #4]
 800655a:	51eb      	str	r3, [r5, r7]
 800655c:	3504      	adds	r5, #4
 800655e:	e799      	b.n	8006494 <__multiply+0x7c>
 8006560:	3e01      	subs	r6, #1
 8006562:	e79b      	b.n	800649c <__multiply+0x84>
 8006564:	0800d8de 	.word	0x0800d8de
 8006568:	0800d8ef 	.word	0x0800d8ef

0800656c <__pow5mult>:
 800656c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006570:	4615      	mov	r5, r2
 8006572:	f012 0203 	ands.w	r2, r2, #3
 8006576:	4607      	mov	r7, r0
 8006578:	460e      	mov	r6, r1
 800657a:	d007      	beq.n	800658c <__pow5mult+0x20>
 800657c:	4c25      	ldr	r4, [pc, #148]	@ (8006614 <__pow5mult+0xa8>)
 800657e:	3a01      	subs	r2, #1
 8006580:	2300      	movs	r3, #0
 8006582:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006586:	f7ff fe55 	bl	8006234 <__multadd>
 800658a:	4606      	mov	r6, r0
 800658c:	10ad      	asrs	r5, r5, #2
 800658e:	d03d      	beq.n	800660c <__pow5mult+0xa0>
 8006590:	69fc      	ldr	r4, [r7, #28]
 8006592:	b97c      	cbnz	r4, 80065b4 <__pow5mult+0x48>
 8006594:	2010      	movs	r0, #16
 8006596:	f7ff fd35 	bl	8006004 <malloc>
 800659a:	4602      	mov	r2, r0
 800659c:	61f8      	str	r0, [r7, #28]
 800659e:	b928      	cbnz	r0, 80065ac <__pow5mult+0x40>
 80065a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006618 <__pow5mult+0xac>)
 80065a2:	481e      	ldr	r0, [pc, #120]	@ (800661c <__pow5mult+0xb0>)
 80065a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80065a8:	f001 faf2 	bl	8007b90 <__assert_func>
 80065ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80065b0:	6004      	str	r4, [r0, #0]
 80065b2:	60c4      	str	r4, [r0, #12]
 80065b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80065b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80065bc:	b94c      	cbnz	r4, 80065d2 <__pow5mult+0x66>
 80065be:	f240 2171 	movw	r1, #625	@ 0x271
 80065c2:	4638      	mov	r0, r7
 80065c4:	f7ff ff12 	bl	80063ec <__i2b>
 80065c8:	2300      	movs	r3, #0
 80065ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80065ce:	4604      	mov	r4, r0
 80065d0:	6003      	str	r3, [r0, #0]
 80065d2:	f04f 0900 	mov.w	r9, #0
 80065d6:	07eb      	lsls	r3, r5, #31
 80065d8:	d50a      	bpl.n	80065f0 <__pow5mult+0x84>
 80065da:	4631      	mov	r1, r6
 80065dc:	4622      	mov	r2, r4
 80065de:	4638      	mov	r0, r7
 80065e0:	f7ff ff1a 	bl	8006418 <__multiply>
 80065e4:	4631      	mov	r1, r6
 80065e6:	4680      	mov	r8, r0
 80065e8:	4638      	mov	r0, r7
 80065ea:	f7ff fe01 	bl	80061f0 <_Bfree>
 80065ee:	4646      	mov	r6, r8
 80065f0:	106d      	asrs	r5, r5, #1
 80065f2:	d00b      	beq.n	800660c <__pow5mult+0xa0>
 80065f4:	6820      	ldr	r0, [r4, #0]
 80065f6:	b938      	cbnz	r0, 8006608 <__pow5mult+0x9c>
 80065f8:	4622      	mov	r2, r4
 80065fa:	4621      	mov	r1, r4
 80065fc:	4638      	mov	r0, r7
 80065fe:	f7ff ff0b 	bl	8006418 <__multiply>
 8006602:	6020      	str	r0, [r4, #0]
 8006604:	f8c0 9000 	str.w	r9, [r0]
 8006608:	4604      	mov	r4, r0
 800660a:	e7e4      	b.n	80065d6 <__pow5mult+0x6a>
 800660c:	4630      	mov	r0, r6
 800660e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006612:	bf00      	nop
 8006614:	0800d948 	.word	0x0800d948
 8006618:	0800d86f 	.word	0x0800d86f
 800661c:	0800d8ef 	.word	0x0800d8ef

08006620 <__lshift>:
 8006620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006624:	460c      	mov	r4, r1
 8006626:	6849      	ldr	r1, [r1, #4]
 8006628:	6923      	ldr	r3, [r4, #16]
 800662a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800662e:	68a3      	ldr	r3, [r4, #8]
 8006630:	4607      	mov	r7, r0
 8006632:	4691      	mov	r9, r2
 8006634:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006638:	f108 0601 	add.w	r6, r8, #1
 800663c:	42b3      	cmp	r3, r6
 800663e:	db0b      	blt.n	8006658 <__lshift+0x38>
 8006640:	4638      	mov	r0, r7
 8006642:	f7ff fd95 	bl	8006170 <_Balloc>
 8006646:	4605      	mov	r5, r0
 8006648:	b948      	cbnz	r0, 800665e <__lshift+0x3e>
 800664a:	4602      	mov	r2, r0
 800664c:	4b28      	ldr	r3, [pc, #160]	@ (80066f0 <__lshift+0xd0>)
 800664e:	4829      	ldr	r0, [pc, #164]	@ (80066f4 <__lshift+0xd4>)
 8006650:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006654:	f001 fa9c 	bl	8007b90 <__assert_func>
 8006658:	3101      	adds	r1, #1
 800665a:	005b      	lsls	r3, r3, #1
 800665c:	e7ee      	b.n	800663c <__lshift+0x1c>
 800665e:	2300      	movs	r3, #0
 8006660:	f100 0114 	add.w	r1, r0, #20
 8006664:	f100 0210 	add.w	r2, r0, #16
 8006668:	4618      	mov	r0, r3
 800666a:	4553      	cmp	r3, sl
 800666c:	db33      	blt.n	80066d6 <__lshift+0xb6>
 800666e:	6920      	ldr	r0, [r4, #16]
 8006670:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006674:	f104 0314 	add.w	r3, r4, #20
 8006678:	f019 091f 	ands.w	r9, r9, #31
 800667c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006680:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006684:	d02b      	beq.n	80066de <__lshift+0xbe>
 8006686:	f1c9 0e20 	rsb	lr, r9, #32
 800668a:	468a      	mov	sl, r1
 800668c:	2200      	movs	r2, #0
 800668e:	6818      	ldr	r0, [r3, #0]
 8006690:	fa00 f009 	lsl.w	r0, r0, r9
 8006694:	4310      	orrs	r0, r2
 8006696:	f84a 0b04 	str.w	r0, [sl], #4
 800669a:	f853 2b04 	ldr.w	r2, [r3], #4
 800669e:	459c      	cmp	ip, r3
 80066a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80066a4:	d8f3      	bhi.n	800668e <__lshift+0x6e>
 80066a6:	ebac 0304 	sub.w	r3, ip, r4
 80066aa:	3b15      	subs	r3, #21
 80066ac:	f023 0303 	bic.w	r3, r3, #3
 80066b0:	3304      	adds	r3, #4
 80066b2:	f104 0015 	add.w	r0, r4, #21
 80066b6:	4584      	cmp	ip, r0
 80066b8:	bf38      	it	cc
 80066ba:	2304      	movcc	r3, #4
 80066bc:	50ca      	str	r2, [r1, r3]
 80066be:	b10a      	cbz	r2, 80066c4 <__lshift+0xa4>
 80066c0:	f108 0602 	add.w	r6, r8, #2
 80066c4:	3e01      	subs	r6, #1
 80066c6:	4638      	mov	r0, r7
 80066c8:	612e      	str	r6, [r5, #16]
 80066ca:	4621      	mov	r1, r4
 80066cc:	f7ff fd90 	bl	80061f0 <_Bfree>
 80066d0:	4628      	mov	r0, r5
 80066d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80066da:	3301      	adds	r3, #1
 80066dc:	e7c5      	b.n	800666a <__lshift+0x4a>
 80066de:	3904      	subs	r1, #4
 80066e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80066e8:	459c      	cmp	ip, r3
 80066ea:	d8f9      	bhi.n	80066e0 <__lshift+0xc0>
 80066ec:	e7ea      	b.n	80066c4 <__lshift+0xa4>
 80066ee:	bf00      	nop
 80066f0:	0800d8de 	.word	0x0800d8de
 80066f4:	0800d8ef 	.word	0x0800d8ef

080066f8 <__mcmp>:
 80066f8:	690a      	ldr	r2, [r1, #16]
 80066fa:	4603      	mov	r3, r0
 80066fc:	6900      	ldr	r0, [r0, #16]
 80066fe:	1a80      	subs	r0, r0, r2
 8006700:	b530      	push	{r4, r5, lr}
 8006702:	d10e      	bne.n	8006722 <__mcmp+0x2a>
 8006704:	3314      	adds	r3, #20
 8006706:	3114      	adds	r1, #20
 8006708:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800670c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006710:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006714:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006718:	4295      	cmp	r5, r2
 800671a:	d003      	beq.n	8006724 <__mcmp+0x2c>
 800671c:	d205      	bcs.n	800672a <__mcmp+0x32>
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	bd30      	pop	{r4, r5, pc}
 8006724:	42a3      	cmp	r3, r4
 8006726:	d3f3      	bcc.n	8006710 <__mcmp+0x18>
 8006728:	e7fb      	b.n	8006722 <__mcmp+0x2a>
 800672a:	2001      	movs	r0, #1
 800672c:	e7f9      	b.n	8006722 <__mcmp+0x2a>
	...

08006730 <__mdiff>:
 8006730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	4689      	mov	r9, r1
 8006736:	4606      	mov	r6, r0
 8006738:	4611      	mov	r1, r2
 800673a:	4648      	mov	r0, r9
 800673c:	4614      	mov	r4, r2
 800673e:	f7ff ffdb 	bl	80066f8 <__mcmp>
 8006742:	1e05      	subs	r5, r0, #0
 8006744:	d112      	bne.n	800676c <__mdiff+0x3c>
 8006746:	4629      	mov	r1, r5
 8006748:	4630      	mov	r0, r6
 800674a:	f7ff fd11 	bl	8006170 <_Balloc>
 800674e:	4602      	mov	r2, r0
 8006750:	b928      	cbnz	r0, 800675e <__mdiff+0x2e>
 8006752:	4b3f      	ldr	r3, [pc, #252]	@ (8006850 <__mdiff+0x120>)
 8006754:	f240 2137 	movw	r1, #567	@ 0x237
 8006758:	483e      	ldr	r0, [pc, #248]	@ (8006854 <__mdiff+0x124>)
 800675a:	f001 fa19 	bl	8007b90 <__assert_func>
 800675e:	2301      	movs	r3, #1
 8006760:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006764:	4610      	mov	r0, r2
 8006766:	b003      	add	sp, #12
 8006768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676c:	bfbc      	itt	lt
 800676e:	464b      	movlt	r3, r9
 8006770:	46a1      	movlt	r9, r4
 8006772:	4630      	mov	r0, r6
 8006774:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006778:	bfba      	itte	lt
 800677a:	461c      	movlt	r4, r3
 800677c:	2501      	movlt	r5, #1
 800677e:	2500      	movge	r5, #0
 8006780:	f7ff fcf6 	bl	8006170 <_Balloc>
 8006784:	4602      	mov	r2, r0
 8006786:	b918      	cbnz	r0, 8006790 <__mdiff+0x60>
 8006788:	4b31      	ldr	r3, [pc, #196]	@ (8006850 <__mdiff+0x120>)
 800678a:	f240 2145 	movw	r1, #581	@ 0x245
 800678e:	e7e3      	b.n	8006758 <__mdiff+0x28>
 8006790:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006794:	6926      	ldr	r6, [r4, #16]
 8006796:	60c5      	str	r5, [r0, #12]
 8006798:	f109 0310 	add.w	r3, r9, #16
 800679c:	f109 0514 	add.w	r5, r9, #20
 80067a0:	f104 0e14 	add.w	lr, r4, #20
 80067a4:	f100 0b14 	add.w	fp, r0, #20
 80067a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80067ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80067b0:	9301      	str	r3, [sp, #4]
 80067b2:	46d9      	mov	r9, fp
 80067b4:	f04f 0c00 	mov.w	ip, #0
 80067b8:	9b01      	ldr	r3, [sp, #4]
 80067ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80067be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80067c2:	9301      	str	r3, [sp, #4]
 80067c4:	fa1f f38a 	uxth.w	r3, sl
 80067c8:	4619      	mov	r1, r3
 80067ca:	b283      	uxth	r3, r0
 80067cc:	1acb      	subs	r3, r1, r3
 80067ce:	0c00      	lsrs	r0, r0, #16
 80067d0:	4463      	add	r3, ip
 80067d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80067d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80067da:	b29b      	uxth	r3, r3
 80067dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80067e0:	4576      	cmp	r6, lr
 80067e2:	f849 3b04 	str.w	r3, [r9], #4
 80067e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80067ea:	d8e5      	bhi.n	80067b8 <__mdiff+0x88>
 80067ec:	1b33      	subs	r3, r6, r4
 80067ee:	3b15      	subs	r3, #21
 80067f0:	f023 0303 	bic.w	r3, r3, #3
 80067f4:	3415      	adds	r4, #21
 80067f6:	3304      	adds	r3, #4
 80067f8:	42a6      	cmp	r6, r4
 80067fa:	bf38      	it	cc
 80067fc:	2304      	movcc	r3, #4
 80067fe:	441d      	add	r5, r3
 8006800:	445b      	add	r3, fp
 8006802:	461e      	mov	r6, r3
 8006804:	462c      	mov	r4, r5
 8006806:	4544      	cmp	r4, r8
 8006808:	d30e      	bcc.n	8006828 <__mdiff+0xf8>
 800680a:	f108 0103 	add.w	r1, r8, #3
 800680e:	1b49      	subs	r1, r1, r5
 8006810:	f021 0103 	bic.w	r1, r1, #3
 8006814:	3d03      	subs	r5, #3
 8006816:	45a8      	cmp	r8, r5
 8006818:	bf38      	it	cc
 800681a:	2100      	movcc	r1, #0
 800681c:	440b      	add	r3, r1
 800681e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006822:	b191      	cbz	r1, 800684a <__mdiff+0x11a>
 8006824:	6117      	str	r7, [r2, #16]
 8006826:	e79d      	b.n	8006764 <__mdiff+0x34>
 8006828:	f854 1b04 	ldr.w	r1, [r4], #4
 800682c:	46e6      	mov	lr, ip
 800682e:	0c08      	lsrs	r0, r1, #16
 8006830:	fa1c fc81 	uxtah	ip, ip, r1
 8006834:	4471      	add	r1, lr
 8006836:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800683a:	b289      	uxth	r1, r1
 800683c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006840:	f846 1b04 	str.w	r1, [r6], #4
 8006844:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006848:	e7dd      	b.n	8006806 <__mdiff+0xd6>
 800684a:	3f01      	subs	r7, #1
 800684c:	e7e7      	b.n	800681e <__mdiff+0xee>
 800684e:	bf00      	nop
 8006850:	0800d8de 	.word	0x0800d8de
 8006854:	0800d8ef 	.word	0x0800d8ef

08006858 <__ulp>:
 8006858:	b082      	sub	sp, #8
 800685a:	ed8d 0b00 	vstr	d0, [sp]
 800685e:	9a01      	ldr	r2, [sp, #4]
 8006860:	4b0f      	ldr	r3, [pc, #60]	@ (80068a0 <__ulp+0x48>)
 8006862:	4013      	ands	r3, r2
 8006864:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006868:	2b00      	cmp	r3, #0
 800686a:	dc08      	bgt.n	800687e <__ulp+0x26>
 800686c:	425b      	negs	r3, r3
 800686e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006872:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006876:	da04      	bge.n	8006882 <__ulp+0x2a>
 8006878:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800687c:	4113      	asrs	r3, r2
 800687e:	2200      	movs	r2, #0
 8006880:	e008      	b.n	8006894 <__ulp+0x3c>
 8006882:	f1a2 0314 	sub.w	r3, r2, #20
 8006886:	2b1e      	cmp	r3, #30
 8006888:	bfda      	itte	le
 800688a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800688e:	40da      	lsrle	r2, r3
 8006890:	2201      	movgt	r2, #1
 8006892:	2300      	movs	r3, #0
 8006894:	4619      	mov	r1, r3
 8006896:	4610      	mov	r0, r2
 8006898:	ec41 0b10 	vmov	d0, r0, r1
 800689c:	b002      	add	sp, #8
 800689e:	4770      	bx	lr
 80068a0:	7ff00000 	.word	0x7ff00000

080068a4 <__b2d>:
 80068a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068a8:	6906      	ldr	r6, [r0, #16]
 80068aa:	f100 0814 	add.w	r8, r0, #20
 80068ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80068b2:	1f37      	subs	r7, r6, #4
 80068b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80068b8:	4610      	mov	r0, r2
 80068ba:	f7ff fd4b 	bl	8006354 <__hi0bits>
 80068be:	f1c0 0320 	rsb	r3, r0, #32
 80068c2:	280a      	cmp	r0, #10
 80068c4:	600b      	str	r3, [r1, #0]
 80068c6:	491b      	ldr	r1, [pc, #108]	@ (8006934 <__b2d+0x90>)
 80068c8:	dc15      	bgt.n	80068f6 <__b2d+0x52>
 80068ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80068ce:	fa22 f30c 	lsr.w	r3, r2, ip
 80068d2:	45b8      	cmp	r8, r7
 80068d4:	ea43 0501 	orr.w	r5, r3, r1
 80068d8:	bf34      	ite	cc
 80068da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80068de:	2300      	movcs	r3, #0
 80068e0:	3015      	adds	r0, #21
 80068e2:	fa02 f000 	lsl.w	r0, r2, r0
 80068e6:	fa23 f30c 	lsr.w	r3, r3, ip
 80068ea:	4303      	orrs	r3, r0
 80068ec:	461c      	mov	r4, r3
 80068ee:	ec45 4b10 	vmov	d0, r4, r5
 80068f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068f6:	45b8      	cmp	r8, r7
 80068f8:	bf3a      	itte	cc
 80068fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80068fe:	f1a6 0708 	subcc.w	r7, r6, #8
 8006902:	2300      	movcs	r3, #0
 8006904:	380b      	subs	r0, #11
 8006906:	d012      	beq.n	800692e <__b2d+0x8a>
 8006908:	f1c0 0120 	rsb	r1, r0, #32
 800690c:	fa23 f401 	lsr.w	r4, r3, r1
 8006910:	4082      	lsls	r2, r0
 8006912:	4322      	orrs	r2, r4
 8006914:	4547      	cmp	r7, r8
 8006916:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800691a:	bf8c      	ite	hi
 800691c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006920:	2200      	movls	r2, #0
 8006922:	4083      	lsls	r3, r0
 8006924:	40ca      	lsrs	r2, r1
 8006926:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800692a:	4313      	orrs	r3, r2
 800692c:	e7de      	b.n	80068ec <__b2d+0x48>
 800692e:	ea42 0501 	orr.w	r5, r2, r1
 8006932:	e7db      	b.n	80068ec <__b2d+0x48>
 8006934:	3ff00000 	.word	0x3ff00000

08006938 <__d2b>:
 8006938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800693c:	460f      	mov	r7, r1
 800693e:	2101      	movs	r1, #1
 8006940:	ec59 8b10 	vmov	r8, r9, d0
 8006944:	4616      	mov	r6, r2
 8006946:	f7ff fc13 	bl	8006170 <_Balloc>
 800694a:	4604      	mov	r4, r0
 800694c:	b930      	cbnz	r0, 800695c <__d2b+0x24>
 800694e:	4602      	mov	r2, r0
 8006950:	4b23      	ldr	r3, [pc, #140]	@ (80069e0 <__d2b+0xa8>)
 8006952:	4824      	ldr	r0, [pc, #144]	@ (80069e4 <__d2b+0xac>)
 8006954:	f240 310f 	movw	r1, #783	@ 0x30f
 8006958:	f001 f91a 	bl	8007b90 <__assert_func>
 800695c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006960:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006964:	b10d      	cbz	r5, 800696a <__d2b+0x32>
 8006966:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	f1b8 0300 	subs.w	r3, r8, #0
 8006970:	d023      	beq.n	80069ba <__d2b+0x82>
 8006972:	4668      	mov	r0, sp
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	f7ff fd0c 	bl	8006392 <__lo0bits>
 800697a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800697e:	b1d0      	cbz	r0, 80069b6 <__d2b+0x7e>
 8006980:	f1c0 0320 	rsb	r3, r0, #32
 8006984:	fa02 f303 	lsl.w	r3, r2, r3
 8006988:	430b      	orrs	r3, r1
 800698a:	40c2      	lsrs	r2, r0
 800698c:	6163      	str	r3, [r4, #20]
 800698e:	9201      	str	r2, [sp, #4]
 8006990:	9b01      	ldr	r3, [sp, #4]
 8006992:	61a3      	str	r3, [r4, #24]
 8006994:	2b00      	cmp	r3, #0
 8006996:	bf0c      	ite	eq
 8006998:	2201      	moveq	r2, #1
 800699a:	2202      	movne	r2, #2
 800699c:	6122      	str	r2, [r4, #16]
 800699e:	b1a5      	cbz	r5, 80069ca <__d2b+0x92>
 80069a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80069a4:	4405      	add	r5, r0
 80069a6:	603d      	str	r5, [r7, #0]
 80069a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80069ac:	6030      	str	r0, [r6, #0]
 80069ae:	4620      	mov	r0, r4
 80069b0:	b003      	add	sp, #12
 80069b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069b6:	6161      	str	r1, [r4, #20]
 80069b8:	e7ea      	b.n	8006990 <__d2b+0x58>
 80069ba:	a801      	add	r0, sp, #4
 80069bc:	f7ff fce9 	bl	8006392 <__lo0bits>
 80069c0:	9b01      	ldr	r3, [sp, #4]
 80069c2:	6163      	str	r3, [r4, #20]
 80069c4:	3020      	adds	r0, #32
 80069c6:	2201      	movs	r2, #1
 80069c8:	e7e8      	b.n	800699c <__d2b+0x64>
 80069ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80069ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80069d2:	6038      	str	r0, [r7, #0]
 80069d4:	6918      	ldr	r0, [r3, #16]
 80069d6:	f7ff fcbd 	bl	8006354 <__hi0bits>
 80069da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80069de:	e7e5      	b.n	80069ac <__d2b+0x74>
 80069e0:	0800d8de 	.word	0x0800d8de
 80069e4:	0800d8ef 	.word	0x0800d8ef

080069e8 <__ratio>:
 80069e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ec:	b085      	sub	sp, #20
 80069ee:	e9cd 1000 	strd	r1, r0, [sp]
 80069f2:	a902      	add	r1, sp, #8
 80069f4:	f7ff ff56 	bl	80068a4 <__b2d>
 80069f8:	9800      	ldr	r0, [sp, #0]
 80069fa:	a903      	add	r1, sp, #12
 80069fc:	ec55 4b10 	vmov	r4, r5, d0
 8006a00:	f7ff ff50 	bl	80068a4 <__b2d>
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	6919      	ldr	r1, [r3, #16]
 8006a08:	9b00      	ldr	r3, [sp, #0]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	1ac9      	subs	r1, r1, r3
 8006a0e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006a12:	1a9b      	subs	r3, r3, r2
 8006a14:	ec5b ab10 	vmov	sl, fp, d0
 8006a18:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bfce      	itee	gt
 8006a20:	462a      	movgt	r2, r5
 8006a22:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006a26:	465a      	movle	r2, fp
 8006a28:	462f      	mov	r7, r5
 8006a2a:	46d9      	mov	r9, fp
 8006a2c:	bfcc      	ite	gt
 8006a2e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006a32:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006a36:	464b      	mov	r3, r9
 8006a38:	4652      	mov	r2, sl
 8006a3a:	4620      	mov	r0, r4
 8006a3c:	4639      	mov	r1, r7
 8006a3e:	f7f9 ff0d 	bl	800085c <__aeabi_ddiv>
 8006a42:	ec41 0b10 	vmov	d0, r0, r1
 8006a46:	b005      	add	sp, #20
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006a4c <__copybits>:
 8006a4c:	3901      	subs	r1, #1
 8006a4e:	b570      	push	{r4, r5, r6, lr}
 8006a50:	1149      	asrs	r1, r1, #5
 8006a52:	6914      	ldr	r4, [r2, #16]
 8006a54:	3101      	adds	r1, #1
 8006a56:	f102 0314 	add.w	r3, r2, #20
 8006a5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006a5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006a62:	1f05      	subs	r5, r0, #4
 8006a64:	42a3      	cmp	r3, r4
 8006a66:	d30c      	bcc.n	8006a82 <__copybits+0x36>
 8006a68:	1aa3      	subs	r3, r4, r2
 8006a6a:	3b11      	subs	r3, #17
 8006a6c:	f023 0303 	bic.w	r3, r3, #3
 8006a70:	3211      	adds	r2, #17
 8006a72:	42a2      	cmp	r2, r4
 8006a74:	bf88      	it	hi
 8006a76:	2300      	movhi	r3, #0
 8006a78:	4418      	add	r0, r3
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4288      	cmp	r0, r1
 8006a7e:	d305      	bcc.n	8006a8c <__copybits+0x40>
 8006a80:	bd70      	pop	{r4, r5, r6, pc}
 8006a82:	f853 6b04 	ldr.w	r6, [r3], #4
 8006a86:	f845 6f04 	str.w	r6, [r5, #4]!
 8006a8a:	e7eb      	b.n	8006a64 <__copybits+0x18>
 8006a8c:	f840 3b04 	str.w	r3, [r0], #4
 8006a90:	e7f4      	b.n	8006a7c <__copybits+0x30>

08006a92 <__any_on>:
 8006a92:	f100 0214 	add.w	r2, r0, #20
 8006a96:	6900      	ldr	r0, [r0, #16]
 8006a98:	114b      	asrs	r3, r1, #5
 8006a9a:	4298      	cmp	r0, r3
 8006a9c:	b510      	push	{r4, lr}
 8006a9e:	db11      	blt.n	8006ac4 <__any_on+0x32>
 8006aa0:	dd0a      	ble.n	8006ab8 <__any_on+0x26>
 8006aa2:	f011 011f 	ands.w	r1, r1, #31
 8006aa6:	d007      	beq.n	8006ab8 <__any_on+0x26>
 8006aa8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006aac:	fa24 f001 	lsr.w	r0, r4, r1
 8006ab0:	fa00 f101 	lsl.w	r1, r0, r1
 8006ab4:	428c      	cmp	r4, r1
 8006ab6:	d10b      	bne.n	8006ad0 <__any_on+0x3e>
 8006ab8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d803      	bhi.n	8006ac8 <__any_on+0x36>
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	bd10      	pop	{r4, pc}
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	e7f7      	b.n	8006ab8 <__any_on+0x26>
 8006ac8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006acc:	2900      	cmp	r1, #0
 8006ace:	d0f5      	beq.n	8006abc <__any_on+0x2a>
 8006ad0:	2001      	movs	r0, #1
 8006ad2:	e7f6      	b.n	8006ac2 <__any_on+0x30>

08006ad4 <sulp>:
 8006ad4:	b570      	push	{r4, r5, r6, lr}
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	460d      	mov	r5, r1
 8006ada:	ec45 4b10 	vmov	d0, r4, r5
 8006ade:	4616      	mov	r6, r2
 8006ae0:	f7ff feba 	bl	8006858 <__ulp>
 8006ae4:	ec51 0b10 	vmov	r0, r1, d0
 8006ae8:	b17e      	cbz	r6, 8006b0a <sulp+0x36>
 8006aea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006aee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	dd09      	ble.n	8006b0a <sulp+0x36>
 8006af6:	051b      	lsls	r3, r3, #20
 8006af8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006afc:	2400      	movs	r4, #0
 8006afe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006b02:	4622      	mov	r2, r4
 8006b04:	462b      	mov	r3, r5
 8006b06:	f7f9 fd7f 	bl	8000608 <__aeabi_dmul>
 8006b0a:	ec41 0b10 	vmov	d0, r0, r1
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}

08006b10 <_strtod_l>:
 8006b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b14:	b09f      	sub	sp, #124	@ 0x7c
 8006b16:	460c      	mov	r4, r1
 8006b18:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006b1e:	9005      	str	r0, [sp, #20]
 8006b20:	f04f 0a00 	mov.w	sl, #0
 8006b24:	f04f 0b00 	mov.w	fp, #0
 8006b28:	460a      	mov	r2, r1
 8006b2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b2c:	7811      	ldrb	r1, [r2, #0]
 8006b2e:	292b      	cmp	r1, #43	@ 0x2b
 8006b30:	d04a      	beq.n	8006bc8 <_strtod_l+0xb8>
 8006b32:	d838      	bhi.n	8006ba6 <_strtod_l+0x96>
 8006b34:	290d      	cmp	r1, #13
 8006b36:	d832      	bhi.n	8006b9e <_strtod_l+0x8e>
 8006b38:	2908      	cmp	r1, #8
 8006b3a:	d832      	bhi.n	8006ba2 <_strtod_l+0x92>
 8006b3c:	2900      	cmp	r1, #0
 8006b3e:	d03b      	beq.n	8006bb8 <_strtod_l+0xa8>
 8006b40:	2200      	movs	r2, #0
 8006b42:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006b44:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006b46:	782a      	ldrb	r2, [r5, #0]
 8006b48:	2a30      	cmp	r2, #48	@ 0x30
 8006b4a:	f040 80b3 	bne.w	8006cb4 <_strtod_l+0x1a4>
 8006b4e:	786a      	ldrb	r2, [r5, #1]
 8006b50:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006b54:	2a58      	cmp	r2, #88	@ 0x58
 8006b56:	d16e      	bne.n	8006c36 <_strtod_l+0x126>
 8006b58:	9302      	str	r3, [sp, #8]
 8006b5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b5c:	9301      	str	r3, [sp, #4]
 8006b5e:	ab1a      	add	r3, sp, #104	@ 0x68
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	4a8e      	ldr	r2, [pc, #568]	@ (8006d9c <_strtod_l+0x28c>)
 8006b64:	9805      	ldr	r0, [sp, #20]
 8006b66:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006b68:	a919      	add	r1, sp, #100	@ 0x64
 8006b6a:	f001 f8ab 	bl	8007cc4 <__gethex>
 8006b6e:	f010 060f 	ands.w	r6, r0, #15
 8006b72:	4604      	mov	r4, r0
 8006b74:	d005      	beq.n	8006b82 <_strtod_l+0x72>
 8006b76:	2e06      	cmp	r6, #6
 8006b78:	d128      	bne.n	8006bcc <_strtod_l+0xbc>
 8006b7a:	3501      	adds	r5, #1
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f040 858e 	bne.w	80076a6 <_strtod_l+0xb96>
 8006b8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b8c:	b1cb      	cbz	r3, 8006bc2 <_strtod_l+0xb2>
 8006b8e:	4652      	mov	r2, sl
 8006b90:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8006b94:	ec43 2b10 	vmov	d0, r2, r3
 8006b98:	b01f      	add	sp, #124	@ 0x7c
 8006b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9e:	2920      	cmp	r1, #32
 8006ba0:	d1ce      	bne.n	8006b40 <_strtod_l+0x30>
 8006ba2:	3201      	adds	r2, #1
 8006ba4:	e7c1      	b.n	8006b2a <_strtod_l+0x1a>
 8006ba6:	292d      	cmp	r1, #45	@ 0x2d
 8006ba8:	d1ca      	bne.n	8006b40 <_strtod_l+0x30>
 8006baa:	2101      	movs	r1, #1
 8006bac:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006bae:	1c51      	adds	r1, r2, #1
 8006bb0:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bb2:	7852      	ldrb	r2, [r2, #1]
 8006bb4:	2a00      	cmp	r2, #0
 8006bb6:	d1c5      	bne.n	8006b44 <_strtod_l+0x34>
 8006bb8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006bba:	9419      	str	r4, [sp, #100]	@ 0x64
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f040 8570 	bne.w	80076a2 <_strtod_l+0xb92>
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	465b      	mov	r3, fp
 8006bc6:	e7e5      	b.n	8006b94 <_strtod_l+0x84>
 8006bc8:	2100      	movs	r1, #0
 8006bca:	e7ef      	b.n	8006bac <_strtod_l+0x9c>
 8006bcc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006bce:	b13a      	cbz	r2, 8006be0 <_strtod_l+0xd0>
 8006bd0:	2135      	movs	r1, #53	@ 0x35
 8006bd2:	a81c      	add	r0, sp, #112	@ 0x70
 8006bd4:	f7ff ff3a 	bl	8006a4c <__copybits>
 8006bd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006bda:	9805      	ldr	r0, [sp, #20]
 8006bdc:	f7ff fb08 	bl	80061f0 <_Bfree>
 8006be0:	3e01      	subs	r6, #1
 8006be2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006be4:	2e04      	cmp	r6, #4
 8006be6:	d806      	bhi.n	8006bf6 <_strtod_l+0xe6>
 8006be8:	e8df f006 	tbb	[pc, r6]
 8006bec:	201d0314 	.word	0x201d0314
 8006bf0:	14          	.byte	0x14
 8006bf1:	00          	.byte	0x00
 8006bf2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006bf6:	05e1      	lsls	r1, r4, #23
 8006bf8:	bf48      	it	mi
 8006bfa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006bfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006c02:	0d1b      	lsrs	r3, r3, #20
 8006c04:	051b      	lsls	r3, r3, #20
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1bb      	bne.n	8006b82 <_strtod_l+0x72>
 8006c0a:	f7fe fb31 	bl	8005270 <__errno>
 8006c0e:	2322      	movs	r3, #34	@ 0x22
 8006c10:	6003      	str	r3, [r0, #0]
 8006c12:	e7b6      	b.n	8006b82 <_strtod_l+0x72>
 8006c14:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006c18:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006c1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006c20:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006c24:	e7e7      	b.n	8006bf6 <_strtod_l+0xe6>
 8006c26:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006da4 <_strtod_l+0x294>
 8006c2a:	e7e4      	b.n	8006bf6 <_strtod_l+0xe6>
 8006c2c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006c30:	f04f 3aff 	mov.w	sl, #4294967295
 8006c34:	e7df      	b.n	8006bf6 <_strtod_l+0xe6>
 8006c36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c38:	1c5a      	adds	r2, r3, #1
 8006c3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c3c:	785b      	ldrb	r3, [r3, #1]
 8006c3e:	2b30      	cmp	r3, #48	@ 0x30
 8006c40:	d0f9      	beq.n	8006c36 <_strtod_l+0x126>
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d09d      	beq.n	8006b82 <_strtod_l+0x72>
 8006c46:	2301      	movs	r3, #1
 8006c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c54:	461f      	mov	r7, r3
 8006c56:	220a      	movs	r2, #10
 8006c58:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006c5a:	7805      	ldrb	r5, [r0, #0]
 8006c5c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006c60:	b2d9      	uxtb	r1, r3
 8006c62:	2909      	cmp	r1, #9
 8006c64:	d928      	bls.n	8006cb8 <_strtod_l+0x1a8>
 8006c66:	494e      	ldr	r1, [pc, #312]	@ (8006da0 <_strtod_l+0x290>)
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f000 ff59 	bl	8007b20 <strncmp>
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	d032      	beq.n	8006cd8 <_strtod_l+0x1c8>
 8006c72:	2000      	movs	r0, #0
 8006c74:	462a      	mov	r2, r5
 8006c76:	4681      	mov	r9, r0
 8006c78:	463d      	mov	r5, r7
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2a65      	cmp	r2, #101	@ 0x65
 8006c7e:	d001      	beq.n	8006c84 <_strtod_l+0x174>
 8006c80:	2a45      	cmp	r2, #69	@ 0x45
 8006c82:	d114      	bne.n	8006cae <_strtod_l+0x19e>
 8006c84:	b91d      	cbnz	r5, 8006c8e <_strtod_l+0x17e>
 8006c86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c88:	4302      	orrs	r2, r0
 8006c8a:	d095      	beq.n	8006bb8 <_strtod_l+0xa8>
 8006c8c:	2500      	movs	r5, #0
 8006c8e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006c90:	1c62      	adds	r2, r4, #1
 8006c92:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c94:	7862      	ldrb	r2, [r4, #1]
 8006c96:	2a2b      	cmp	r2, #43	@ 0x2b
 8006c98:	d077      	beq.n	8006d8a <_strtod_l+0x27a>
 8006c9a:	2a2d      	cmp	r2, #45	@ 0x2d
 8006c9c:	d07b      	beq.n	8006d96 <_strtod_l+0x286>
 8006c9e:	f04f 0c00 	mov.w	ip, #0
 8006ca2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006ca6:	2909      	cmp	r1, #9
 8006ca8:	f240 8082 	bls.w	8006db0 <_strtod_l+0x2a0>
 8006cac:	9419      	str	r4, [sp, #100]	@ 0x64
 8006cae:	f04f 0800 	mov.w	r8, #0
 8006cb2:	e0a2      	b.n	8006dfa <_strtod_l+0x2ea>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e7c7      	b.n	8006c48 <_strtod_l+0x138>
 8006cb8:	2f08      	cmp	r7, #8
 8006cba:	bfd5      	itete	le
 8006cbc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006cbe:	9908      	ldrgt	r1, [sp, #32]
 8006cc0:	fb02 3301 	mlale	r3, r2, r1, r3
 8006cc4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006cc8:	f100 0001 	add.w	r0, r0, #1
 8006ccc:	bfd4      	ite	le
 8006cce:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006cd0:	9308      	strgt	r3, [sp, #32]
 8006cd2:	3701      	adds	r7, #1
 8006cd4:	9019      	str	r0, [sp, #100]	@ 0x64
 8006cd6:	e7bf      	b.n	8006c58 <_strtod_l+0x148>
 8006cd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cda:	1c5a      	adds	r2, r3, #1
 8006cdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cde:	785a      	ldrb	r2, [r3, #1]
 8006ce0:	b37f      	cbz	r7, 8006d42 <_strtod_l+0x232>
 8006ce2:	4681      	mov	r9, r0
 8006ce4:	463d      	mov	r5, r7
 8006ce6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006cea:	2b09      	cmp	r3, #9
 8006cec:	d912      	bls.n	8006d14 <_strtod_l+0x204>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e7c4      	b.n	8006c7c <_strtod_l+0x16c>
 8006cf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cf4:	1c5a      	adds	r2, r3, #1
 8006cf6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cf8:	785a      	ldrb	r2, [r3, #1]
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	2a30      	cmp	r2, #48	@ 0x30
 8006cfe:	d0f8      	beq.n	8006cf2 <_strtod_l+0x1e2>
 8006d00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	f200 84d3 	bhi.w	80076b0 <_strtod_l+0xba0>
 8006d0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d0e:	4681      	mov	r9, r0
 8006d10:	2000      	movs	r0, #0
 8006d12:	4605      	mov	r5, r0
 8006d14:	3a30      	subs	r2, #48	@ 0x30
 8006d16:	f100 0301 	add.w	r3, r0, #1
 8006d1a:	d02a      	beq.n	8006d72 <_strtod_l+0x262>
 8006d1c:	4499      	add	r9, r3
 8006d1e:	eb00 0c05 	add.w	ip, r0, r5
 8006d22:	462b      	mov	r3, r5
 8006d24:	210a      	movs	r1, #10
 8006d26:	4563      	cmp	r3, ip
 8006d28:	d10d      	bne.n	8006d46 <_strtod_l+0x236>
 8006d2a:	1c69      	adds	r1, r5, #1
 8006d2c:	4401      	add	r1, r0
 8006d2e:	4428      	add	r0, r5
 8006d30:	2808      	cmp	r0, #8
 8006d32:	dc16      	bgt.n	8006d62 <_strtod_l+0x252>
 8006d34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006d36:	230a      	movs	r3, #10
 8006d38:	fb03 2300 	mla	r3, r3, r0, r2
 8006d3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e018      	b.n	8006d74 <_strtod_l+0x264>
 8006d42:	4638      	mov	r0, r7
 8006d44:	e7da      	b.n	8006cfc <_strtod_l+0x1ec>
 8006d46:	2b08      	cmp	r3, #8
 8006d48:	f103 0301 	add.w	r3, r3, #1
 8006d4c:	dc03      	bgt.n	8006d56 <_strtod_l+0x246>
 8006d4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006d50:	434e      	muls	r6, r1
 8006d52:	960a      	str	r6, [sp, #40]	@ 0x28
 8006d54:	e7e7      	b.n	8006d26 <_strtod_l+0x216>
 8006d56:	2b10      	cmp	r3, #16
 8006d58:	bfde      	ittt	le
 8006d5a:	9e08      	ldrle	r6, [sp, #32]
 8006d5c:	434e      	mulle	r6, r1
 8006d5e:	9608      	strle	r6, [sp, #32]
 8006d60:	e7e1      	b.n	8006d26 <_strtod_l+0x216>
 8006d62:	280f      	cmp	r0, #15
 8006d64:	dceb      	bgt.n	8006d3e <_strtod_l+0x22e>
 8006d66:	9808      	ldr	r0, [sp, #32]
 8006d68:	230a      	movs	r3, #10
 8006d6a:	fb03 2300 	mla	r3, r3, r0, r2
 8006d6e:	9308      	str	r3, [sp, #32]
 8006d70:	e7e5      	b.n	8006d3e <_strtod_l+0x22e>
 8006d72:	4629      	mov	r1, r5
 8006d74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d76:	1c50      	adds	r0, r2, #1
 8006d78:	9019      	str	r0, [sp, #100]	@ 0x64
 8006d7a:	7852      	ldrb	r2, [r2, #1]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	460d      	mov	r5, r1
 8006d80:	e7b1      	b.n	8006ce6 <_strtod_l+0x1d6>
 8006d82:	f04f 0900 	mov.w	r9, #0
 8006d86:	2301      	movs	r3, #1
 8006d88:	e77d      	b.n	8006c86 <_strtod_l+0x176>
 8006d8a:	f04f 0c00 	mov.w	ip, #0
 8006d8e:	1ca2      	adds	r2, r4, #2
 8006d90:	9219      	str	r2, [sp, #100]	@ 0x64
 8006d92:	78a2      	ldrb	r2, [r4, #2]
 8006d94:	e785      	b.n	8006ca2 <_strtod_l+0x192>
 8006d96:	f04f 0c01 	mov.w	ip, #1
 8006d9a:	e7f8      	b.n	8006d8e <_strtod_l+0x27e>
 8006d9c:	0800da60 	.word	0x0800da60
 8006da0:	0800da48 	.word	0x0800da48
 8006da4:	7ff00000 	.word	0x7ff00000
 8006da8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006daa:	1c51      	adds	r1, r2, #1
 8006dac:	9119      	str	r1, [sp, #100]	@ 0x64
 8006dae:	7852      	ldrb	r2, [r2, #1]
 8006db0:	2a30      	cmp	r2, #48	@ 0x30
 8006db2:	d0f9      	beq.n	8006da8 <_strtod_l+0x298>
 8006db4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006db8:	2908      	cmp	r1, #8
 8006dba:	f63f af78 	bhi.w	8006cae <_strtod_l+0x19e>
 8006dbe:	3a30      	subs	r2, #48	@ 0x30
 8006dc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006dc2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006dc4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006dc6:	f04f 080a 	mov.w	r8, #10
 8006dca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006dcc:	1c56      	adds	r6, r2, #1
 8006dce:	9619      	str	r6, [sp, #100]	@ 0x64
 8006dd0:	7852      	ldrb	r2, [r2, #1]
 8006dd2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006dd6:	f1be 0f09 	cmp.w	lr, #9
 8006dda:	d939      	bls.n	8006e50 <_strtod_l+0x340>
 8006ddc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006dde:	1a76      	subs	r6, r6, r1
 8006de0:	2e08      	cmp	r6, #8
 8006de2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006de6:	dc03      	bgt.n	8006df0 <_strtod_l+0x2e0>
 8006de8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006dea:	4588      	cmp	r8, r1
 8006dec:	bfa8      	it	ge
 8006dee:	4688      	movge	r8, r1
 8006df0:	f1bc 0f00 	cmp.w	ip, #0
 8006df4:	d001      	beq.n	8006dfa <_strtod_l+0x2ea>
 8006df6:	f1c8 0800 	rsb	r8, r8, #0
 8006dfa:	2d00      	cmp	r5, #0
 8006dfc:	d14e      	bne.n	8006e9c <_strtod_l+0x38c>
 8006dfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e00:	4308      	orrs	r0, r1
 8006e02:	f47f aebe 	bne.w	8006b82 <_strtod_l+0x72>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f47f aed6 	bne.w	8006bb8 <_strtod_l+0xa8>
 8006e0c:	2a69      	cmp	r2, #105	@ 0x69
 8006e0e:	d028      	beq.n	8006e62 <_strtod_l+0x352>
 8006e10:	dc25      	bgt.n	8006e5e <_strtod_l+0x34e>
 8006e12:	2a49      	cmp	r2, #73	@ 0x49
 8006e14:	d025      	beq.n	8006e62 <_strtod_l+0x352>
 8006e16:	2a4e      	cmp	r2, #78	@ 0x4e
 8006e18:	f47f aece 	bne.w	8006bb8 <_strtod_l+0xa8>
 8006e1c:	499b      	ldr	r1, [pc, #620]	@ (800708c <_strtod_l+0x57c>)
 8006e1e:	a819      	add	r0, sp, #100	@ 0x64
 8006e20:	f001 f972 	bl	8008108 <__match>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	f43f aec7 	beq.w	8006bb8 <_strtod_l+0xa8>
 8006e2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	2b28      	cmp	r3, #40	@ 0x28
 8006e30:	d12e      	bne.n	8006e90 <_strtod_l+0x380>
 8006e32:	4997      	ldr	r1, [pc, #604]	@ (8007090 <_strtod_l+0x580>)
 8006e34:	aa1c      	add	r2, sp, #112	@ 0x70
 8006e36:	a819      	add	r0, sp, #100	@ 0x64
 8006e38:	f001 f97a 	bl	8008130 <__hexnan>
 8006e3c:	2805      	cmp	r0, #5
 8006e3e:	d127      	bne.n	8006e90 <_strtod_l+0x380>
 8006e40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006e42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006e46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006e4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006e4e:	e698      	b.n	8006b82 <_strtod_l+0x72>
 8006e50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006e52:	fb08 2101 	mla	r1, r8, r1, r2
 8006e56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006e5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e5c:	e7b5      	b.n	8006dca <_strtod_l+0x2ba>
 8006e5e:	2a6e      	cmp	r2, #110	@ 0x6e
 8006e60:	e7da      	b.n	8006e18 <_strtod_l+0x308>
 8006e62:	498c      	ldr	r1, [pc, #560]	@ (8007094 <_strtod_l+0x584>)
 8006e64:	a819      	add	r0, sp, #100	@ 0x64
 8006e66:	f001 f94f 	bl	8008108 <__match>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	f43f aea4 	beq.w	8006bb8 <_strtod_l+0xa8>
 8006e70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e72:	4989      	ldr	r1, [pc, #548]	@ (8007098 <_strtod_l+0x588>)
 8006e74:	3b01      	subs	r3, #1
 8006e76:	a819      	add	r0, sp, #100	@ 0x64
 8006e78:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e7a:	f001 f945 	bl	8008108 <__match>
 8006e7e:	b910      	cbnz	r0, 8006e86 <_strtod_l+0x376>
 8006e80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e82:	3301      	adds	r3, #1
 8006e84:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e86:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80070a8 <_strtod_l+0x598>
 8006e8a:	f04f 0a00 	mov.w	sl, #0
 8006e8e:	e678      	b.n	8006b82 <_strtod_l+0x72>
 8006e90:	4882      	ldr	r0, [pc, #520]	@ (800709c <_strtod_l+0x58c>)
 8006e92:	f000 fe75 	bl	8007b80 <nan>
 8006e96:	ec5b ab10 	vmov	sl, fp, d0
 8006e9a:	e672      	b.n	8006b82 <_strtod_l+0x72>
 8006e9c:	eba8 0309 	sub.w	r3, r8, r9
 8006ea0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea4:	2f00      	cmp	r7, #0
 8006ea6:	bf08      	it	eq
 8006ea8:	462f      	moveq	r7, r5
 8006eaa:	2d10      	cmp	r5, #16
 8006eac:	462c      	mov	r4, r5
 8006eae:	bfa8      	it	ge
 8006eb0:	2410      	movge	r4, #16
 8006eb2:	f7f9 fb2f 	bl	8000514 <__aeabi_ui2d>
 8006eb6:	2d09      	cmp	r5, #9
 8006eb8:	4682      	mov	sl, r0
 8006eba:	468b      	mov	fp, r1
 8006ebc:	dc13      	bgt.n	8006ee6 <_strtod_l+0x3d6>
 8006ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f43f ae5e 	beq.w	8006b82 <_strtod_l+0x72>
 8006ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec8:	dd78      	ble.n	8006fbc <_strtod_l+0x4ac>
 8006eca:	2b16      	cmp	r3, #22
 8006ecc:	dc5f      	bgt.n	8006f8e <_strtod_l+0x47e>
 8006ece:	4974      	ldr	r1, [pc, #464]	@ (80070a0 <_strtod_l+0x590>)
 8006ed0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ed8:	4652      	mov	r2, sl
 8006eda:	465b      	mov	r3, fp
 8006edc:	f7f9 fb94 	bl	8000608 <__aeabi_dmul>
 8006ee0:	4682      	mov	sl, r0
 8006ee2:	468b      	mov	fp, r1
 8006ee4:	e64d      	b.n	8006b82 <_strtod_l+0x72>
 8006ee6:	4b6e      	ldr	r3, [pc, #440]	@ (80070a0 <_strtod_l+0x590>)
 8006ee8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006eec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006ef0:	f7f9 fb8a 	bl	8000608 <__aeabi_dmul>
 8006ef4:	4682      	mov	sl, r0
 8006ef6:	9808      	ldr	r0, [sp, #32]
 8006ef8:	468b      	mov	fp, r1
 8006efa:	f7f9 fb0b 	bl	8000514 <__aeabi_ui2d>
 8006efe:	4602      	mov	r2, r0
 8006f00:	460b      	mov	r3, r1
 8006f02:	4650      	mov	r0, sl
 8006f04:	4659      	mov	r1, fp
 8006f06:	f7f9 f9c9 	bl	800029c <__adddf3>
 8006f0a:	2d0f      	cmp	r5, #15
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	468b      	mov	fp, r1
 8006f10:	ddd5      	ble.n	8006ebe <_strtod_l+0x3ae>
 8006f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f14:	1b2c      	subs	r4, r5, r4
 8006f16:	441c      	add	r4, r3
 8006f18:	2c00      	cmp	r4, #0
 8006f1a:	f340 8096 	ble.w	800704a <_strtod_l+0x53a>
 8006f1e:	f014 030f 	ands.w	r3, r4, #15
 8006f22:	d00a      	beq.n	8006f3a <_strtod_l+0x42a>
 8006f24:	495e      	ldr	r1, [pc, #376]	@ (80070a0 <_strtod_l+0x590>)
 8006f26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f2a:	4652      	mov	r2, sl
 8006f2c:	465b      	mov	r3, fp
 8006f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f32:	f7f9 fb69 	bl	8000608 <__aeabi_dmul>
 8006f36:	4682      	mov	sl, r0
 8006f38:	468b      	mov	fp, r1
 8006f3a:	f034 040f 	bics.w	r4, r4, #15
 8006f3e:	d073      	beq.n	8007028 <_strtod_l+0x518>
 8006f40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006f44:	dd48      	ble.n	8006fd8 <_strtod_l+0x4c8>
 8006f46:	2400      	movs	r4, #0
 8006f48:	46a0      	mov	r8, r4
 8006f4a:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f4c:	46a1      	mov	r9, r4
 8006f4e:	9a05      	ldr	r2, [sp, #20]
 8006f50:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80070a8 <_strtod_l+0x598>
 8006f54:	2322      	movs	r3, #34	@ 0x22
 8006f56:	6013      	str	r3, [r2, #0]
 8006f58:	f04f 0a00 	mov.w	sl, #0
 8006f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f43f ae0f 	beq.w	8006b82 <_strtod_l+0x72>
 8006f64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f66:	9805      	ldr	r0, [sp, #20]
 8006f68:	f7ff f942 	bl	80061f0 <_Bfree>
 8006f6c:	9805      	ldr	r0, [sp, #20]
 8006f6e:	4649      	mov	r1, r9
 8006f70:	f7ff f93e 	bl	80061f0 <_Bfree>
 8006f74:	9805      	ldr	r0, [sp, #20]
 8006f76:	4641      	mov	r1, r8
 8006f78:	f7ff f93a 	bl	80061f0 <_Bfree>
 8006f7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f7e:	9805      	ldr	r0, [sp, #20]
 8006f80:	f7ff f936 	bl	80061f0 <_Bfree>
 8006f84:	9805      	ldr	r0, [sp, #20]
 8006f86:	4621      	mov	r1, r4
 8006f88:	f7ff f932 	bl	80061f0 <_Bfree>
 8006f8c:	e5f9      	b.n	8006b82 <_strtod_l+0x72>
 8006f8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006f94:	4293      	cmp	r3, r2
 8006f96:	dbbc      	blt.n	8006f12 <_strtod_l+0x402>
 8006f98:	4c41      	ldr	r4, [pc, #260]	@ (80070a0 <_strtod_l+0x590>)
 8006f9a:	f1c5 050f 	rsb	r5, r5, #15
 8006f9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006fa2:	4652      	mov	r2, sl
 8006fa4:	465b      	mov	r3, fp
 8006fa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006faa:	f7f9 fb2d 	bl	8000608 <__aeabi_dmul>
 8006fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fb0:	1b5d      	subs	r5, r3, r5
 8006fb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006fb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006fba:	e78f      	b.n	8006edc <_strtod_l+0x3cc>
 8006fbc:	3316      	adds	r3, #22
 8006fbe:	dba8      	blt.n	8006f12 <_strtod_l+0x402>
 8006fc0:	4b37      	ldr	r3, [pc, #220]	@ (80070a0 <_strtod_l+0x590>)
 8006fc2:	eba9 0808 	sub.w	r8, r9, r8
 8006fc6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006fca:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006fce:	4650      	mov	r0, sl
 8006fd0:	4659      	mov	r1, fp
 8006fd2:	f7f9 fc43 	bl	800085c <__aeabi_ddiv>
 8006fd6:	e783      	b.n	8006ee0 <_strtod_l+0x3d0>
 8006fd8:	4b32      	ldr	r3, [pc, #200]	@ (80070a4 <_strtod_l+0x594>)
 8006fda:	9308      	str	r3, [sp, #32]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	1124      	asrs	r4, r4, #4
 8006fe0:	4650      	mov	r0, sl
 8006fe2:	4659      	mov	r1, fp
 8006fe4:	461e      	mov	r6, r3
 8006fe6:	2c01      	cmp	r4, #1
 8006fe8:	dc21      	bgt.n	800702e <_strtod_l+0x51e>
 8006fea:	b10b      	cbz	r3, 8006ff0 <_strtod_l+0x4e0>
 8006fec:	4682      	mov	sl, r0
 8006fee:	468b      	mov	fp, r1
 8006ff0:	492c      	ldr	r1, [pc, #176]	@ (80070a4 <_strtod_l+0x594>)
 8006ff2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006ff6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006ffa:	4652      	mov	r2, sl
 8006ffc:	465b      	mov	r3, fp
 8006ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007002:	f7f9 fb01 	bl	8000608 <__aeabi_dmul>
 8007006:	4b28      	ldr	r3, [pc, #160]	@ (80070a8 <_strtod_l+0x598>)
 8007008:	460a      	mov	r2, r1
 800700a:	400b      	ands	r3, r1
 800700c:	4927      	ldr	r1, [pc, #156]	@ (80070ac <_strtod_l+0x59c>)
 800700e:	428b      	cmp	r3, r1
 8007010:	4682      	mov	sl, r0
 8007012:	d898      	bhi.n	8006f46 <_strtod_l+0x436>
 8007014:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007018:	428b      	cmp	r3, r1
 800701a:	bf86      	itte	hi
 800701c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80070b0 <_strtod_l+0x5a0>
 8007020:	f04f 3aff 	movhi.w	sl, #4294967295
 8007024:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007028:	2300      	movs	r3, #0
 800702a:	9308      	str	r3, [sp, #32]
 800702c:	e07a      	b.n	8007124 <_strtod_l+0x614>
 800702e:	07e2      	lsls	r2, r4, #31
 8007030:	d505      	bpl.n	800703e <_strtod_l+0x52e>
 8007032:	9b08      	ldr	r3, [sp, #32]
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f7f9 fae6 	bl	8000608 <__aeabi_dmul>
 800703c:	2301      	movs	r3, #1
 800703e:	9a08      	ldr	r2, [sp, #32]
 8007040:	3208      	adds	r2, #8
 8007042:	3601      	adds	r6, #1
 8007044:	1064      	asrs	r4, r4, #1
 8007046:	9208      	str	r2, [sp, #32]
 8007048:	e7cd      	b.n	8006fe6 <_strtod_l+0x4d6>
 800704a:	d0ed      	beq.n	8007028 <_strtod_l+0x518>
 800704c:	4264      	negs	r4, r4
 800704e:	f014 020f 	ands.w	r2, r4, #15
 8007052:	d00a      	beq.n	800706a <_strtod_l+0x55a>
 8007054:	4b12      	ldr	r3, [pc, #72]	@ (80070a0 <_strtod_l+0x590>)
 8007056:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800705a:	4650      	mov	r0, sl
 800705c:	4659      	mov	r1, fp
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 fbfb 	bl	800085c <__aeabi_ddiv>
 8007066:	4682      	mov	sl, r0
 8007068:	468b      	mov	fp, r1
 800706a:	1124      	asrs	r4, r4, #4
 800706c:	d0dc      	beq.n	8007028 <_strtod_l+0x518>
 800706e:	2c1f      	cmp	r4, #31
 8007070:	dd20      	ble.n	80070b4 <_strtod_l+0x5a4>
 8007072:	2400      	movs	r4, #0
 8007074:	46a0      	mov	r8, r4
 8007076:	940a      	str	r4, [sp, #40]	@ 0x28
 8007078:	46a1      	mov	r9, r4
 800707a:	9a05      	ldr	r2, [sp, #20]
 800707c:	2322      	movs	r3, #34	@ 0x22
 800707e:	f04f 0a00 	mov.w	sl, #0
 8007082:	f04f 0b00 	mov.w	fp, #0
 8007086:	6013      	str	r3, [r2, #0]
 8007088:	e768      	b.n	8006f5c <_strtod_l+0x44c>
 800708a:	bf00      	nop
 800708c:	0800d836 	.word	0x0800d836
 8007090:	0800da4c 	.word	0x0800da4c
 8007094:	0800d82e 	.word	0x0800d82e
 8007098:	0800d865 	.word	0x0800d865
 800709c:	0800daf4 	.word	0x0800daf4
 80070a0:	0800d980 	.word	0x0800d980
 80070a4:	0800d958 	.word	0x0800d958
 80070a8:	7ff00000 	.word	0x7ff00000
 80070ac:	7ca00000 	.word	0x7ca00000
 80070b0:	7fefffff 	.word	0x7fefffff
 80070b4:	f014 0310 	ands.w	r3, r4, #16
 80070b8:	bf18      	it	ne
 80070ba:	236a      	movne	r3, #106	@ 0x6a
 80070bc:	4ea9      	ldr	r6, [pc, #676]	@ (8007364 <_strtod_l+0x854>)
 80070be:	9308      	str	r3, [sp, #32]
 80070c0:	4650      	mov	r0, sl
 80070c2:	4659      	mov	r1, fp
 80070c4:	2300      	movs	r3, #0
 80070c6:	07e2      	lsls	r2, r4, #31
 80070c8:	d504      	bpl.n	80070d4 <_strtod_l+0x5c4>
 80070ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070ce:	f7f9 fa9b 	bl	8000608 <__aeabi_dmul>
 80070d2:	2301      	movs	r3, #1
 80070d4:	1064      	asrs	r4, r4, #1
 80070d6:	f106 0608 	add.w	r6, r6, #8
 80070da:	d1f4      	bne.n	80070c6 <_strtod_l+0x5b6>
 80070dc:	b10b      	cbz	r3, 80070e2 <_strtod_l+0x5d2>
 80070de:	4682      	mov	sl, r0
 80070e0:	468b      	mov	fp, r1
 80070e2:	9b08      	ldr	r3, [sp, #32]
 80070e4:	b1b3      	cbz	r3, 8007114 <_strtod_l+0x604>
 80070e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80070ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	4659      	mov	r1, fp
 80070f2:	dd0f      	ble.n	8007114 <_strtod_l+0x604>
 80070f4:	2b1f      	cmp	r3, #31
 80070f6:	dd55      	ble.n	80071a4 <_strtod_l+0x694>
 80070f8:	2b34      	cmp	r3, #52	@ 0x34
 80070fa:	bfde      	ittt	le
 80070fc:	f04f 33ff 	movle.w	r3, #4294967295
 8007100:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007104:	4093      	lslle	r3, r2
 8007106:	f04f 0a00 	mov.w	sl, #0
 800710a:	bfcc      	ite	gt
 800710c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007110:	ea03 0b01 	andle.w	fp, r3, r1
 8007114:	2200      	movs	r2, #0
 8007116:	2300      	movs	r3, #0
 8007118:	4650      	mov	r0, sl
 800711a:	4659      	mov	r1, fp
 800711c:	f7f9 fcdc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007120:	2800      	cmp	r0, #0
 8007122:	d1a6      	bne.n	8007072 <_strtod_l+0x562>
 8007124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800712a:	9805      	ldr	r0, [sp, #20]
 800712c:	462b      	mov	r3, r5
 800712e:	463a      	mov	r2, r7
 8007130:	f7ff f8c6 	bl	80062c0 <__s2b>
 8007134:	900a      	str	r0, [sp, #40]	@ 0x28
 8007136:	2800      	cmp	r0, #0
 8007138:	f43f af05 	beq.w	8006f46 <_strtod_l+0x436>
 800713c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800713e:	2a00      	cmp	r2, #0
 8007140:	eba9 0308 	sub.w	r3, r9, r8
 8007144:	bfa8      	it	ge
 8007146:	2300      	movge	r3, #0
 8007148:	9312      	str	r3, [sp, #72]	@ 0x48
 800714a:	2400      	movs	r4, #0
 800714c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007150:	9316      	str	r3, [sp, #88]	@ 0x58
 8007152:	46a0      	mov	r8, r4
 8007154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007156:	9805      	ldr	r0, [sp, #20]
 8007158:	6859      	ldr	r1, [r3, #4]
 800715a:	f7ff f809 	bl	8006170 <_Balloc>
 800715e:	4681      	mov	r9, r0
 8007160:	2800      	cmp	r0, #0
 8007162:	f43f aef4 	beq.w	8006f4e <_strtod_l+0x43e>
 8007166:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007168:	691a      	ldr	r2, [r3, #16]
 800716a:	3202      	adds	r2, #2
 800716c:	f103 010c 	add.w	r1, r3, #12
 8007170:	0092      	lsls	r2, r2, #2
 8007172:	300c      	adds	r0, #12
 8007174:	f000 fcf6 	bl	8007b64 <memcpy>
 8007178:	ec4b ab10 	vmov	d0, sl, fp
 800717c:	9805      	ldr	r0, [sp, #20]
 800717e:	aa1c      	add	r2, sp, #112	@ 0x70
 8007180:	a91b      	add	r1, sp, #108	@ 0x6c
 8007182:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007186:	f7ff fbd7 	bl	8006938 <__d2b>
 800718a:	901a      	str	r0, [sp, #104]	@ 0x68
 800718c:	2800      	cmp	r0, #0
 800718e:	f43f aede 	beq.w	8006f4e <_strtod_l+0x43e>
 8007192:	9805      	ldr	r0, [sp, #20]
 8007194:	2101      	movs	r1, #1
 8007196:	f7ff f929 	bl	80063ec <__i2b>
 800719a:	4680      	mov	r8, r0
 800719c:	b948      	cbnz	r0, 80071b2 <_strtod_l+0x6a2>
 800719e:	f04f 0800 	mov.w	r8, #0
 80071a2:	e6d4      	b.n	8006f4e <_strtod_l+0x43e>
 80071a4:	f04f 32ff 	mov.w	r2, #4294967295
 80071a8:	fa02 f303 	lsl.w	r3, r2, r3
 80071ac:	ea03 0a0a 	and.w	sl, r3, sl
 80071b0:	e7b0      	b.n	8007114 <_strtod_l+0x604>
 80071b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80071b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80071b6:	2d00      	cmp	r5, #0
 80071b8:	bfab      	itete	ge
 80071ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80071bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80071be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80071c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80071c2:	bfac      	ite	ge
 80071c4:	18ef      	addge	r7, r5, r3
 80071c6:	1b5e      	sublt	r6, r3, r5
 80071c8:	9b08      	ldr	r3, [sp, #32]
 80071ca:	1aed      	subs	r5, r5, r3
 80071cc:	4415      	add	r5, r2
 80071ce:	4b66      	ldr	r3, [pc, #408]	@ (8007368 <_strtod_l+0x858>)
 80071d0:	3d01      	subs	r5, #1
 80071d2:	429d      	cmp	r5, r3
 80071d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80071d8:	da50      	bge.n	800727c <_strtod_l+0x76c>
 80071da:	1b5b      	subs	r3, r3, r5
 80071dc:	2b1f      	cmp	r3, #31
 80071de:	eba2 0203 	sub.w	r2, r2, r3
 80071e2:	f04f 0101 	mov.w	r1, #1
 80071e6:	dc3d      	bgt.n	8007264 <_strtod_l+0x754>
 80071e8:	fa01 f303 	lsl.w	r3, r1, r3
 80071ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80071ee:	2300      	movs	r3, #0
 80071f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80071f2:	18bd      	adds	r5, r7, r2
 80071f4:	9b08      	ldr	r3, [sp, #32]
 80071f6:	42af      	cmp	r7, r5
 80071f8:	4416      	add	r6, r2
 80071fa:	441e      	add	r6, r3
 80071fc:	463b      	mov	r3, r7
 80071fe:	bfa8      	it	ge
 8007200:	462b      	movge	r3, r5
 8007202:	42b3      	cmp	r3, r6
 8007204:	bfa8      	it	ge
 8007206:	4633      	movge	r3, r6
 8007208:	2b00      	cmp	r3, #0
 800720a:	bfc2      	ittt	gt
 800720c:	1aed      	subgt	r5, r5, r3
 800720e:	1af6      	subgt	r6, r6, r3
 8007210:	1aff      	subgt	r7, r7, r3
 8007212:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007214:	2b00      	cmp	r3, #0
 8007216:	dd16      	ble.n	8007246 <_strtod_l+0x736>
 8007218:	4641      	mov	r1, r8
 800721a:	9805      	ldr	r0, [sp, #20]
 800721c:	461a      	mov	r2, r3
 800721e:	f7ff f9a5 	bl	800656c <__pow5mult>
 8007222:	4680      	mov	r8, r0
 8007224:	2800      	cmp	r0, #0
 8007226:	d0ba      	beq.n	800719e <_strtod_l+0x68e>
 8007228:	4601      	mov	r1, r0
 800722a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800722c:	9805      	ldr	r0, [sp, #20]
 800722e:	f7ff f8f3 	bl	8006418 <__multiply>
 8007232:	900e      	str	r0, [sp, #56]	@ 0x38
 8007234:	2800      	cmp	r0, #0
 8007236:	f43f ae8a 	beq.w	8006f4e <_strtod_l+0x43e>
 800723a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800723c:	9805      	ldr	r0, [sp, #20]
 800723e:	f7fe ffd7 	bl	80061f0 <_Bfree>
 8007242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007244:	931a      	str	r3, [sp, #104]	@ 0x68
 8007246:	2d00      	cmp	r5, #0
 8007248:	dc1d      	bgt.n	8007286 <_strtod_l+0x776>
 800724a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	dd23      	ble.n	8007298 <_strtod_l+0x788>
 8007250:	4649      	mov	r1, r9
 8007252:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007254:	9805      	ldr	r0, [sp, #20]
 8007256:	f7ff f989 	bl	800656c <__pow5mult>
 800725a:	4681      	mov	r9, r0
 800725c:	b9e0      	cbnz	r0, 8007298 <_strtod_l+0x788>
 800725e:	f04f 0900 	mov.w	r9, #0
 8007262:	e674      	b.n	8006f4e <_strtod_l+0x43e>
 8007264:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007268:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800726c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007270:	35e2      	adds	r5, #226	@ 0xe2
 8007272:	fa01 f305 	lsl.w	r3, r1, r5
 8007276:	9310      	str	r3, [sp, #64]	@ 0x40
 8007278:	9113      	str	r1, [sp, #76]	@ 0x4c
 800727a:	e7ba      	b.n	80071f2 <_strtod_l+0x6e2>
 800727c:	2300      	movs	r3, #0
 800727e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007280:	2301      	movs	r3, #1
 8007282:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007284:	e7b5      	b.n	80071f2 <_strtod_l+0x6e2>
 8007286:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007288:	9805      	ldr	r0, [sp, #20]
 800728a:	462a      	mov	r2, r5
 800728c:	f7ff f9c8 	bl	8006620 <__lshift>
 8007290:	901a      	str	r0, [sp, #104]	@ 0x68
 8007292:	2800      	cmp	r0, #0
 8007294:	d1d9      	bne.n	800724a <_strtod_l+0x73a>
 8007296:	e65a      	b.n	8006f4e <_strtod_l+0x43e>
 8007298:	2e00      	cmp	r6, #0
 800729a:	dd07      	ble.n	80072ac <_strtod_l+0x79c>
 800729c:	4649      	mov	r1, r9
 800729e:	9805      	ldr	r0, [sp, #20]
 80072a0:	4632      	mov	r2, r6
 80072a2:	f7ff f9bd 	bl	8006620 <__lshift>
 80072a6:	4681      	mov	r9, r0
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d0d8      	beq.n	800725e <_strtod_l+0x74e>
 80072ac:	2f00      	cmp	r7, #0
 80072ae:	dd08      	ble.n	80072c2 <_strtod_l+0x7b2>
 80072b0:	4641      	mov	r1, r8
 80072b2:	9805      	ldr	r0, [sp, #20]
 80072b4:	463a      	mov	r2, r7
 80072b6:	f7ff f9b3 	bl	8006620 <__lshift>
 80072ba:	4680      	mov	r8, r0
 80072bc:	2800      	cmp	r0, #0
 80072be:	f43f ae46 	beq.w	8006f4e <_strtod_l+0x43e>
 80072c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072c4:	9805      	ldr	r0, [sp, #20]
 80072c6:	464a      	mov	r2, r9
 80072c8:	f7ff fa32 	bl	8006730 <__mdiff>
 80072cc:	4604      	mov	r4, r0
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f43f ae3d 	beq.w	8006f4e <_strtod_l+0x43e>
 80072d4:	68c3      	ldr	r3, [r0, #12]
 80072d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072d8:	2300      	movs	r3, #0
 80072da:	60c3      	str	r3, [r0, #12]
 80072dc:	4641      	mov	r1, r8
 80072de:	f7ff fa0b 	bl	80066f8 <__mcmp>
 80072e2:	2800      	cmp	r0, #0
 80072e4:	da46      	bge.n	8007374 <_strtod_l+0x864>
 80072e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072e8:	ea53 030a 	orrs.w	r3, r3, sl
 80072ec:	d16c      	bne.n	80073c8 <_strtod_l+0x8b8>
 80072ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d168      	bne.n	80073c8 <_strtod_l+0x8b8>
 80072f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072fa:	0d1b      	lsrs	r3, r3, #20
 80072fc:	051b      	lsls	r3, r3, #20
 80072fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007302:	d961      	bls.n	80073c8 <_strtod_l+0x8b8>
 8007304:	6963      	ldr	r3, [r4, #20]
 8007306:	b913      	cbnz	r3, 800730e <_strtod_l+0x7fe>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	2b01      	cmp	r3, #1
 800730c:	dd5c      	ble.n	80073c8 <_strtod_l+0x8b8>
 800730e:	4621      	mov	r1, r4
 8007310:	2201      	movs	r2, #1
 8007312:	9805      	ldr	r0, [sp, #20]
 8007314:	f7ff f984 	bl	8006620 <__lshift>
 8007318:	4641      	mov	r1, r8
 800731a:	4604      	mov	r4, r0
 800731c:	f7ff f9ec 	bl	80066f8 <__mcmp>
 8007320:	2800      	cmp	r0, #0
 8007322:	dd51      	ble.n	80073c8 <_strtod_l+0x8b8>
 8007324:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007328:	9a08      	ldr	r2, [sp, #32]
 800732a:	0d1b      	lsrs	r3, r3, #20
 800732c:	051b      	lsls	r3, r3, #20
 800732e:	2a00      	cmp	r2, #0
 8007330:	d06b      	beq.n	800740a <_strtod_l+0x8fa>
 8007332:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007336:	d868      	bhi.n	800740a <_strtod_l+0x8fa>
 8007338:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800733c:	f67f ae9d 	bls.w	800707a <_strtod_l+0x56a>
 8007340:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <_strtod_l+0x85c>)
 8007342:	4650      	mov	r0, sl
 8007344:	4659      	mov	r1, fp
 8007346:	2200      	movs	r2, #0
 8007348:	f7f9 f95e 	bl	8000608 <__aeabi_dmul>
 800734c:	4b08      	ldr	r3, [pc, #32]	@ (8007370 <_strtod_l+0x860>)
 800734e:	400b      	ands	r3, r1
 8007350:	4682      	mov	sl, r0
 8007352:	468b      	mov	fp, r1
 8007354:	2b00      	cmp	r3, #0
 8007356:	f47f ae05 	bne.w	8006f64 <_strtod_l+0x454>
 800735a:	9a05      	ldr	r2, [sp, #20]
 800735c:	2322      	movs	r3, #34	@ 0x22
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	e600      	b.n	8006f64 <_strtod_l+0x454>
 8007362:	bf00      	nop
 8007364:	0800da78 	.word	0x0800da78
 8007368:	fffffc02 	.word	0xfffffc02
 800736c:	39500000 	.word	0x39500000
 8007370:	7ff00000 	.word	0x7ff00000
 8007374:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007378:	d165      	bne.n	8007446 <_strtod_l+0x936>
 800737a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800737c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007380:	b35a      	cbz	r2, 80073da <_strtod_l+0x8ca>
 8007382:	4a9f      	ldr	r2, [pc, #636]	@ (8007600 <_strtod_l+0xaf0>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d12b      	bne.n	80073e0 <_strtod_l+0x8d0>
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	4651      	mov	r1, sl
 800738c:	b303      	cbz	r3, 80073d0 <_strtod_l+0x8c0>
 800738e:	4b9d      	ldr	r3, [pc, #628]	@ (8007604 <_strtod_l+0xaf4>)
 8007390:	465a      	mov	r2, fp
 8007392:	4013      	ands	r3, r2
 8007394:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007398:	f04f 32ff 	mov.w	r2, #4294967295
 800739c:	d81b      	bhi.n	80073d6 <_strtod_l+0x8c6>
 800739e:	0d1b      	lsrs	r3, r3, #20
 80073a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80073a4:	fa02 f303 	lsl.w	r3, r2, r3
 80073a8:	4299      	cmp	r1, r3
 80073aa:	d119      	bne.n	80073e0 <_strtod_l+0x8d0>
 80073ac:	4b96      	ldr	r3, [pc, #600]	@ (8007608 <_strtod_l+0xaf8>)
 80073ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d102      	bne.n	80073ba <_strtod_l+0x8aa>
 80073b4:	3101      	adds	r1, #1
 80073b6:	f43f adca 	beq.w	8006f4e <_strtod_l+0x43e>
 80073ba:	4b92      	ldr	r3, [pc, #584]	@ (8007604 <_strtod_l+0xaf4>)
 80073bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073be:	401a      	ands	r2, r3
 80073c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80073c4:	f04f 0a00 	mov.w	sl, #0
 80073c8:	9b08      	ldr	r3, [sp, #32]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1b8      	bne.n	8007340 <_strtod_l+0x830>
 80073ce:	e5c9      	b.n	8006f64 <_strtod_l+0x454>
 80073d0:	f04f 33ff 	mov.w	r3, #4294967295
 80073d4:	e7e8      	b.n	80073a8 <_strtod_l+0x898>
 80073d6:	4613      	mov	r3, r2
 80073d8:	e7e6      	b.n	80073a8 <_strtod_l+0x898>
 80073da:	ea53 030a 	orrs.w	r3, r3, sl
 80073de:	d0a1      	beq.n	8007324 <_strtod_l+0x814>
 80073e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073e2:	b1db      	cbz	r3, 800741c <_strtod_l+0x90c>
 80073e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073e6:	4213      	tst	r3, r2
 80073e8:	d0ee      	beq.n	80073c8 <_strtod_l+0x8b8>
 80073ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ec:	9a08      	ldr	r2, [sp, #32]
 80073ee:	4650      	mov	r0, sl
 80073f0:	4659      	mov	r1, fp
 80073f2:	b1bb      	cbz	r3, 8007424 <_strtod_l+0x914>
 80073f4:	f7ff fb6e 	bl	8006ad4 <sulp>
 80073f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073fc:	ec53 2b10 	vmov	r2, r3, d0
 8007400:	f7f8 ff4c 	bl	800029c <__adddf3>
 8007404:	4682      	mov	sl, r0
 8007406:	468b      	mov	fp, r1
 8007408:	e7de      	b.n	80073c8 <_strtod_l+0x8b8>
 800740a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800740e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007412:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007416:	f04f 3aff 	mov.w	sl, #4294967295
 800741a:	e7d5      	b.n	80073c8 <_strtod_l+0x8b8>
 800741c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800741e:	ea13 0f0a 	tst.w	r3, sl
 8007422:	e7e1      	b.n	80073e8 <_strtod_l+0x8d8>
 8007424:	f7ff fb56 	bl	8006ad4 <sulp>
 8007428:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800742c:	ec53 2b10 	vmov	r2, r3, d0
 8007430:	f7f8 ff32 	bl	8000298 <__aeabi_dsub>
 8007434:	2200      	movs	r2, #0
 8007436:	2300      	movs	r3, #0
 8007438:	4682      	mov	sl, r0
 800743a:	468b      	mov	fp, r1
 800743c:	f7f9 fb4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007440:	2800      	cmp	r0, #0
 8007442:	d0c1      	beq.n	80073c8 <_strtod_l+0x8b8>
 8007444:	e619      	b.n	800707a <_strtod_l+0x56a>
 8007446:	4641      	mov	r1, r8
 8007448:	4620      	mov	r0, r4
 800744a:	f7ff facd 	bl	80069e8 <__ratio>
 800744e:	ec57 6b10 	vmov	r6, r7, d0
 8007452:	2200      	movs	r2, #0
 8007454:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007458:	4630      	mov	r0, r6
 800745a:	4639      	mov	r1, r7
 800745c:	f7f9 fb50 	bl	8000b00 <__aeabi_dcmple>
 8007460:	2800      	cmp	r0, #0
 8007462:	d06f      	beq.n	8007544 <_strtod_l+0xa34>
 8007464:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007466:	2b00      	cmp	r3, #0
 8007468:	d17a      	bne.n	8007560 <_strtod_l+0xa50>
 800746a:	f1ba 0f00 	cmp.w	sl, #0
 800746e:	d158      	bne.n	8007522 <_strtod_l+0xa12>
 8007470:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007472:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007476:	2b00      	cmp	r3, #0
 8007478:	d15a      	bne.n	8007530 <_strtod_l+0xa20>
 800747a:	4b64      	ldr	r3, [pc, #400]	@ (800760c <_strtod_l+0xafc>)
 800747c:	2200      	movs	r2, #0
 800747e:	4630      	mov	r0, r6
 8007480:	4639      	mov	r1, r7
 8007482:	f7f9 fb33 	bl	8000aec <__aeabi_dcmplt>
 8007486:	2800      	cmp	r0, #0
 8007488:	d159      	bne.n	800753e <_strtod_l+0xa2e>
 800748a:	4630      	mov	r0, r6
 800748c:	4639      	mov	r1, r7
 800748e:	4b60      	ldr	r3, [pc, #384]	@ (8007610 <_strtod_l+0xb00>)
 8007490:	2200      	movs	r2, #0
 8007492:	f7f9 f8b9 	bl	8000608 <__aeabi_dmul>
 8007496:	4606      	mov	r6, r0
 8007498:	460f      	mov	r7, r1
 800749a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800749e:	9606      	str	r6, [sp, #24]
 80074a0:	9307      	str	r3, [sp, #28]
 80074a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074a6:	4d57      	ldr	r5, [pc, #348]	@ (8007604 <_strtod_l+0xaf4>)
 80074a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074ae:	401d      	ands	r5, r3
 80074b0:	4b58      	ldr	r3, [pc, #352]	@ (8007614 <_strtod_l+0xb04>)
 80074b2:	429d      	cmp	r5, r3
 80074b4:	f040 80b2 	bne.w	800761c <_strtod_l+0xb0c>
 80074b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80074be:	ec4b ab10 	vmov	d0, sl, fp
 80074c2:	f7ff f9c9 	bl	8006858 <__ulp>
 80074c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074ca:	ec51 0b10 	vmov	r0, r1, d0
 80074ce:	f7f9 f89b 	bl	8000608 <__aeabi_dmul>
 80074d2:	4652      	mov	r2, sl
 80074d4:	465b      	mov	r3, fp
 80074d6:	f7f8 fee1 	bl	800029c <__adddf3>
 80074da:	460b      	mov	r3, r1
 80074dc:	4949      	ldr	r1, [pc, #292]	@ (8007604 <_strtod_l+0xaf4>)
 80074de:	4a4e      	ldr	r2, [pc, #312]	@ (8007618 <_strtod_l+0xb08>)
 80074e0:	4019      	ands	r1, r3
 80074e2:	4291      	cmp	r1, r2
 80074e4:	4682      	mov	sl, r0
 80074e6:	d942      	bls.n	800756e <_strtod_l+0xa5e>
 80074e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074ea:	4b47      	ldr	r3, [pc, #284]	@ (8007608 <_strtod_l+0xaf8>)
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d103      	bne.n	80074f8 <_strtod_l+0x9e8>
 80074f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f2:	3301      	adds	r3, #1
 80074f4:	f43f ad2b 	beq.w	8006f4e <_strtod_l+0x43e>
 80074f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007608 <_strtod_l+0xaf8>
 80074fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007500:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007502:	9805      	ldr	r0, [sp, #20]
 8007504:	f7fe fe74 	bl	80061f0 <_Bfree>
 8007508:	9805      	ldr	r0, [sp, #20]
 800750a:	4649      	mov	r1, r9
 800750c:	f7fe fe70 	bl	80061f0 <_Bfree>
 8007510:	9805      	ldr	r0, [sp, #20]
 8007512:	4641      	mov	r1, r8
 8007514:	f7fe fe6c 	bl	80061f0 <_Bfree>
 8007518:	9805      	ldr	r0, [sp, #20]
 800751a:	4621      	mov	r1, r4
 800751c:	f7fe fe68 	bl	80061f0 <_Bfree>
 8007520:	e618      	b.n	8007154 <_strtod_l+0x644>
 8007522:	f1ba 0f01 	cmp.w	sl, #1
 8007526:	d103      	bne.n	8007530 <_strtod_l+0xa20>
 8007528:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800752a:	2b00      	cmp	r3, #0
 800752c:	f43f ada5 	beq.w	800707a <_strtod_l+0x56a>
 8007530:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80075e0 <_strtod_l+0xad0>
 8007534:	4f35      	ldr	r7, [pc, #212]	@ (800760c <_strtod_l+0xafc>)
 8007536:	ed8d 7b06 	vstr	d7, [sp, #24]
 800753a:	2600      	movs	r6, #0
 800753c:	e7b1      	b.n	80074a2 <_strtod_l+0x992>
 800753e:	4f34      	ldr	r7, [pc, #208]	@ (8007610 <_strtod_l+0xb00>)
 8007540:	2600      	movs	r6, #0
 8007542:	e7aa      	b.n	800749a <_strtod_l+0x98a>
 8007544:	4b32      	ldr	r3, [pc, #200]	@ (8007610 <_strtod_l+0xb00>)
 8007546:	4630      	mov	r0, r6
 8007548:	4639      	mov	r1, r7
 800754a:	2200      	movs	r2, #0
 800754c:	f7f9 f85c 	bl	8000608 <__aeabi_dmul>
 8007550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007552:	4606      	mov	r6, r0
 8007554:	460f      	mov	r7, r1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d09f      	beq.n	800749a <_strtod_l+0x98a>
 800755a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800755e:	e7a0      	b.n	80074a2 <_strtod_l+0x992>
 8007560:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80075e8 <_strtod_l+0xad8>
 8007564:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007568:	ec57 6b17 	vmov	r6, r7, d7
 800756c:	e799      	b.n	80074a2 <_strtod_l+0x992>
 800756e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007572:	9b08      	ldr	r3, [sp, #32]
 8007574:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1c1      	bne.n	8007500 <_strtod_l+0x9f0>
 800757c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007580:	0d1b      	lsrs	r3, r3, #20
 8007582:	051b      	lsls	r3, r3, #20
 8007584:	429d      	cmp	r5, r3
 8007586:	d1bb      	bne.n	8007500 <_strtod_l+0x9f0>
 8007588:	4630      	mov	r0, r6
 800758a:	4639      	mov	r1, r7
 800758c:	f7f9 fb9c 	bl	8000cc8 <__aeabi_d2lz>
 8007590:	f7f9 f80c 	bl	80005ac <__aeabi_l2d>
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	4630      	mov	r0, r6
 800759a:	4639      	mov	r1, r7
 800759c:	f7f8 fe7c 	bl	8000298 <__aeabi_dsub>
 80075a0:	460b      	mov	r3, r1
 80075a2:	4602      	mov	r2, r0
 80075a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80075a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80075ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075ae:	ea46 060a 	orr.w	r6, r6, sl
 80075b2:	431e      	orrs	r6, r3
 80075b4:	d06f      	beq.n	8007696 <_strtod_l+0xb86>
 80075b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80075f0 <_strtod_l+0xae0>)
 80075b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075bc:	f7f9 fa96 	bl	8000aec <__aeabi_dcmplt>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	f47f accf 	bne.w	8006f64 <_strtod_l+0x454>
 80075c6:	a30c      	add	r3, pc, #48	@ (adr r3, 80075f8 <_strtod_l+0xae8>)
 80075c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075d0:	f7f9 faaa 	bl	8000b28 <__aeabi_dcmpgt>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	d093      	beq.n	8007500 <_strtod_l+0x9f0>
 80075d8:	e4c4      	b.n	8006f64 <_strtod_l+0x454>
 80075da:	bf00      	nop
 80075dc:	f3af 8000 	nop.w
 80075e0:	00000000 	.word	0x00000000
 80075e4:	bff00000 	.word	0xbff00000
 80075e8:	00000000 	.word	0x00000000
 80075ec:	3ff00000 	.word	0x3ff00000
 80075f0:	94a03595 	.word	0x94a03595
 80075f4:	3fdfffff 	.word	0x3fdfffff
 80075f8:	35afe535 	.word	0x35afe535
 80075fc:	3fe00000 	.word	0x3fe00000
 8007600:	000fffff 	.word	0x000fffff
 8007604:	7ff00000 	.word	0x7ff00000
 8007608:	7fefffff 	.word	0x7fefffff
 800760c:	3ff00000 	.word	0x3ff00000
 8007610:	3fe00000 	.word	0x3fe00000
 8007614:	7fe00000 	.word	0x7fe00000
 8007618:	7c9fffff 	.word	0x7c9fffff
 800761c:	9b08      	ldr	r3, [sp, #32]
 800761e:	b323      	cbz	r3, 800766a <_strtod_l+0xb5a>
 8007620:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007624:	d821      	bhi.n	800766a <_strtod_l+0xb5a>
 8007626:	a328      	add	r3, pc, #160	@ (adr r3, 80076c8 <_strtod_l+0xbb8>)
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	4630      	mov	r0, r6
 800762e:	4639      	mov	r1, r7
 8007630:	f7f9 fa66 	bl	8000b00 <__aeabi_dcmple>
 8007634:	b1a0      	cbz	r0, 8007660 <_strtod_l+0xb50>
 8007636:	4639      	mov	r1, r7
 8007638:	4630      	mov	r0, r6
 800763a:	f7f9 fabd 	bl	8000bb8 <__aeabi_d2uiz>
 800763e:	2801      	cmp	r0, #1
 8007640:	bf38      	it	cc
 8007642:	2001      	movcc	r0, #1
 8007644:	f7f8 ff66 	bl	8000514 <__aeabi_ui2d>
 8007648:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800764a:	4606      	mov	r6, r0
 800764c:	460f      	mov	r7, r1
 800764e:	b9fb      	cbnz	r3, 8007690 <_strtod_l+0xb80>
 8007650:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007654:	9014      	str	r0, [sp, #80]	@ 0x50
 8007656:	9315      	str	r3, [sp, #84]	@ 0x54
 8007658:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800765c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007660:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007662:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007666:	1b5b      	subs	r3, r3, r5
 8007668:	9311      	str	r3, [sp, #68]	@ 0x44
 800766a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800766e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007672:	f7ff f8f1 	bl	8006858 <__ulp>
 8007676:	4650      	mov	r0, sl
 8007678:	ec53 2b10 	vmov	r2, r3, d0
 800767c:	4659      	mov	r1, fp
 800767e:	f7f8 ffc3 	bl	8000608 <__aeabi_dmul>
 8007682:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007686:	f7f8 fe09 	bl	800029c <__adddf3>
 800768a:	4682      	mov	sl, r0
 800768c:	468b      	mov	fp, r1
 800768e:	e770      	b.n	8007572 <_strtod_l+0xa62>
 8007690:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007694:	e7e0      	b.n	8007658 <_strtod_l+0xb48>
 8007696:	a30e      	add	r3, pc, #56	@ (adr r3, 80076d0 <_strtod_l+0xbc0>)
 8007698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769c:	f7f9 fa26 	bl	8000aec <__aeabi_dcmplt>
 80076a0:	e798      	b.n	80075d4 <_strtod_l+0xac4>
 80076a2:	2300      	movs	r3, #0
 80076a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80076a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076aa:	6013      	str	r3, [r2, #0]
 80076ac:	f7ff ba6d 	b.w	8006b8a <_strtod_l+0x7a>
 80076b0:	2a65      	cmp	r2, #101	@ 0x65
 80076b2:	f43f ab66 	beq.w	8006d82 <_strtod_l+0x272>
 80076b6:	2a45      	cmp	r2, #69	@ 0x45
 80076b8:	f43f ab63 	beq.w	8006d82 <_strtod_l+0x272>
 80076bc:	2301      	movs	r3, #1
 80076be:	f7ff bb9e 	b.w	8006dfe <_strtod_l+0x2ee>
 80076c2:	bf00      	nop
 80076c4:	f3af 8000 	nop.w
 80076c8:	ffc00000 	.word	0xffc00000
 80076cc:	41dfffff 	.word	0x41dfffff
 80076d0:	94a03595 	.word	0x94a03595
 80076d4:	3fcfffff 	.word	0x3fcfffff

080076d8 <_strtod_r>:
 80076d8:	4b01      	ldr	r3, [pc, #4]	@ (80076e0 <_strtod_r+0x8>)
 80076da:	f7ff ba19 	b.w	8006b10 <_strtod_l>
 80076de:	bf00      	nop
 80076e0:	200000a4 	.word	0x200000a4

080076e4 <__ssputs_r>:
 80076e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e8:	688e      	ldr	r6, [r1, #8]
 80076ea:	461f      	mov	r7, r3
 80076ec:	42be      	cmp	r6, r7
 80076ee:	680b      	ldr	r3, [r1, #0]
 80076f0:	4682      	mov	sl, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4690      	mov	r8, r2
 80076f6:	d82d      	bhi.n	8007754 <__ssputs_r+0x70>
 80076f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007700:	d026      	beq.n	8007750 <__ssputs_r+0x6c>
 8007702:	6965      	ldr	r5, [r4, #20]
 8007704:	6909      	ldr	r1, [r1, #16]
 8007706:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800770a:	eba3 0901 	sub.w	r9, r3, r1
 800770e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007712:	1c7b      	adds	r3, r7, #1
 8007714:	444b      	add	r3, r9
 8007716:	106d      	asrs	r5, r5, #1
 8007718:	429d      	cmp	r5, r3
 800771a:	bf38      	it	cc
 800771c:	461d      	movcc	r5, r3
 800771e:	0553      	lsls	r3, r2, #21
 8007720:	d527      	bpl.n	8007772 <__ssputs_r+0x8e>
 8007722:	4629      	mov	r1, r5
 8007724:	f7fe fc98 	bl	8006058 <_malloc_r>
 8007728:	4606      	mov	r6, r0
 800772a:	b360      	cbz	r0, 8007786 <__ssputs_r+0xa2>
 800772c:	6921      	ldr	r1, [r4, #16]
 800772e:	464a      	mov	r2, r9
 8007730:	f000 fa18 	bl	8007b64 <memcpy>
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800773a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773e:	81a3      	strh	r3, [r4, #12]
 8007740:	6126      	str	r6, [r4, #16]
 8007742:	6165      	str	r5, [r4, #20]
 8007744:	444e      	add	r6, r9
 8007746:	eba5 0509 	sub.w	r5, r5, r9
 800774a:	6026      	str	r6, [r4, #0]
 800774c:	60a5      	str	r5, [r4, #8]
 800774e:	463e      	mov	r6, r7
 8007750:	42be      	cmp	r6, r7
 8007752:	d900      	bls.n	8007756 <__ssputs_r+0x72>
 8007754:	463e      	mov	r6, r7
 8007756:	6820      	ldr	r0, [r4, #0]
 8007758:	4632      	mov	r2, r6
 800775a:	4641      	mov	r1, r8
 800775c:	f000 f9c6 	bl	8007aec <memmove>
 8007760:	68a3      	ldr	r3, [r4, #8]
 8007762:	1b9b      	subs	r3, r3, r6
 8007764:	60a3      	str	r3, [r4, #8]
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	4433      	add	r3, r6
 800776a:	6023      	str	r3, [r4, #0]
 800776c:	2000      	movs	r0, #0
 800776e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007772:	462a      	mov	r2, r5
 8007774:	f000 fd89 	bl	800828a <_realloc_r>
 8007778:	4606      	mov	r6, r0
 800777a:	2800      	cmp	r0, #0
 800777c:	d1e0      	bne.n	8007740 <__ssputs_r+0x5c>
 800777e:	6921      	ldr	r1, [r4, #16]
 8007780:	4650      	mov	r0, sl
 8007782:	f7fe fbf5 	bl	8005f70 <_free_r>
 8007786:	230c      	movs	r3, #12
 8007788:	f8ca 3000 	str.w	r3, [sl]
 800778c:	89a3      	ldrh	r3, [r4, #12]
 800778e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007792:	81a3      	strh	r3, [r4, #12]
 8007794:	f04f 30ff 	mov.w	r0, #4294967295
 8007798:	e7e9      	b.n	800776e <__ssputs_r+0x8a>
	...

0800779c <_svfiprintf_r>:
 800779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a0:	4698      	mov	r8, r3
 80077a2:	898b      	ldrh	r3, [r1, #12]
 80077a4:	061b      	lsls	r3, r3, #24
 80077a6:	b09d      	sub	sp, #116	@ 0x74
 80077a8:	4607      	mov	r7, r0
 80077aa:	460d      	mov	r5, r1
 80077ac:	4614      	mov	r4, r2
 80077ae:	d510      	bpl.n	80077d2 <_svfiprintf_r+0x36>
 80077b0:	690b      	ldr	r3, [r1, #16]
 80077b2:	b973      	cbnz	r3, 80077d2 <_svfiprintf_r+0x36>
 80077b4:	2140      	movs	r1, #64	@ 0x40
 80077b6:	f7fe fc4f 	bl	8006058 <_malloc_r>
 80077ba:	6028      	str	r0, [r5, #0]
 80077bc:	6128      	str	r0, [r5, #16]
 80077be:	b930      	cbnz	r0, 80077ce <_svfiprintf_r+0x32>
 80077c0:	230c      	movs	r3, #12
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	f04f 30ff 	mov.w	r0, #4294967295
 80077c8:	b01d      	add	sp, #116	@ 0x74
 80077ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ce:	2340      	movs	r3, #64	@ 0x40
 80077d0:	616b      	str	r3, [r5, #20]
 80077d2:	2300      	movs	r3, #0
 80077d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80077d6:	2320      	movs	r3, #32
 80077d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80077e0:	2330      	movs	r3, #48	@ 0x30
 80077e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007980 <_svfiprintf_r+0x1e4>
 80077e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077ea:	f04f 0901 	mov.w	r9, #1
 80077ee:	4623      	mov	r3, r4
 80077f0:	469a      	mov	sl, r3
 80077f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077f6:	b10a      	cbz	r2, 80077fc <_svfiprintf_r+0x60>
 80077f8:	2a25      	cmp	r2, #37	@ 0x25
 80077fa:	d1f9      	bne.n	80077f0 <_svfiprintf_r+0x54>
 80077fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007800:	d00b      	beq.n	800781a <_svfiprintf_r+0x7e>
 8007802:	465b      	mov	r3, fp
 8007804:	4622      	mov	r2, r4
 8007806:	4629      	mov	r1, r5
 8007808:	4638      	mov	r0, r7
 800780a:	f7ff ff6b 	bl	80076e4 <__ssputs_r>
 800780e:	3001      	adds	r0, #1
 8007810:	f000 80a7 	beq.w	8007962 <_svfiprintf_r+0x1c6>
 8007814:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007816:	445a      	add	r2, fp
 8007818:	9209      	str	r2, [sp, #36]	@ 0x24
 800781a:	f89a 3000 	ldrb.w	r3, [sl]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 809f 	beq.w	8007962 <_svfiprintf_r+0x1c6>
 8007824:	2300      	movs	r3, #0
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800782e:	f10a 0a01 	add.w	sl, sl, #1
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	9307      	str	r3, [sp, #28]
 8007836:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800783a:	931a      	str	r3, [sp, #104]	@ 0x68
 800783c:	4654      	mov	r4, sl
 800783e:	2205      	movs	r2, #5
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	484e      	ldr	r0, [pc, #312]	@ (8007980 <_svfiprintf_r+0x1e4>)
 8007846:	f7f8 fccb 	bl	80001e0 <memchr>
 800784a:	9a04      	ldr	r2, [sp, #16]
 800784c:	b9d8      	cbnz	r0, 8007886 <_svfiprintf_r+0xea>
 800784e:	06d0      	lsls	r0, r2, #27
 8007850:	bf44      	itt	mi
 8007852:	2320      	movmi	r3, #32
 8007854:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007858:	0711      	lsls	r1, r2, #28
 800785a:	bf44      	itt	mi
 800785c:	232b      	movmi	r3, #43	@ 0x2b
 800785e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007862:	f89a 3000 	ldrb.w	r3, [sl]
 8007866:	2b2a      	cmp	r3, #42	@ 0x2a
 8007868:	d015      	beq.n	8007896 <_svfiprintf_r+0xfa>
 800786a:	9a07      	ldr	r2, [sp, #28]
 800786c:	4654      	mov	r4, sl
 800786e:	2000      	movs	r0, #0
 8007870:	f04f 0c0a 	mov.w	ip, #10
 8007874:	4621      	mov	r1, r4
 8007876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800787a:	3b30      	subs	r3, #48	@ 0x30
 800787c:	2b09      	cmp	r3, #9
 800787e:	d94b      	bls.n	8007918 <_svfiprintf_r+0x17c>
 8007880:	b1b0      	cbz	r0, 80078b0 <_svfiprintf_r+0x114>
 8007882:	9207      	str	r2, [sp, #28]
 8007884:	e014      	b.n	80078b0 <_svfiprintf_r+0x114>
 8007886:	eba0 0308 	sub.w	r3, r0, r8
 800788a:	fa09 f303 	lsl.w	r3, r9, r3
 800788e:	4313      	orrs	r3, r2
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	46a2      	mov	sl, r4
 8007894:	e7d2      	b.n	800783c <_svfiprintf_r+0xa0>
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	1d19      	adds	r1, r3, #4
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	9103      	str	r1, [sp, #12]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	bfbb      	ittet	lt
 80078a2:	425b      	neglt	r3, r3
 80078a4:	f042 0202 	orrlt.w	r2, r2, #2
 80078a8:	9307      	strge	r3, [sp, #28]
 80078aa:	9307      	strlt	r3, [sp, #28]
 80078ac:	bfb8      	it	lt
 80078ae:	9204      	strlt	r2, [sp, #16]
 80078b0:	7823      	ldrb	r3, [r4, #0]
 80078b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80078b4:	d10a      	bne.n	80078cc <_svfiprintf_r+0x130>
 80078b6:	7863      	ldrb	r3, [r4, #1]
 80078b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ba:	d132      	bne.n	8007922 <_svfiprintf_r+0x186>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	1d1a      	adds	r2, r3, #4
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	9203      	str	r2, [sp, #12]
 80078c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078c8:	3402      	adds	r4, #2
 80078ca:	9305      	str	r3, [sp, #20]
 80078cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007990 <_svfiprintf_r+0x1f4>
 80078d0:	7821      	ldrb	r1, [r4, #0]
 80078d2:	2203      	movs	r2, #3
 80078d4:	4650      	mov	r0, sl
 80078d6:	f7f8 fc83 	bl	80001e0 <memchr>
 80078da:	b138      	cbz	r0, 80078ec <_svfiprintf_r+0x150>
 80078dc:	9b04      	ldr	r3, [sp, #16]
 80078de:	eba0 000a 	sub.w	r0, r0, sl
 80078e2:	2240      	movs	r2, #64	@ 0x40
 80078e4:	4082      	lsls	r2, r0
 80078e6:	4313      	orrs	r3, r2
 80078e8:	3401      	adds	r4, #1
 80078ea:	9304      	str	r3, [sp, #16]
 80078ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f0:	4824      	ldr	r0, [pc, #144]	@ (8007984 <_svfiprintf_r+0x1e8>)
 80078f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078f6:	2206      	movs	r2, #6
 80078f8:	f7f8 fc72 	bl	80001e0 <memchr>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	d036      	beq.n	800796e <_svfiprintf_r+0x1d2>
 8007900:	4b21      	ldr	r3, [pc, #132]	@ (8007988 <_svfiprintf_r+0x1ec>)
 8007902:	bb1b      	cbnz	r3, 800794c <_svfiprintf_r+0x1b0>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	3307      	adds	r3, #7
 8007908:	f023 0307 	bic.w	r3, r3, #7
 800790c:	3308      	adds	r3, #8
 800790e:	9303      	str	r3, [sp, #12]
 8007910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007912:	4433      	add	r3, r6
 8007914:	9309      	str	r3, [sp, #36]	@ 0x24
 8007916:	e76a      	b.n	80077ee <_svfiprintf_r+0x52>
 8007918:	fb0c 3202 	mla	r2, ip, r2, r3
 800791c:	460c      	mov	r4, r1
 800791e:	2001      	movs	r0, #1
 8007920:	e7a8      	b.n	8007874 <_svfiprintf_r+0xd8>
 8007922:	2300      	movs	r3, #0
 8007924:	3401      	adds	r4, #1
 8007926:	9305      	str	r3, [sp, #20]
 8007928:	4619      	mov	r1, r3
 800792a:	f04f 0c0a 	mov.w	ip, #10
 800792e:	4620      	mov	r0, r4
 8007930:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007934:	3a30      	subs	r2, #48	@ 0x30
 8007936:	2a09      	cmp	r2, #9
 8007938:	d903      	bls.n	8007942 <_svfiprintf_r+0x1a6>
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0c6      	beq.n	80078cc <_svfiprintf_r+0x130>
 800793e:	9105      	str	r1, [sp, #20]
 8007940:	e7c4      	b.n	80078cc <_svfiprintf_r+0x130>
 8007942:	fb0c 2101 	mla	r1, ip, r1, r2
 8007946:	4604      	mov	r4, r0
 8007948:	2301      	movs	r3, #1
 800794a:	e7f0      	b.n	800792e <_svfiprintf_r+0x192>
 800794c:	ab03      	add	r3, sp, #12
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	462a      	mov	r2, r5
 8007952:	4b0e      	ldr	r3, [pc, #56]	@ (800798c <_svfiprintf_r+0x1f0>)
 8007954:	a904      	add	r1, sp, #16
 8007956:	4638      	mov	r0, r7
 8007958:	f7fc fd46 	bl	80043e8 <_printf_float>
 800795c:	1c42      	adds	r2, r0, #1
 800795e:	4606      	mov	r6, r0
 8007960:	d1d6      	bne.n	8007910 <_svfiprintf_r+0x174>
 8007962:	89ab      	ldrh	r3, [r5, #12]
 8007964:	065b      	lsls	r3, r3, #25
 8007966:	f53f af2d 	bmi.w	80077c4 <_svfiprintf_r+0x28>
 800796a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800796c:	e72c      	b.n	80077c8 <_svfiprintf_r+0x2c>
 800796e:	ab03      	add	r3, sp, #12
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	462a      	mov	r2, r5
 8007974:	4b05      	ldr	r3, [pc, #20]	@ (800798c <_svfiprintf_r+0x1f0>)
 8007976:	a904      	add	r1, sp, #16
 8007978:	4638      	mov	r0, r7
 800797a:	f7fc ffcd 	bl	8004918 <_printf_i>
 800797e:	e7ed      	b.n	800795c <_svfiprintf_r+0x1c0>
 8007980:	0800daa0 	.word	0x0800daa0
 8007984:	0800daaa 	.word	0x0800daaa
 8007988:	080043e9 	.word	0x080043e9
 800798c:	080076e5 	.word	0x080076e5
 8007990:	0800daa6 	.word	0x0800daa6

08007994 <__sflush_r>:
 8007994:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800799c:	0716      	lsls	r6, r2, #28
 800799e:	4605      	mov	r5, r0
 80079a0:	460c      	mov	r4, r1
 80079a2:	d454      	bmi.n	8007a4e <__sflush_r+0xba>
 80079a4:	684b      	ldr	r3, [r1, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	dc02      	bgt.n	80079b0 <__sflush_r+0x1c>
 80079aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	dd48      	ble.n	8007a42 <__sflush_r+0xae>
 80079b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079b2:	2e00      	cmp	r6, #0
 80079b4:	d045      	beq.n	8007a42 <__sflush_r+0xae>
 80079b6:	2300      	movs	r3, #0
 80079b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80079bc:	682f      	ldr	r7, [r5, #0]
 80079be:	6a21      	ldr	r1, [r4, #32]
 80079c0:	602b      	str	r3, [r5, #0]
 80079c2:	d030      	beq.n	8007a26 <__sflush_r+0x92>
 80079c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80079c6:	89a3      	ldrh	r3, [r4, #12]
 80079c8:	0759      	lsls	r1, r3, #29
 80079ca:	d505      	bpl.n	80079d8 <__sflush_r+0x44>
 80079cc:	6863      	ldr	r3, [r4, #4]
 80079ce:	1ad2      	subs	r2, r2, r3
 80079d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80079d2:	b10b      	cbz	r3, 80079d8 <__sflush_r+0x44>
 80079d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80079d6:	1ad2      	subs	r2, r2, r3
 80079d8:	2300      	movs	r3, #0
 80079da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079dc:	6a21      	ldr	r1, [r4, #32]
 80079de:	4628      	mov	r0, r5
 80079e0:	47b0      	blx	r6
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	d106      	bne.n	80079f6 <__sflush_r+0x62>
 80079e8:	6829      	ldr	r1, [r5, #0]
 80079ea:	291d      	cmp	r1, #29
 80079ec:	d82b      	bhi.n	8007a46 <__sflush_r+0xb2>
 80079ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007a98 <__sflush_r+0x104>)
 80079f0:	410a      	asrs	r2, r1
 80079f2:	07d6      	lsls	r6, r2, #31
 80079f4:	d427      	bmi.n	8007a46 <__sflush_r+0xb2>
 80079f6:	2200      	movs	r2, #0
 80079f8:	6062      	str	r2, [r4, #4]
 80079fa:	04d9      	lsls	r1, r3, #19
 80079fc:	6922      	ldr	r2, [r4, #16]
 80079fe:	6022      	str	r2, [r4, #0]
 8007a00:	d504      	bpl.n	8007a0c <__sflush_r+0x78>
 8007a02:	1c42      	adds	r2, r0, #1
 8007a04:	d101      	bne.n	8007a0a <__sflush_r+0x76>
 8007a06:	682b      	ldr	r3, [r5, #0]
 8007a08:	b903      	cbnz	r3, 8007a0c <__sflush_r+0x78>
 8007a0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a0e:	602f      	str	r7, [r5, #0]
 8007a10:	b1b9      	cbz	r1, 8007a42 <__sflush_r+0xae>
 8007a12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a16:	4299      	cmp	r1, r3
 8007a18:	d002      	beq.n	8007a20 <__sflush_r+0x8c>
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	f7fe faa8 	bl	8005f70 <_free_r>
 8007a20:	2300      	movs	r3, #0
 8007a22:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a24:	e00d      	b.n	8007a42 <__sflush_r+0xae>
 8007a26:	2301      	movs	r3, #1
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b0      	blx	r6
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	1c50      	adds	r0, r2, #1
 8007a30:	d1c9      	bne.n	80079c6 <__sflush_r+0x32>
 8007a32:	682b      	ldr	r3, [r5, #0]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0c6      	beq.n	80079c6 <__sflush_r+0x32>
 8007a38:	2b1d      	cmp	r3, #29
 8007a3a:	d001      	beq.n	8007a40 <__sflush_r+0xac>
 8007a3c:	2b16      	cmp	r3, #22
 8007a3e:	d11e      	bne.n	8007a7e <__sflush_r+0xea>
 8007a40:	602f      	str	r7, [r5, #0]
 8007a42:	2000      	movs	r0, #0
 8007a44:	e022      	b.n	8007a8c <__sflush_r+0xf8>
 8007a46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a4a:	b21b      	sxth	r3, r3
 8007a4c:	e01b      	b.n	8007a86 <__sflush_r+0xf2>
 8007a4e:	690f      	ldr	r7, [r1, #16]
 8007a50:	2f00      	cmp	r7, #0
 8007a52:	d0f6      	beq.n	8007a42 <__sflush_r+0xae>
 8007a54:	0793      	lsls	r3, r2, #30
 8007a56:	680e      	ldr	r6, [r1, #0]
 8007a58:	bf08      	it	eq
 8007a5a:	694b      	ldreq	r3, [r1, #20]
 8007a5c:	600f      	str	r7, [r1, #0]
 8007a5e:	bf18      	it	ne
 8007a60:	2300      	movne	r3, #0
 8007a62:	eba6 0807 	sub.w	r8, r6, r7
 8007a66:	608b      	str	r3, [r1, #8]
 8007a68:	f1b8 0f00 	cmp.w	r8, #0
 8007a6c:	dde9      	ble.n	8007a42 <__sflush_r+0xae>
 8007a6e:	6a21      	ldr	r1, [r4, #32]
 8007a70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007a72:	4643      	mov	r3, r8
 8007a74:	463a      	mov	r2, r7
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b0      	blx	r6
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	dc08      	bgt.n	8007a90 <__sflush_r+0xfc>
 8007a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a86:	81a3      	strh	r3, [r4, #12]
 8007a88:	f04f 30ff 	mov.w	r0, #4294967295
 8007a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a90:	4407      	add	r7, r0
 8007a92:	eba8 0800 	sub.w	r8, r8, r0
 8007a96:	e7e7      	b.n	8007a68 <__sflush_r+0xd4>
 8007a98:	dfbffffe 	.word	0xdfbffffe

08007a9c <_fflush_r>:
 8007a9c:	b538      	push	{r3, r4, r5, lr}
 8007a9e:	690b      	ldr	r3, [r1, #16]
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	b913      	cbnz	r3, 8007aac <_fflush_r+0x10>
 8007aa6:	2500      	movs	r5, #0
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	bd38      	pop	{r3, r4, r5, pc}
 8007aac:	b118      	cbz	r0, 8007ab6 <_fflush_r+0x1a>
 8007aae:	6a03      	ldr	r3, [r0, #32]
 8007ab0:	b90b      	cbnz	r3, 8007ab6 <_fflush_r+0x1a>
 8007ab2:	f7fd faf1 	bl	8005098 <__sinit>
 8007ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d0f3      	beq.n	8007aa6 <_fflush_r+0xa>
 8007abe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ac0:	07d0      	lsls	r0, r2, #31
 8007ac2:	d404      	bmi.n	8007ace <_fflush_r+0x32>
 8007ac4:	0599      	lsls	r1, r3, #22
 8007ac6:	d402      	bmi.n	8007ace <_fflush_r+0x32>
 8007ac8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007aca:	f7fd fbfc 	bl	80052c6 <__retarget_lock_acquire_recursive>
 8007ace:	4628      	mov	r0, r5
 8007ad0:	4621      	mov	r1, r4
 8007ad2:	f7ff ff5f 	bl	8007994 <__sflush_r>
 8007ad6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ad8:	07da      	lsls	r2, r3, #31
 8007ada:	4605      	mov	r5, r0
 8007adc:	d4e4      	bmi.n	8007aa8 <_fflush_r+0xc>
 8007ade:	89a3      	ldrh	r3, [r4, #12]
 8007ae0:	059b      	lsls	r3, r3, #22
 8007ae2:	d4e1      	bmi.n	8007aa8 <_fflush_r+0xc>
 8007ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ae6:	f7fd fbef 	bl	80052c8 <__retarget_lock_release_recursive>
 8007aea:	e7dd      	b.n	8007aa8 <_fflush_r+0xc>

08007aec <memmove>:
 8007aec:	4288      	cmp	r0, r1
 8007aee:	b510      	push	{r4, lr}
 8007af0:	eb01 0402 	add.w	r4, r1, r2
 8007af4:	d902      	bls.n	8007afc <memmove+0x10>
 8007af6:	4284      	cmp	r4, r0
 8007af8:	4623      	mov	r3, r4
 8007afa:	d807      	bhi.n	8007b0c <memmove+0x20>
 8007afc:	1e43      	subs	r3, r0, #1
 8007afe:	42a1      	cmp	r1, r4
 8007b00:	d008      	beq.n	8007b14 <memmove+0x28>
 8007b02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b0a:	e7f8      	b.n	8007afe <memmove+0x12>
 8007b0c:	4402      	add	r2, r0
 8007b0e:	4601      	mov	r1, r0
 8007b10:	428a      	cmp	r2, r1
 8007b12:	d100      	bne.n	8007b16 <memmove+0x2a>
 8007b14:	bd10      	pop	{r4, pc}
 8007b16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b1e:	e7f7      	b.n	8007b10 <memmove+0x24>

08007b20 <strncmp>:
 8007b20:	b510      	push	{r4, lr}
 8007b22:	b16a      	cbz	r2, 8007b40 <strncmp+0x20>
 8007b24:	3901      	subs	r1, #1
 8007b26:	1884      	adds	r4, r0, r2
 8007b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d103      	bne.n	8007b3c <strncmp+0x1c>
 8007b34:	42a0      	cmp	r0, r4
 8007b36:	d001      	beq.n	8007b3c <strncmp+0x1c>
 8007b38:	2a00      	cmp	r2, #0
 8007b3a:	d1f5      	bne.n	8007b28 <strncmp+0x8>
 8007b3c:	1ad0      	subs	r0, r2, r3
 8007b3e:	bd10      	pop	{r4, pc}
 8007b40:	4610      	mov	r0, r2
 8007b42:	e7fc      	b.n	8007b3e <strncmp+0x1e>

08007b44 <_sbrk_r>:
 8007b44:	b538      	push	{r3, r4, r5, lr}
 8007b46:	4d06      	ldr	r5, [pc, #24]	@ (8007b60 <_sbrk_r+0x1c>)
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	4608      	mov	r0, r1
 8007b4e:	602b      	str	r3, [r5, #0]
 8007b50:	f7fa f85a 	bl	8001c08 <_sbrk>
 8007b54:	1c43      	adds	r3, r0, #1
 8007b56:	d102      	bne.n	8007b5e <_sbrk_r+0x1a>
 8007b58:	682b      	ldr	r3, [r5, #0]
 8007b5a:	b103      	cbz	r3, 8007b5e <_sbrk_r+0x1a>
 8007b5c:	6023      	str	r3, [r4, #0]
 8007b5e:	bd38      	pop	{r3, r4, r5, pc}
 8007b60:	20000600 	.word	0x20000600

08007b64 <memcpy>:
 8007b64:	440a      	add	r2, r1
 8007b66:	4291      	cmp	r1, r2
 8007b68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b6c:	d100      	bne.n	8007b70 <memcpy+0xc>
 8007b6e:	4770      	bx	lr
 8007b70:	b510      	push	{r4, lr}
 8007b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b7a:	4291      	cmp	r1, r2
 8007b7c:	d1f9      	bne.n	8007b72 <memcpy+0xe>
 8007b7e:	bd10      	pop	{r4, pc}

08007b80 <nan>:
 8007b80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b88 <nan+0x8>
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	00000000 	.word	0x00000000
 8007b8c:	7ff80000 	.word	0x7ff80000

08007b90 <__assert_func>:
 8007b90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b92:	4614      	mov	r4, r2
 8007b94:	461a      	mov	r2, r3
 8007b96:	4b09      	ldr	r3, [pc, #36]	@ (8007bbc <__assert_func+0x2c>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	68d8      	ldr	r0, [r3, #12]
 8007b9e:	b954      	cbnz	r4, 8007bb6 <__assert_func+0x26>
 8007ba0:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <__assert_func+0x30>)
 8007ba2:	461c      	mov	r4, r3
 8007ba4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ba8:	9100      	str	r1, [sp, #0]
 8007baa:	462b      	mov	r3, r5
 8007bac:	4905      	ldr	r1, [pc, #20]	@ (8007bc4 <__assert_func+0x34>)
 8007bae:	f000 fba7 	bl	8008300 <fiprintf>
 8007bb2:	f000 fbb7 	bl	8008324 <abort>
 8007bb6:	4b04      	ldr	r3, [pc, #16]	@ (8007bc8 <__assert_func+0x38>)
 8007bb8:	e7f4      	b.n	8007ba4 <__assert_func+0x14>
 8007bba:	bf00      	nop
 8007bbc:	20000054 	.word	0x20000054
 8007bc0:	0800daf4 	.word	0x0800daf4
 8007bc4:	0800dac6 	.word	0x0800dac6
 8007bc8:	0800dab9 	.word	0x0800dab9

08007bcc <_calloc_r>:
 8007bcc:	b570      	push	{r4, r5, r6, lr}
 8007bce:	fba1 5402 	umull	r5, r4, r1, r2
 8007bd2:	b93c      	cbnz	r4, 8007be4 <_calloc_r+0x18>
 8007bd4:	4629      	mov	r1, r5
 8007bd6:	f7fe fa3f 	bl	8006058 <_malloc_r>
 8007bda:	4606      	mov	r6, r0
 8007bdc:	b928      	cbnz	r0, 8007bea <_calloc_r+0x1e>
 8007bde:	2600      	movs	r6, #0
 8007be0:	4630      	mov	r0, r6
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
 8007be4:	220c      	movs	r2, #12
 8007be6:	6002      	str	r2, [r0, #0]
 8007be8:	e7f9      	b.n	8007bde <_calloc_r+0x12>
 8007bea:	462a      	mov	r2, r5
 8007bec:	4621      	mov	r1, r4
 8007bee:	f7fd faec 	bl	80051ca <memset>
 8007bf2:	e7f5      	b.n	8007be0 <_calloc_r+0x14>

08007bf4 <rshift>:
 8007bf4:	6903      	ldr	r3, [r0, #16]
 8007bf6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007bfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007c02:	f100 0414 	add.w	r4, r0, #20
 8007c06:	dd45      	ble.n	8007c94 <rshift+0xa0>
 8007c08:	f011 011f 	ands.w	r1, r1, #31
 8007c0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007c10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007c14:	d10c      	bne.n	8007c30 <rshift+0x3c>
 8007c16:	f100 0710 	add.w	r7, r0, #16
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	42b1      	cmp	r1, r6
 8007c1e:	d334      	bcc.n	8007c8a <rshift+0x96>
 8007c20:	1a9b      	subs	r3, r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	1eea      	subs	r2, r5, #3
 8007c26:	4296      	cmp	r6, r2
 8007c28:	bf38      	it	cc
 8007c2a:	2300      	movcc	r3, #0
 8007c2c:	4423      	add	r3, r4
 8007c2e:	e015      	b.n	8007c5c <rshift+0x68>
 8007c30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007c34:	f1c1 0820 	rsb	r8, r1, #32
 8007c38:	40cf      	lsrs	r7, r1
 8007c3a:	f105 0e04 	add.w	lr, r5, #4
 8007c3e:	46a1      	mov	r9, r4
 8007c40:	4576      	cmp	r6, lr
 8007c42:	46f4      	mov	ip, lr
 8007c44:	d815      	bhi.n	8007c72 <rshift+0x7e>
 8007c46:	1a9a      	subs	r2, r3, r2
 8007c48:	0092      	lsls	r2, r2, #2
 8007c4a:	3a04      	subs	r2, #4
 8007c4c:	3501      	adds	r5, #1
 8007c4e:	42ae      	cmp	r6, r5
 8007c50:	bf38      	it	cc
 8007c52:	2200      	movcc	r2, #0
 8007c54:	18a3      	adds	r3, r4, r2
 8007c56:	50a7      	str	r7, [r4, r2]
 8007c58:	b107      	cbz	r7, 8007c5c <rshift+0x68>
 8007c5a:	3304      	adds	r3, #4
 8007c5c:	1b1a      	subs	r2, r3, r4
 8007c5e:	42a3      	cmp	r3, r4
 8007c60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007c64:	bf08      	it	eq
 8007c66:	2300      	moveq	r3, #0
 8007c68:	6102      	str	r2, [r0, #16]
 8007c6a:	bf08      	it	eq
 8007c6c:	6143      	streq	r3, [r0, #20]
 8007c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c72:	f8dc c000 	ldr.w	ip, [ip]
 8007c76:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c7a:	ea4c 0707 	orr.w	r7, ip, r7
 8007c7e:	f849 7b04 	str.w	r7, [r9], #4
 8007c82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c86:	40cf      	lsrs	r7, r1
 8007c88:	e7da      	b.n	8007c40 <rshift+0x4c>
 8007c8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c92:	e7c3      	b.n	8007c1c <rshift+0x28>
 8007c94:	4623      	mov	r3, r4
 8007c96:	e7e1      	b.n	8007c5c <rshift+0x68>

08007c98 <__hexdig_fun>:
 8007c98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007c9c:	2b09      	cmp	r3, #9
 8007c9e:	d802      	bhi.n	8007ca6 <__hexdig_fun+0xe>
 8007ca0:	3820      	subs	r0, #32
 8007ca2:	b2c0      	uxtb	r0, r0
 8007ca4:	4770      	bx	lr
 8007ca6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007caa:	2b05      	cmp	r3, #5
 8007cac:	d801      	bhi.n	8007cb2 <__hexdig_fun+0x1a>
 8007cae:	3847      	subs	r0, #71	@ 0x47
 8007cb0:	e7f7      	b.n	8007ca2 <__hexdig_fun+0xa>
 8007cb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007cb6:	2b05      	cmp	r3, #5
 8007cb8:	d801      	bhi.n	8007cbe <__hexdig_fun+0x26>
 8007cba:	3827      	subs	r0, #39	@ 0x27
 8007cbc:	e7f1      	b.n	8007ca2 <__hexdig_fun+0xa>
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	4770      	bx	lr
	...

08007cc4 <__gethex>:
 8007cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc8:	b085      	sub	sp, #20
 8007cca:	468a      	mov	sl, r1
 8007ccc:	9302      	str	r3, [sp, #8]
 8007cce:	680b      	ldr	r3, [r1, #0]
 8007cd0:	9001      	str	r0, [sp, #4]
 8007cd2:	4690      	mov	r8, r2
 8007cd4:	1c9c      	adds	r4, r3, #2
 8007cd6:	46a1      	mov	r9, r4
 8007cd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007cdc:	2830      	cmp	r0, #48	@ 0x30
 8007cde:	d0fa      	beq.n	8007cd6 <__gethex+0x12>
 8007ce0:	eba9 0303 	sub.w	r3, r9, r3
 8007ce4:	f1a3 0b02 	sub.w	fp, r3, #2
 8007ce8:	f7ff ffd6 	bl	8007c98 <__hexdig_fun>
 8007cec:	4605      	mov	r5, r0
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d168      	bne.n	8007dc4 <__gethex+0x100>
 8007cf2:	49a0      	ldr	r1, [pc, #640]	@ (8007f74 <__gethex+0x2b0>)
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	4648      	mov	r0, r9
 8007cf8:	f7ff ff12 	bl	8007b20 <strncmp>
 8007cfc:	4607      	mov	r7, r0
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	d167      	bne.n	8007dd2 <__gethex+0x10e>
 8007d02:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007d06:	4626      	mov	r6, r4
 8007d08:	f7ff ffc6 	bl	8007c98 <__hexdig_fun>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	d062      	beq.n	8007dd6 <__gethex+0x112>
 8007d10:	4623      	mov	r3, r4
 8007d12:	7818      	ldrb	r0, [r3, #0]
 8007d14:	2830      	cmp	r0, #48	@ 0x30
 8007d16:	4699      	mov	r9, r3
 8007d18:	f103 0301 	add.w	r3, r3, #1
 8007d1c:	d0f9      	beq.n	8007d12 <__gethex+0x4e>
 8007d1e:	f7ff ffbb 	bl	8007c98 <__hexdig_fun>
 8007d22:	fab0 f580 	clz	r5, r0
 8007d26:	096d      	lsrs	r5, r5, #5
 8007d28:	f04f 0b01 	mov.w	fp, #1
 8007d2c:	464a      	mov	r2, r9
 8007d2e:	4616      	mov	r6, r2
 8007d30:	3201      	adds	r2, #1
 8007d32:	7830      	ldrb	r0, [r6, #0]
 8007d34:	f7ff ffb0 	bl	8007c98 <__hexdig_fun>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	d1f8      	bne.n	8007d2e <__gethex+0x6a>
 8007d3c:	498d      	ldr	r1, [pc, #564]	@ (8007f74 <__gethex+0x2b0>)
 8007d3e:	2201      	movs	r2, #1
 8007d40:	4630      	mov	r0, r6
 8007d42:	f7ff feed 	bl	8007b20 <strncmp>
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d13f      	bne.n	8007dca <__gethex+0x106>
 8007d4a:	b944      	cbnz	r4, 8007d5e <__gethex+0x9a>
 8007d4c:	1c74      	adds	r4, r6, #1
 8007d4e:	4622      	mov	r2, r4
 8007d50:	4616      	mov	r6, r2
 8007d52:	3201      	adds	r2, #1
 8007d54:	7830      	ldrb	r0, [r6, #0]
 8007d56:	f7ff ff9f 	bl	8007c98 <__hexdig_fun>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d1f8      	bne.n	8007d50 <__gethex+0x8c>
 8007d5e:	1ba4      	subs	r4, r4, r6
 8007d60:	00a7      	lsls	r7, r4, #2
 8007d62:	7833      	ldrb	r3, [r6, #0]
 8007d64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007d68:	2b50      	cmp	r3, #80	@ 0x50
 8007d6a:	d13e      	bne.n	8007dea <__gethex+0x126>
 8007d6c:	7873      	ldrb	r3, [r6, #1]
 8007d6e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007d70:	d033      	beq.n	8007dda <__gethex+0x116>
 8007d72:	2b2d      	cmp	r3, #45	@ 0x2d
 8007d74:	d034      	beq.n	8007de0 <__gethex+0x11c>
 8007d76:	1c71      	adds	r1, r6, #1
 8007d78:	2400      	movs	r4, #0
 8007d7a:	7808      	ldrb	r0, [r1, #0]
 8007d7c:	f7ff ff8c 	bl	8007c98 <__hexdig_fun>
 8007d80:	1e43      	subs	r3, r0, #1
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b18      	cmp	r3, #24
 8007d86:	d830      	bhi.n	8007dea <__gethex+0x126>
 8007d88:	f1a0 0210 	sub.w	r2, r0, #16
 8007d8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d90:	f7ff ff82 	bl	8007c98 <__hexdig_fun>
 8007d94:	f100 3cff 	add.w	ip, r0, #4294967295
 8007d98:	fa5f fc8c 	uxtb.w	ip, ip
 8007d9c:	f1bc 0f18 	cmp.w	ip, #24
 8007da0:	f04f 030a 	mov.w	r3, #10
 8007da4:	d91e      	bls.n	8007de4 <__gethex+0x120>
 8007da6:	b104      	cbz	r4, 8007daa <__gethex+0xe6>
 8007da8:	4252      	negs	r2, r2
 8007daa:	4417      	add	r7, r2
 8007dac:	f8ca 1000 	str.w	r1, [sl]
 8007db0:	b1ed      	cbz	r5, 8007dee <__gethex+0x12a>
 8007db2:	f1bb 0f00 	cmp.w	fp, #0
 8007db6:	bf0c      	ite	eq
 8007db8:	2506      	moveq	r5, #6
 8007dba:	2500      	movne	r5, #0
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	b005      	add	sp, #20
 8007dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc4:	2500      	movs	r5, #0
 8007dc6:	462c      	mov	r4, r5
 8007dc8:	e7b0      	b.n	8007d2c <__gethex+0x68>
 8007dca:	2c00      	cmp	r4, #0
 8007dcc:	d1c7      	bne.n	8007d5e <__gethex+0x9a>
 8007dce:	4627      	mov	r7, r4
 8007dd0:	e7c7      	b.n	8007d62 <__gethex+0x9e>
 8007dd2:	464e      	mov	r6, r9
 8007dd4:	462f      	mov	r7, r5
 8007dd6:	2501      	movs	r5, #1
 8007dd8:	e7c3      	b.n	8007d62 <__gethex+0x9e>
 8007dda:	2400      	movs	r4, #0
 8007ddc:	1cb1      	adds	r1, r6, #2
 8007dde:	e7cc      	b.n	8007d7a <__gethex+0xb6>
 8007de0:	2401      	movs	r4, #1
 8007de2:	e7fb      	b.n	8007ddc <__gethex+0x118>
 8007de4:	fb03 0002 	mla	r0, r3, r2, r0
 8007de8:	e7ce      	b.n	8007d88 <__gethex+0xc4>
 8007dea:	4631      	mov	r1, r6
 8007dec:	e7de      	b.n	8007dac <__gethex+0xe8>
 8007dee:	eba6 0309 	sub.w	r3, r6, r9
 8007df2:	3b01      	subs	r3, #1
 8007df4:	4629      	mov	r1, r5
 8007df6:	2b07      	cmp	r3, #7
 8007df8:	dc0a      	bgt.n	8007e10 <__gethex+0x14c>
 8007dfa:	9801      	ldr	r0, [sp, #4]
 8007dfc:	f7fe f9b8 	bl	8006170 <_Balloc>
 8007e00:	4604      	mov	r4, r0
 8007e02:	b940      	cbnz	r0, 8007e16 <__gethex+0x152>
 8007e04:	4b5c      	ldr	r3, [pc, #368]	@ (8007f78 <__gethex+0x2b4>)
 8007e06:	4602      	mov	r2, r0
 8007e08:	21e4      	movs	r1, #228	@ 0xe4
 8007e0a:	485c      	ldr	r0, [pc, #368]	@ (8007f7c <__gethex+0x2b8>)
 8007e0c:	f7ff fec0 	bl	8007b90 <__assert_func>
 8007e10:	3101      	adds	r1, #1
 8007e12:	105b      	asrs	r3, r3, #1
 8007e14:	e7ef      	b.n	8007df6 <__gethex+0x132>
 8007e16:	f100 0a14 	add.w	sl, r0, #20
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	4655      	mov	r5, sl
 8007e1e:	469b      	mov	fp, r3
 8007e20:	45b1      	cmp	r9, r6
 8007e22:	d337      	bcc.n	8007e94 <__gethex+0x1d0>
 8007e24:	f845 bb04 	str.w	fp, [r5], #4
 8007e28:	eba5 050a 	sub.w	r5, r5, sl
 8007e2c:	10ad      	asrs	r5, r5, #2
 8007e2e:	6125      	str	r5, [r4, #16]
 8007e30:	4658      	mov	r0, fp
 8007e32:	f7fe fa8f 	bl	8006354 <__hi0bits>
 8007e36:	016d      	lsls	r5, r5, #5
 8007e38:	f8d8 6000 	ldr.w	r6, [r8]
 8007e3c:	1a2d      	subs	r5, r5, r0
 8007e3e:	42b5      	cmp	r5, r6
 8007e40:	dd54      	ble.n	8007eec <__gethex+0x228>
 8007e42:	1bad      	subs	r5, r5, r6
 8007e44:	4629      	mov	r1, r5
 8007e46:	4620      	mov	r0, r4
 8007e48:	f7fe fe23 	bl	8006a92 <__any_on>
 8007e4c:	4681      	mov	r9, r0
 8007e4e:	b178      	cbz	r0, 8007e70 <__gethex+0x1ac>
 8007e50:	1e6b      	subs	r3, r5, #1
 8007e52:	1159      	asrs	r1, r3, #5
 8007e54:	f003 021f 	and.w	r2, r3, #31
 8007e58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007e5c:	f04f 0901 	mov.w	r9, #1
 8007e60:	fa09 f202 	lsl.w	r2, r9, r2
 8007e64:	420a      	tst	r2, r1
 8007e66:	d003      	beq.n	8007e70 <__gethex+0x1ac>
 8007e68:	454b      	cmp	r3, r9
 8007e6a:	dc36      	bgt.n	8007eda <__gethex+0x216>
 8007e6c:	f04f 0902 	mov.w	r9, #2
 8007e70:	4629      	mov	r1, r5
 8007e72:	4620      	mov	r0, r4
 8007e74:	f7ff febe 	bl	8007bf4 <rshift>
 8007e78:	442f      	add	r7, r5
 8007e7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e7e:	42bb      	cmp	r3, r7
 8007e80:	da42      	bge.n	8007f08 <__gethex+0x244>
 8007e82:	9801      	ldr	r0, [sp, #4]
 8007e84:	4621      	mov	r1, r4
 8007e86:	f7fe f9b3 	bl	80061f0 <_Bfree>
 8007e8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	6013      	str	r3, [r2, #0]
 8007e90:	25a3      	movs	r5, #163	@ 0xa3
 8007e92:	e793      	b.n	8007dbc <__gethex+0xf8>
 8007e94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007e98:	2a2e      	cmp	r2, #46	@ 0x2e
 8007e9a:	d012      	beq.n	8007ec2 <__gethex+0x1fe>
 8007e9c:	2b20      	cmp	r3, #32
 8007e9e:	d104      	bne.n	8007eaa <__gethex+0x1e6>
 8007ea0:	f845 bb04 	str.w	fp, [r5], #4
 8007ea4:	f04f 0b00 	mov.w	fp, #0
 8007ea8:	465b      	mov	r3, fp
 8007eaa:	7830      	ldrb	r0, [r6, #0]
 8007eac:	9303      	str	r3, [sp, #12]
 8007eae:	f7ff fef3 	bl	8007c98 <__hexdig_fun>
 8007eb2:	9b03      	ldr	r3, [sp, #12]
 8007eb4:	f000 000f 	and.w	r0, r0, #15
 8007eb8:	4098      	lsls	r0, r3
 8007eba:	ea4b 0b00 	orr.w	fp, fp, r0
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	e7ae      	b.n	8007e20 <__gethex+0x15c>
 8007ec2:	45b1      	cmp	r9, r6
 8007ec4:	d8ea      	bhi.n	8007e9c <__gethex+0x1d8>
 8007ec6:	492b      	ldr	r1, [pc, #172]	@ (8007f74 <__gethex+0x2b0>)
 8007ec8:	9303      	str	r3, [sp, #12]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	4630      	mov	r0, r6
 8007ece:	f7ff fe27 	bl	8007b20 <strncmp>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	d1e1      	bne.n	8007e9c <__gethex+0x1d8>
 8007ed8:	e7a2      	b.n	8007e20 <__gethex+0x15c>
 8007eda:	1ea9      	subs	r1, r5, #2
 8007edc:	4620      	mov	r0, r4
 8007ede:	f7fe fdd8 	bl	8006a92 <__any_on>
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	d0c2      	beq.n	8007e6c <__gethex+0x1a8>
 8007ee6:	f04f 0903 	mov.w	r9, #3
 8007eea:	e7c1      	b.n	8007e70 <__gethex+0x1ac>
 8007eec:	da09      	bge.n	8007f02 <__gethex+0x23e>
 8007eee:	1b75      	subs	r5, r6, r5
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	9801      	ldr	r0, [sp, #4]
 8007ef4:	462a      	mov	r2, r5
 8007ef6:	f7fe fb93 	bl	8006620 <__lshift>
 8007efa:	1b7f      	subs	r7, r7, r5
 8007efc:	4604      	mov	r4, r0
 8007efe:	f100 0a14 	add.w	sl, r0, #20
 8007f02:	f04f 0900 	mov.w	r9, #0
 8007f06:	e7b8      	b.n	8007e7a <__gethex+0x1b6>
 8007f08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007f0c:	42bd      	cmp	r5, r7
 8007f0e:	dd6f      	ble.n	8007ff0 <__gethex+0x32c>
 8007f10:	1bed      	subs	r5, r5, r7
 8007f12:	42ae      	cmp	r6, r5
 8007f14:	dc34      	bgt.n	8007f80 <__gethex+0x2bc>
 8007f16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	d022      	beq.n	8007f64 <__gethex+0x2a0>
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d024      	beq.n	8007f6c <__gethex+0x2a8>
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d115      	bne.n	8007f52 <__gethex+0x28e>
 8007f26:	42ae      	cmp	r6, r5
 8007f28:	d113      	bne.n	8007f52 <__gethex+0x28e>
 8007f2a:	2e01      	cmp	r6, #1
 8007f2c:	d10b      	bne.n	8007f46 <__gethex+0x282>
 8007f2e:	9a02      	ldr	r2, [sp, #8]
 8007f30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007f34:	6013      	str	r3, [r2, #0]
 8007f36:	2301      	movs	r3, #1
 8007f38:	6123      	str	r3, [r4, #16]
 8007f3a:	f8ca 3000 	str.w	r3, [sl]
 8007f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f40:	2562      	movs	r5, #98	@ 0x62
 8007f42:	601c      	str	r4, [r3, #0]
 8007f44:	e73a      	b.n	8007dbc <__gethex+0xf8>
 8007f46:	1e71      	subs	r1, r6, #1
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f7fe fda2 	bl	8006a92 <__any_on>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d1ed      	bne.n	8007f2e <__gethex+0x26a>
 8007f52:	9801      	ldr	r0, [sp, #4]
 8007f54:	4621      	mov	r1, r4
 8007f56:	f7fe f94b 	bl	80061f0 <_Bfree>
 8007f5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	6013      	str	r3, [r2, #0]
 8007f60:	2550      	movs	r5, #80	@ 0x50
 8007f62:	e72b      	b.n	8007dbc <__gethex+0xf8>
 8007f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d1f3      	bne.n	8007f52 <__gethex+0x28e>
 8007f6a:	e7e0      	b.n	8007f2e <__gethex+0x26a>
 8007f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1dd      	bne.n	8007f2e <__gethex+0x26a>
 8007f72:	e7ee      	b.n	8007f52 <__gethex+0x28e>
 8007f74:	0800da48 	.word	0x0800da48
 8007f78:	0800d8de 	.word	0x0800d8de
 8007f7c:	0800daf5 	.word	0x0800daf5
 8007f80:	1e6f      	subs	r7, r5, #1
 8007f82:	f1b9 0f00 	cmp.w	r9, #0
 8007f86:	d130      	bne.n	8007fea <__gethex+0x326>
 8007f88:	b127      	cbz	r7, 8007f94 <__gethex+0x2d0>
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	f7fe fd80 	bl	8006a92 <__any_on>
 8007f92:	4681      	mov	r9, r0
 8007f94:	117a      	asrs	r2, r7, #5
 8007f96:	2301      	movs	r3, #1
 8007f98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007f9c:	f007 071f 	and.w	r7, r7, #31
 8007fa0:	40bb      	lsls	r3, r7
 8007fa2:	4213      	tst	r3, r2
 8007fa4:	4629      	mov	r1, r5
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	bf18      	it	ne
 8007faa:	f049 0902 	orrne.w	r9, r9, #2
 8007fae:	f7ff fe21 	bl	8007bf4 <rshift>
 8007fb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007fb6:	1b76      	subs	r6, r6, r5
 8007fb8:	2502      	movs	r5, #2
 8007fba:	f1b9 0f00 	cmp.w	r9, #0
 8007fbe:	d047      	beq.n	8008050 <__gethex+0x38c>
 8007fc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d015      	beq.n	8007ff4 <__gethex+0x330>
 8007fc8:	2b03      	cmp	r3, #3
 8007fca:	d017      	beq.n	8007ffc <__gethex+0x338>
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d109      	bne.n	8007fe4 <__gethex+0x320>
 8007fd0:	f019 0f02 	tst.w	r9, #2
 8007fd4:	d006      	beq.n	8007fe4 <__gethex+0x320>
 8007fd6:	f8da 3000 	ldr.w	r3, [sl]
 8007fda:	ea49 0903 	orr.w	r9, r9, r3
 8007fde:	f019 0f01 	tst.w	r9, #1
 8007fe2:	d10e      	bne.n	8008002 <__gethex+0x33e>
 8007fe4:	f045 0510 	orr.w	r5, r5, #16
 8007fe8:	e032      	b.n	8008050 <__gethex+0x38c>
 8007fea:	f04f 0901 	mov.w	r9, #1
 8007fee:	e7d1      	b.n	8007f94 <__gethex+0x2d0>
 8007ff0:	2501      	movs	r5, #1
 8007ff2:	e7e2      	b.n	8007fba <__gethex+0x2f6>
 8007ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ff6:	f1c3 0301 	rsb	r3, r3, #1
 8007ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d0f0      	beq.n	8007fe4 <__gethex+0x320>
 8008002:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008006:	f104 0314 	add.w	r3, r4, #20
 800800a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800800e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008012:	f04f 0c00 	mov.w	ip, #0
 8008016:	4618      	mov	r0, r3
 8008018:	f853 2b04 	ldr.w	r2, [r3], #4
 800801c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008020:	d01b      	beq.n	800805a <__gethex+0x396>
 8008022:	3201      	adds	r2, #1
 8008024:	6002      	str	r2, [r0, #0]
 8008026:	2d02      	cmp	r5, #2
 8008028:	f104 0314 	add.w	r3, r4, #20
 800802c:	d13c      	bne.n	80080a8 <__gethex+0x3e4>
 800802e:	f8d8 2000 	ldr.w	r2, [r8]
 8008032:	3a01      	subs	r2, #1
 8008034:	42b2      	cmp	r2, r6
 8008036:	d109      	bne.n	800804c <__gethex+0x388>
 8008038:	1171      	asrs	r1, r6, #5
 800803a:	2201      	movs	r2, #1
 800803c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008040:	f006 061f 	and.w	r6, r6, #31
 8008044:	fa02 f606 	lsl.w	r6, r2, r6
 8008048:	421e      	tst	r6, r3
 800804a:	d13a      	bne.n	80080c2 <__gethex+0x3fe>
 800804c:	f045 0520 	orr.w	r5, r5, #32
 8008050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008052:	601c      	str	r4, [r3, #0]
 8008054:	9b02      	ldr	r3, [sp, #8]
 8008056:	601f      	str	r7, [r3, #0]
 8008058:	e6b0      	b.n	8007dbc <__gethex+0xf8>
 800805a:	4299      	cmp	r1, r3
 800805c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008060:	d8d9      	bhi.n	8008016 <__gethex+0x352>
 8008062:	68a3      	ldr	r3, [r4, #8]
 8008064:	459b      	cmp	fp, r3
 8008066:	db17      	blt.n	8008098 <__gethex+0x3d4>
 8008068:	6861      	ldr	r1, [r4, #4]
 800806a:	9801      	ldr	r0, [sp, #4]
 800806c:	3101      	adds	r1, #1
 800806e:	f7fe f87f 	bl	8006170 <_Balloc>
 8008072:	4681      	mov	r9, r0
 8008074:	b918      	cbnz	r0, 800807e <__gethex+0x3ba>
 8008076:	4b1a      	ldr	r3, [pc, #104]	@ (80080e0 <__gethex+0x41c>)
 8008078:	4602      	mov	r2, r0
 800807a:	2184      	movs	r1, #132	@ 0x84
 800807c:	e6c5      	b.n	8007e0a <__gethex+0x146>
 800807e:	6922      	ldr	r2, [r4, #16]
 8008080:	3202      	adds	r2, #2
 8008082:	f104 010c 	add.w	r1, r4, #12
 8008086:	0092      	lsls	r2, r2, #2
 8008088:	300c      	adds	r0, #12
 800808a:	f7ff fd6b 	bl	8007b64 <memcpy>
 800808e:	4621      	mov	r1, r4
 8008090:	9801      	ldr	r0, [sp, #4]
 8008092:	f7fe f8ad 	bl	80061f0 <_Bfree>
 8008096:	464c      	mov	r4, r9
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	1c5a      	adds	r2, r3, #1
 800809c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080a0:	6122      	str	r2, [r4, #16]
 80080a2:	2201      	movs	r2, #1
 80080a4:	615a      	str	r2, [r3, #20]
 80080a6:	e7be      	b.n	8008026 <__gethex+0x362>
 80080a8:	6922      	ldr	r2, [r4, #16]
 80080aa:	455a      	cmp	r2, fp
 80080ac:	dd0b      	ble.n	80080c6 <__gethex+0x402>
 80080ae:	2101      	movs	r1, #1
 80080b0:	4620      	mov	r0, r4
 80080b2:	f7ff fd9f 	bl	8007bf4 <rshift>
 80080b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80080ba:	3701      	adds	r7, #1
 80080bc:	42bb      	cmp	r3, r7
 80080be:	f6ff aee0 	blt.w	8007e82 <__gethex+0x1be>
 80080c2:	2501      	movs	r5, #1
 80080c4:	e7c2      	b.n	800804c <__gethex+0x388>
 80080c6:	f016 061f 	ands.w	r6, r6, #31
 80080ca:	d0fa      	beq.n	80080c2 <__gethex+0x3fe>
 80080cc:	4453      	add	r3, sl
 80080ce:	f1c6 0620 	rsb	r6, r6, #32
 80080d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80080d6:	f7fe f93d 	bl	8006354 <__hi0bits>
 80080da:	42b0      	cmp	r0, r6
 80080dc:	dbe7      	blt.n	80080ae <__gethex+0x3ea>
 80080de:	e7f0      	b.n	80080c2 <__gethex+0x3fe>
 80080e0:	0800d8de 	.word	0x0800d8de

080080e4 <L_shift>:
 80080e4:	f1c2 0208 	rsb	r2, r2, #8
 80080e8:	0092      	lsls	r2, r2, #2
 80080ea:	b570      	push	{r4, r5, r6, lr}
 80080ec:	f1c2 0620 	rsb	r6, r2, #32
 80080f0:	6843      	ldr	r3, [r0, #4]
 80080f2:	6804      	ldr	r4, [r0, #0]
 80080f4:	fa03 f506 	lsl.w	r5, r3, r6
 80080f8:	432c      	orrs	r4, r5
 80080fa:	40d3      	lsrs	r3, r2
 80080fc:	6004      	str	r4, [r0, #0]
 80080fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8008102:	4288      	cmp	r0, r1
 8008104:	d3f4      	bcc.n	80080f0 <L_shift+0xc>
 8008106:	bd70      	pop	{r4, r5, r6, pc}

08008108 <__match>:
 8008108:	b530      	push	{r4, r5, lr}
 800810a:	6803      	ldr	r3, [r0, #0]
 800810c:	3301      	adds	r3, #1
 800810e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008112:	b914      	cbnz	r4, 800811a <__match+0x12>
 8008114:	6003      	str	r3, [r0, #0]
 8008116:	2001      	movs	r0, #1
 8008118:	bd30      	pop	{r4, r5, pc}
 800811a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800811e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008122:	2d19      	cmp	r5, #25
 8008124:	bf98      	it	ls
 8008126:	3220      	addls	r2, #32
 8008128:	42a2      	cmp	r2, r4
 800812a:	d0f0      	beq.n	800810e <__match+0x6>
 800812c:	2000      	movs	r0, #0
 800812e:	e7f3      	b.n	8008118 <__match+0x10>

08008130 <__hexnan>:
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	680b      	ldr	r3, [r1, #0]
 8008136:	6801      	ldr	r1, [r0, #0]
 8008138:	115e      	asrs	r6, r3, #5
 800813a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800813e:	f013 031f 	ands.w	r3, r3, #31
 8008142:	b087      	sub	sp, #28
 8008144:	bf18      	it	ne
 8008146:	3604      	addne	r6, #4
 8008148:	2500      	movs	r5, #0
 800814a:	1f37      	subs	r7, r6, #4
 800814c:	4682      	mov	sl, r0
 800814e:	4690      	mov	r8, r2
 8008150:	9301      	str	r3, [sp, #4]
 8008152:	f846 5c04 	str.w	r5, [r6, #-4]
 8008156:	46b9      	mov	r9, r7
 8008158:	463c      	mov	r4, r7
 800815a:	9502      	str	r5, [sp, #8]
 800815c:	46ab      	mov	fp, r5
 800815e:	784a      	ldrb	r2, [r1, #1]
 8008160:	1c4b      	adds	r3, r1, #1
 8008162:	9303      	str	r3, [sp, #12]
 8008164:	b342      	cbz	r2, 80081b8 <__hexnan+0x88>
 8008166:	4610      	mov	r0, r2
 8008168:	9105      	str	r1, [sp, #20]
 800816a:	9204      	str	r2, [sp, #16]
 800816c:	f7ff fd94 	bl	8007c98 <__hexdig_fun>
 8008170:	2800      	cmp	r0, #0
 8008172:	d151      	bne.n	8008218 <__hexnan+0xe8>
 8008174:	9a04      	ldr	r2, [sp, #16]
 8008176:	9905      	ldr	r1, [sp, #20]
 8008178:	2a20      	cmp	r2, #32
 800817a:	d818      	bhi.n	80081ae <__hexnan+0x7e>
 800817c:	9b02      	ldr	r3, [sp, #8]
 800817e:	459b      	cmp	fp, r3
 8008180:	dd13      	ble.n	80081aa <__hexnan+0x7a>
 8008182:	454c      	cmp	r4, r9
 8008184:	d206      	bcs.n	8008194 <__hexnan+0x64>
 8008186:	2d07      	cmp	r5, #7
 8008188:	dc04      	bgt.n	8008194 <__hexnan+0x64>
 800818a:	462a      	mov	r2, r5
 800818c:	4649      	mov	r1, r9
 800818e:	4620      	mov	r0, r4
 8008190:	f7ff ffa8 	bl	80080e4 <L_shift>
 8008194:	4544      	cmp	r4, r8
 8008196:	d952      	bls.n	800823e <__hexnan+0x10e>
 8008198:	2300      	movs	r3, #0
 800819a:	f1a4 0904 	sub.w	r9, r4, #4
 800819e:	f844 3c04 	str.w	r3, [r4, #-4]
 80081a2:	f8cd b008 	str.w	fp, [sp, #8]
 80081a6:	464c      	mov	r4, r9
 80081a8:	461d      	mov	r5, r3
 80081aa:	9903      	ldr	r1, [sp, #12]
 80081ac:	e7d7      	b.n	800815e <__hexnan+0x2e>
 80081ae:	2a29      	cmp	r2, #41	@ 0x29
 80081b0:	d157      	bne.n	8008262 <__hexnan+0x132>
 80081b2:	3102      	adds	r1, #2
 80081b4:	f8ca 1000 	str.w	r1, [sl]
 80081b8:	f1bb 0f00 	cmp.w	fp, #0
 80081bc:	d051      	beq.n	8008262 <__hexnan+0x132>
 80081be:	454c      	cmp	r4, r9
 80081c0:	d206      	bcs.n	80081d0 <__hexnan+0xa0>
 80081c2:	2d07      	cmp	r5, #7
 80081c4:	dc04      	bgt.n	80081d0 <__hexnan+0xa0>
 80081c6:	462a      	mov	r2, r5
 80081c8:	4649      	mov	r1, r9
 80081ca:	4620      	mov	r0, r4
 80081cc:	f7ff ff8a 	bl	80080e4 <L_shift>
 80081d0:	4544      	cmp	r4, r8
 80081d2:	d936      	bls.n	8008242 <__hexnan+0x112>
 80081d4:	f1a8 0204 	sub.w	r2, r8, #4
 80081d8:	4623      	mov	r3, r4
 80081da:	f853 1b04 	ldr.w	r1, [r3], #4
 80081de:	f842 1f04 	str.w	r1, [r2, #4]!
 80081e2:	429f      	cmp	r7, r3
 80081e4:	d2f9      	bcs.n	80081da <__hexnan+0xaa>
 80081e6:	1b3b      	subs	r3, r7, r4
 80081e8:	f023 0303 	bic.w	r3, r3, #3
 80081ec:	3304      	adds	r3, #4
 80081ee:	3401      	adds	r4, #1
 80081f0:	3e03      	subs	r6, #3
 80081f2:	42b4      	cmp	r4, r6
 80081f4:	bf88      	it	hi
 80081f6:	2304      	movhi	r3, #4
 80081f8:	4443      	add	r3, r8
 80081fa:	2200      	movs	r2, #0
 80081fc:	f843 2b04 	str.w	r2, [r3], #4
 8008200:	429f      	cmp	r7, r3
 8008202:	d2fb      	bcs.n	80081fc <__hexnan+0xcc>
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	b91b      	cbnz	r3, 8008210 <__hexnan+0xe0>
 8008208:	4547      	cmp	r7, r8
 800820a:	d128      	bne.n	800825e <__hexnan+0x12e>
 800820c:	2301      	movs	r3, #1
 800820e:	603b      	str	r3, [r7, #0]
 8008210:	2005      	movs	r0, #5
 8008212:	b007      	add	sp, #28
 8008214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008218:	3501      	adds	r5, #1
 800821a:	2d08      	cmp	r5, #8
 800821c:	f10b 0b01 	add.w	fp, fp, #1
 8008220:	dd06      	ble.n	8008230 <__hexnan+0x100>
 8008222:	4544      	cmp	r4, r8
 8008224:	d9c1      	bls.n	80081aa <__hexnan+0x7a>
 8008226:	2300      	movs	r3, #0
 8008228:	f844 3c04 	str.w	r3, [r4, #-4]
 800822c:	2501      	movs	r5, #1
 800822e:	3c04      	subs	r4, #4
 8008230:	6822      	ldr	r2, [r4, #0]
 8008232:	f000 000f 	and.w	r0, r0, #15
 8008236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800823a:	6020      	str	r0, [r4, #0]
 800823c:	e7b5      	b.n	80081aa <__hexnan+0x7a>
 800823e:	2508      	movs	r5, #8
 8008240:	e7b3      	b.n	80081aa <__hexnan+0x7a>
 8008242:	9b01      	ldr	r3, [sp, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d0dd      	beq.n	8008204 <__hexnan+0xd4>
 8008248:	f1c3 0320 	rsb	r3, r3, #32
 800824c:	f04f 32ff 	mov.w	r2, #4294967295
 8008250:	40da      	lsrs	r2, r3
 8008252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008256:	4013      	ands	r3, r2
 8008258:	f846 3c04 	str.w	r3, [r6, #-4]
 800825c:	e7d2      	b.n	8008204 <__hexnan+0xd4>
 800825e:	3f04      	subs	r7, #4
 8008260:	e7d0      	b.n	8008204 <__hexnan+0xd4>
 8008262:	2004      	movs	r0, #4
 8008264:	e7d5      	b.n	8008212 <__hexnan+0xe2>

08008266 <__ascii_mbtowc>:
 8008266:	b082      	sub	sp, #8
 8008268:	b901      	cbnz	r1, 800826c <__ascii_mbtowc+0x6>
 800826a:	a901      	add	r1, sp, #4
 800826c:	b142      	cbz	r2, 8008280 <__ascii_mbtowc+0x1a>
 800826e:	b14b      	cbz	r3, 8008284 <__ascii_mbtowc+0x1e>
 8008270:	7813      	ldrb	r3, [r2, #0]
 8008272:	600b      	str	r3, [r1, #0]
 8008274:	7812      	ldrb	r2, [r2, #0]
 8008276:	1e10      	subs	r0, r2, #0
 8008278:	bf18      	it	ne
 800827a:	2001      	movne	r0, #1
 800827c:	b002      	add	sp, #8
 800827e:	4770      	bx	lr
 8008280:	4610      	mov	r0, r2
 8008282:	e7fb      	b.n	800827c <__ascii_mbtowc+0x16>
 8008284:	f06f 0001 	mvn.w	r0, #1
 8008288:	e7f8      	b.n	800827c <__ascii_mbtowc+0x16>

0800828a <_realloc_r>:
 800828a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800828e:	4680      	mov	r8, r0
 8008290:	4615      	mov	r5, r2
 8008292:	460c      	mov	r4, r1
 8008294:	b921      	cbnz	r1, 80082a0 <_realloc_r+0x16>
 8008296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800829a:	4611      	mov	r1, r2
 800829c:	f7fd bedc 	b.w	8006058 <_malloc_r>
 80082a0:	b92a      	cbnz	r2, 80082ae <_realloc_r+0x24>
 80082a2:	f7fd fe65 	bl	8005f70 <_free_r>
 80082a6:	2400      	movs	r4, #0
 80082a8:	4620      	mov	r0, r4
 80082aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ae:	f000 f840 	bl	8008332 <_malloc_usable_size_r>
 80082b2:	4285      	cmp	r5, r0
 80082b4:	4606      	mov	r6, r0
 80082b6:	d802      	bhi.n	80082be <_realloc_r+0x34>
 80082b8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80082bc:	d8f4      	bhi.n	80082a8 <_realloc_r+0x1e>
 80082be:	4629      	mov	r1, r5
 80082c0:	4640      	mov	r0, r8
 80082c2:	f7fd fec9 	bl	8006058 <_malloc_r>
 80082c6:	4607      	mov	r7, r0
 80082c8:	2800      	cmp	r0, #0
 80082ca:	d0ec      	beq.n	80082a6 <_realloc_r+0x1c>
 80082cc:	42b5      	cmp	r5, r6
 80082ce:	462a      	mov	r2, r5
 80082d0:	4621      	mov	r1, r4
 80082d2:	bf28      	it	cs
 80082d4:	4632      	movcs	r2, r6
 80082d6:	f7ff fc45 	bl	8007b64 <memcpy>
 80082da:	4621      	mov	r1, r4
 80082dc:	4640      	mov	r0, r8
 80082de:	f7fd fe47 	bl	8005f70 <_free_r>
 80082e2:	463c      	mov	r4, r7
 80082e4:	e7e0      	b.n	80082a8 <_realloc_r+0x1e>

080082e6 <__ascii_wctomb>:
 80082e6:	4603      	mov	r3, r0
 80082e8:	4608      	mov	r0, r1
 80082ea:	b141      	cbz	r1, 80082fe <__ascii_wctomb+0x18>
 80082ec:	2aff      	cmp	r2, #255	@ 0xff
 80082ee:	d904      	bls.n	80082fa <__ascii_wctomb+0x14>
 80082f0:	228a      	movs	r2, #138	@ 0x8a
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	f04f 30ff 	mov.w	r0, #4294967295
 80082f8:	4770      	bx	lr
 80082fa:	700a      	strb	r2, [r1, #0]
 80082fc:	2001      	movs	r0, #1
 80082fe:	4770      	bx	lr

08008300 <fiprintf>:
 8008300:	b40e      	push	{r1, r2, r3}
 8008302:	b503      	push	{r0, r1, lr}
 8008304:	4601      	mov	r1, r0
 8008306:	ab03      	add	r3, sp, #12
 8008308:	4805      	ldr	r0, [pc, #20]	@ (8008320 <fiprintf+0x20>)
 800830a:	f853 2b04 	ldr.w	r2, [r3], #4
 800830e:	6800      	ldr	r0, [r0, #0]
 8008310:	9301      	str	r3, [sp, #4]
 8008312:	f000 f83f 	bl	8008394 <_vfiprintf_r>
 8008316:	b002      	add	sp, #8
 8008318:	f85d eb04 	ldr.w	lr, [sp], #4
 800831c:	b003      	add	sp, #12
 800831e:	4770      	bx	lr
 8008320:	20000054 	.word	0x20000054

08008324 <abort>:
 8008324:	b508      	push	{r3, lr}
 8008326:	2006      	movs	r0, #6
 8008328:	f000 fa08 	bl	800873c <raise>
 800832c:	2001      	movs	r0, #1
 800832e:	f7f9 fc3b 	bl	8001ba8 <_exit>

08008332 <_malloc_usable_size_r>:
 8008332:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008336:	1f18      	subs	r0, r3, #4
 8008338:	2b00      	cmp	r3, #0
 800833a:	bfbc      	itt	lt
 800833c:	580b      	ldrlt	r3, [r1, r0]
 800833e:	18c0      	addlt	r0, r0, r3
 8008340:	4770      	bx	lr

08008342 <__sfputc_r>:
 8008342:	6893      	ldr	r3, [r2, #8]
 8008344:	3b01      	subs	r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	b410      	push	{r4}
 800834a:	6093      	str	r3, [r2, #8]
 800834c:	da08      	bge.n	8008360 <__sfputc_r+0x1e>
 800834e:	6994      	ldr	r4, [r2, #24]
 8008350:	42a3      	cmp	r3, r4
 8008352:	db01      	blt.n	8008358 <__sfputc_r+0x16>
 8008354:	290a      	cmp	r1, #10
 8008356:	d103      	bne.n	8008360 <__sfputc_r+0x1e>
 8008358:	f85d 4b04 	ldr.w	r4, [sp], #4
 800835c:	f000 b932 	b.w	80085c4 <__swbuf_r>
 8008360:	6813      	ldr	r3, [r2, #0]
 8008362:	1c58      	adds	r0, r3, #1
 8008364:	6010      	str	r0, [r2, #0]
 8008366:	7019      	strb	r1, [r3, #0]
 8008368:	4608      	mov	r0, r1
 800836a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800836e:	4770      	bx	lr

08008370 <__sfputs_r>:
 8008370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008372:	4606      	mov	r6, r0
 8008374:	460f      	mov	r7, r1
 8008376:	4614      	mov	r4, r2
 8008378:	18d5      	adds	r5, r2, r3
 800837a:	42ac      	cmp	r4, r5
 800837c:	d101      	bne.n	8008382 <__sfputs_r+0x12>
 800837e:	2000      	movs	r0, #0
 8008380:	e007      	b.n	8008392 <__sfputs_r+0x22>
 8008382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008386:	463a      	mov	r2, r7
 8008388:	4630      	mov	r0, r6
 800838a:	f7ff ffda 	bl	8008342 <__sfputc_r>
 800838e:	1c43      	adds	r3, r0, #1
 8008390:	d1f3      	bne.n	800837a <__sfputs_r+0xa>
 8008392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008394 <_vfiprintf_r>:
 8008394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008398:	460d      	mov	r5, r1
 800839a:	b09d      	sub	sp, #116	@ 0x74
 800839c:	4614      	mov	r4, r2
 800839e:	4698      	mov	r8, r3
 80083a0:	4606      	mov	r6, r0
 80083a2:	b118      	cbz	r0, 80083ac <_vfiprintf_r+0x18>
 80083a4:	6a03      	ldr	r3, [r0, #32]
 80083a6:	b90b      	cbnz	r3, 80083ac <_vfiprintf_r+0x18>
 80083a8:	f7fc fe76 	bl	8005098 <__sinit>
 80083ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ae:	07d9      	lsls	r1, r3, #31
 80083b0:	d405      	bmi.n	80083be <_vfiprintf_r+0x2a>
 80083b2:	89ab      	ldrh	r3, [r5, #12]
 80083b4:	059a      	lsls	r2, r3, #22
 80083b6:	d402      	bmi.n	80083be <_vfiprintf_r+0x2a>
 80083b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ba:	f7fc ff84 	bl	80052c6 <__retarget_lock_acquire_recursive>
 80083be:	89ab      	ldrh	r3, [r5, #12]
 80083c0:	071b      	lsls	r3, r3, #28
 80083c2:	d501      	bpl.n	80083c8 <_vfiprintf_r+0x34>
 80083c4:	692b      	ldr	r3, [r5, #16]
 80083c6:	b99b      	cbnz	r3, 80083f0 <_vfiprintf_r+0x5c>
 80083c8:	4629      	mov	r1, r5
 80083ca:	4630      	mov	r0, r6
 80083cc:	f000 f938 	bl	8008640 <__swsetup_r>
 80083d0:	b170      	cbz	r0, 80083f0 <_vfiprintf_r+0x5c>
 80083d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083d4:	07dc      	lsls	r4, r3, #31
 80083d6:	d504      	bpl.n	80083e2 <_vfiprintf_r+0x4e>
 80083d8:	f04f 30ff 	mov.w	r0, #4294967295
 80083dc:	b01d      	add	sp, #116	@ 0x74
 80083de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e2:	89ab      	ldrh	r3, [r5, #12]
 80083e4:	0598      	lsls	r0, r3, #22
 80083e6:	d4f7      	bmi.n	80083d8 <_vfiprintf_r+0x44>
 80083e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ea:	f7fc ff6d 	bl	80052c8 <__retarget_lock_release_recursive>
 80083ee:	e7f3      	b.n	80083d8 <_vfiprintf_r+0x44>
 80083f0:	2300      	movs	r3, #0
 80083f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80083f4:	2320      	movs	r3, #32
 80083f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80083fe:	2330      	movs	r3, #48	@ 0x30
 8008400:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085b0 <_vfiprintf_r+0x21c>
 8008404:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008408:	f04f 0901 	mov.w	r9, #1
 800840c:	4623      	mov	r3, r4
 800840e:	469a      	mov	sl, r3
 8008410:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008414:	b10a      	cbz	r2, 800841a <_vfiprintf_r+0x86>
 8008416:	2a25      	cmp	r2, #37	@ 0x25
 8008418:	d1f9      	bne.n	800840e <_vfiprintf_r+0x7a>
 800841a:	ebba 0b04 	subs.w	fp, sl, r4
 800841e:	d00b      	beq.n	8008438 <_vfiprintf_r+0xa4>
 8008420:	465b      	mov	r3, fp
 8008422:	4622      	mov	r2, r4
 8008424:	4629      	mov	r1, r5
 8008426:	4630      	mov	r0, r6
 8008428:	f7ff ffa2 	bl	8008370 <__sfputs_r>
 800842c:	3001      	adds	r0, #1
 800842e:	f000 80a7 	beq.w	8008580 <_vfiprintf_r+0x1ec>
 8008432:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008434:	445a      	add	r2, fp
 8008436:	9209      	str	r2, [sp, #36]	@ 0x24
 8008438:	f89a 3000 	ldrb.w	r3, [sl]
 800843c:	2b00      	cmp	r3, #0
 800843e:	f000 809f 	beq.w	8008580 <_vfiprintf_r+0x1ec>
 8008442:	2300      	movs	r3, #0
 8008444:	f04f 32ff 	mov.w	r2, #4294967295
 8008448:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800844c:	f10a 0a01 	add.w	sl, sl, #1
 8008450:	9304      	str	r3, [sp, #16]
 8008452:	9307      	str	r3, [sp, #28]
 8008454:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008458:	931a      	str	r3, [sp, #104]	@ 0x68
 800845a:	4654      	mov	r4, sl
 800845c:	2205      	movs	r2, #5
 800845e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008462:	4853      	ldr	r0, [pc, #332]	@ (80085b0 <_vfiprintf_r+0x21c>)
 8008464:	f7f7 febc 	bl	80001e0 <memchr>
 8008468:	9a04      	ldr	r2, [sp, #16]
 800846a:	b9d8      	cbnz	r0, 80084a4 <_vfiprintf_r+0x110>
 800846c:	06d1      	lsls	r1, r2, #27
 800846e:	bf44      	itt	mi
 8008470:	2320      	movmi	r3, #32
 8008472:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008476:	0713      	lsls	r3, r2, #28
 8008478:	bf44      	itt	mi
 800847a:	232b      	movmi	r3, #43	@ 0x2b
 800847c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008480:	f89a 3000 	ldrb.w	r3, [sl]
 8008484:	2b2a      	cmp	r3, #42	@ 0x2a
 8008486:	d015      	beq.n	80084b4 <_vfiprintf_r+0x120>
 8008488:	9a07      	ldr	r2, [sp, #28]
 800848a:	4654      	mov	r4, sl
 800848c:	2000      	movs	r0, #0
 800848e:	f04f 0c0a 	mov.w	ip, #10
 8008492:	4621      	mov	r1, r4
 8008494:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008498:	3b30      	subs	r3, #48	@ 0x30
 800849a:	2b09      	cmp	r3, #9
 800849c:	d94b      	bls.n	8008536 <_vfiprintf_r+0x1a2>
 800849e:	b1b0      	cbz	r0, 80084ce <_vfiprintf_r+0x13a>
 80084a0:	9207      	str	r2, [sp, #28]
 80084a2:	e014      	b.n	80084ce <_vfiprintf_r+0x13a>
 80084a4:	eba0 0308 	sub.w	r3, r0, r8
 80084a8:	fa09 f303 	lsl.w	r3, r9, r3
 80084ac:	4313      	orrs	r3, r2
 80084ae:	9304      	str	r3, [sp, #16]
 80084b0:	46a2      	mov	sl, r4
 80084b2:	e7d2      	b.n	800845a <_vfiprintf_r+0xc6>
 80084b4:	9b03      	ldr	r3, [sp, #12]
 80084b6:	1d19      	adds	r1, r3, #4
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	9103      	str	r1, [sp, #12]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	bfbb      	ittet	lt
 80084c0:	425b      	neglt	r3, r3
 80084c2:	f042 0202 	orrlt.w	r2, r2, #2
 80084c6:	9307      	strge	r3, [sp, #28]
 80084c8:	9307      	strlt	r3, [sp, #28]
 80084ca:	bfb8      	it	lt
 80084cc:	9204      	strlt	r2, [sp, #16]
 80084ce:	7823      	ldrb	r3, [r4, #0]
 80084d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80084d2:	d10a      	bne.n	80084ea <_vfiprintf_r+0x156>
 80084d4:	7863      	ldrb	r3, [r4, #1]
 80084d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80084d8:	d132      	bne.n	8008540 <_vfiprintf_r+0x1ac>
 80084da:	9b03      	ldr	r3, [sp, #12]
 80084dc:	1d1a      	adds	r2, r3, #4
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	9203      	str	r2, [sp, #12]
 80084e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084e6:	3402      	adds	r4, #2
 80084e8:	9305      	str	r3, [sp, #20]
 80084ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085c0 <_vfiprintf_r+0x22c>
 80084ee:	7821      	ldrb	r1, [r4, #0]
 80084f0:	2203      	movs	r2, #3
 80084f2:	4650      	mov	r0, sl
 80084f4:	f7f7 fe74 	bl	80001e0 <memchr>
 80084f8:	b138      	cbz	r0, 800850a <_vfiprintf_r+0x176>
 80084fa:	9b04      	ldr	r3, [sp, #16]
 80084fc:	eba0 000a 	sub.w	r0, r0, sl
 8008500:	2240      	movs	r2, #64	@ 0x40
 8008502:	4082      	lsls	r2, r0
 8008504:	4313      	orrs	r3, r2
 8008506:	3401      	adds	r4, #1
 8008508:	9304      	str	r3, [sp, #16]
 800850a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850e:	4829      	ldr	r0, [pc, #164]	@ (80085b4 <_vfiprintf_r+0x220>)
 8008510:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008514:	2206      	movs	r2, #6
 8008516:	f7f7 fe63 	bl	80001e0 <memchr>
 800851a:	2800      	cmp	r0, #0
 800851c:	d03f      	beq.n	800859e <_vfiprintf_r+0x20a>
 800851e:	4b26      	ldr	r3, [pc, #152]	@ (80085b8 <_vfiprintf_r+0x224>)
 8008520:	bb1b      	cbnz	r3, 800856a <_vfiprintf_r+0x1d6>
 8008522:	9b03      	ldr	r3, [sp, #12]
 8008524:	3307      	adds	r3, #7
 8008526:	f023 0307 	bic.w	r3, r3, #7
 800852a:	3308      	adds	r3, #8
 800852c:	9303      	str	r3, [sp, #12]
 800852e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008530:	443b      	add	r3, r7
 8008532:	9309      	str	r3, [sp, #36]	@ 0x24
 8008534:	e76a      	b.n	800840c <_vfiprintf_r+0x78>
 8008536:	fb0c 3202 	mla	r2, ip, r2, r3
 800853a:	460c      	mov	r4, r1
 800853c:	2001      	movs	r0, #1
 800853e:	e7a8      	b.n	8008492 <_vfiprintf_r+0xfe>
 8008540:	2300      	movs	r3, #0
 8008542:	3401      	adds	r4, #1
 8008544:	9305      	str	r3, [sp, #20]
 8008546:	4619      	mov	r1, r3
 8008548:	f04f 0c0a 	mov.w	ip, #10
 800854c:	4620      	mov	r0, r4
 800854e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008552:	3a30      	subs	r2, #48	@ 0x30
 8008554:	2a09      	cmp	r2, #9
 8008556:	d903      	bls.n	8008560 <_vfiprintf_r+0x1cc>
 8008558:	2b00      	cmp	r3, #0
 800855a:	d0c6      	beq.n	80084ea <_vfiprintf_r+0x156>
 800855c:	9105      	str	r1, [sp, #20]
 800855e:	e7c4      	b.n	80084ea <_vfiprintf_r+0x156>
 8008560:	fb0c 2101 	mla	r1, ip, r1, r2
 8008564:	4604      	mov	r4, r0
 8008566:	2301      	movs	r3, #1
 8008568:	e7f0      	b.n	800854c <_vfiprintf_r+0x1b8>
 800856a:	ab03      	add	r3, sp, #12
 800856c:	9300      	str	r3, [sp, #0]
 800856e:	462a      	mov	r2, r5
 8008570:	4b12      	ldr	r3, [pc, #72]	@ (80085bc <_vfiprintf_r+0x228>)
 8008572:	a904      	add	r1, sp, #16
 8008574:	4630      	mov	r0, r6
 8008576:	f7fb ff37 	bl	80043e8 <_printf_float>
 800857a:	4607      	mov	r7, r0
 800857c:	1c78      	adds	r0, r7, #1
 800857e:	d1d6      	bne.n	800852e <_vfiprintf_r+0x19a>
 8008580:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008582:	07d9      	lsls	r1, r3, #31
 8008584:	d405      	bmi.n	8008592 <_vfiprintf_r+0x1fe>
 8008586:	89ab      	ldrh	r3, [r5, #12]
 8008588:	059a      	lsls	r2, r3, #22
 800858a:	d402      	bmi.n	8008592 <_vfiprintf_r+0x1fe>
 800858c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800858e:	f7fc fe9b 	bl	80052c8 <__retarget_lock_release_recursive>
 8008592:	89ab      	ldrh	r3, [r5, #12]
 8008594:	065b      	lsls	r3, r3, #25
 8008596:	f53f af1f 	bmi.w	80083d8 <_vfiprintf_r+0x44>
 800859a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800859c:	e71e      	b.n	80083dc <_vfiprintf_r+0x48>
 800859e:	ab03      	add	r3, sp, #12
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	462a      	mov	r2, r5
 80085a4:	4b05      	ldr	r3, [pc, #20]	@ (80085bc <_vfiprintf_r+0x228>)
 80085a6:	a904      	add	r1, sp, #16
 80085a8:	4630      	mov	r0, r6
 80085aa:	f7fc f9b5 	bl	8004918 <_printf_i>
 80085ae:	e7e4      	b.n	800857a <_vfiprintf_r+0x1e6>
 80085b0:	0800daa0 	.word	0x0800daa0
 80085b4:	0800daaa 	.word	0x0800daaa
 80085b8:	080043e9 	.word	0x080043e9
 80085bc:	08008371 	.word	0x08008371
 80085c0:	0800daa6 	.word	0x0800daa6

080085c4 <__swbuf_r>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	460e      	mov	r6, r1
 80085c8:	4614      	mov	r4, r2
 80085ca:	4605      	mov	r5, r0
 80085cc:	b118      	cbz	r0, 80085d6 <__swbuf_r+0x12>
 80085ce:	6a03      	ldr	r3, [r0, #32]
 80085d0:	b90b      	cbnz	r3, 80085d6 <__swbuf_r+0x12>
 80085d2:	f7fc fd61 	bl	8005098 <__sinit>
 80085d6:	69a3      	ldr	r3, [r4, #24]
 80085d8:	60a3      	str	r3, [r4, #8]
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	071a      	lsls	r2, r3, #28
 80085de:	d501      	bpl.n	80085e4 <__swbuf_r+0x20>
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	b943      	cbnz	r3, 80085f6 <__swbuf_r+0x32>
 80085e4:	4621      	mov	r1, r4
 80085e6:	4628      	mov	r0, r5
 80085e8:	f000 f82a 	bl	8008640 <__swsetup_r>
 80085ec:	b118      	cbz	r0, 80085f6 <__swbuf_r+0x32>
 80085ee:	f04f 37ff 	mov.w	r7, #4294967295
 80085f2:	4638      	mov	r0, r7
 80085f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	6922      	ldr	r2, [r4, #16]
 80085fa:	1a98      	subs	r0, r3, r2
 80085fc:	6963      	ldr	r3, [r4, #20]
 80085fe:	b2f6      	uxtb	r6, r6
 8008600:	4283      	cmp	r3, r0
 8008602:	4637      	mov	r7, r6
 8008604:	dc05      	bgt.n	8008612 <__swbuf_r+0x4e>
 8008606:	4621      	mov	r1, r4
 8008608:	4628      	mov	r0, r5
 800860a:	f7ff fa47 	bl	8007a9c <_fflush_r>
 800860e:	2800      	cmp	r0, #0
 8008610:	d1ed      	bne.n	80085ee <__swbuf_r+0x2a>
 8008612:	68a3      	ldr	r3, [r4, #8]
 8008614:	3b01      	subs	r3, #1
 8008616:	60a3      	str	r3, [r4, #8]
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	1c5a      	adds	r2, r3, #1
 800861c:	6022      	str	r2, [r4, #0]
 800861e:	701e      	strb	r6, [r3, #0]
 8008620:	6962      	ldr	r2, [r4, #20]
 8008622:	1c43      	adds	r3, r0, #1
 8008624:	429a      	cmp	r2, r3
 8008626:	d004      	beq.n	8008632 <__swbuf_r+0x6e>
 8008628:	89a3      	ldrh	r3, [r4, #12]
 800862a:	07db      	lsls	r3, r3, #31
 800862c:	d5e1      	bpl.n	80085f2 <__swbuf_r+0x2e>
 800862e:	2e0a      	cmp	r6, #10
 8008630:	d1df      	bne.n	80085f2 <__swbuf_r+0x2e>
 8008632:	4621      	mov	r1, r4
 8008634:	4628      	mov	r0, r5
 8008636:	f7ff fa31 	bl	8007a9c <_fflush_r>
 800863a:	2800      	cmp	r0, #0
 800863c:	d0d9      	beq.n	80085f2 <__swbuf_r+0x2e>
 800863e:	e7d6      	b.n	80085ee <__swbuf_r+0x2a>

08008640 <__swsetup_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4b29      	ldr	r3, [pc, #164]	@ (80086e8 <__swsetup_r+0xa8>)
 8008644:	4605      	mov	r5, r0
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	460c      	mov	r4, r1
 800864a:	b118      	cbz	r0, 8008654 <__swsetup_r+0x14>
 800864c:	6a03      	ldr	r3, [r0, #32]
 800864e:	b90b      	cbnz	r3, 8008654 <__swsetup_r+0x14>
 8008650:	f7fc fd22 	bl	8005098 <__sinit>
 8008654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008658:	0719      	lsls	r1, r3, #28
 800865a:	d422      	bmi.n	80086a2 <__swsetup_r+0x62>
 800865c:	06da      	lsls	r2, r3, #27
 800865e:	d407      	bmi.n	8008670 <__swsetup_r+0x30>
 8008660:	2209      	movs	r2, #9
 8008662:	602a      	str	r2, [r5, #0]
 8008664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008668:	81a3      	strh	r3, [r4, #12]
 800866a:	f04f 30ff 	mov.w	r0, #4294967295
 800866e:	e033      	b.n	80086d8 <__swsetup_r+0x98>
 8008670:	0758      	lsls	r0, r3, #29
 8008672:	d512      	bpl.n	800869a <__swsetup_r+0x5a>
 8008674:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008676:	b141      	cbz	r1, 800868a <__swsetup_r+0x4a>
 8008678:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800867c:	4299      	cmp	r1, r3
 800867e:	d002      	beq.n	8008686 <__swsetup_r+0x46>
 8008680:	4628      	mov	r0, r5
 8008682:	f7fd fc75 	bl	8005f70 <_free_r>
 8008686:	2300      	movs	r3, #0
 8008688:	6363      	str	r3, [r4, #52]	@ 0x34
 800868a:	89a3      	ldrh	r3, [r4, #12]
 800868c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008690:	81a3      	strh	r3, [r4, #12]
 8008692:	2300      	movs	r3, #0
 8008694:	6063      	str	r3, [r4, #4]
 8008696:	6923      	ldr	r3, [r4, #16]
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	89a3      	ldrh	r3, [r4, #12]
 800869c:	f043 0308 	orr.w	r3, r3, #8
 80086a0:	81a3      	strh	r3, [r4, #12]
 80086a2:	6923      	ldr	r3, [r4, #16]
 80086a4:	b94b      	cbnz	r3, 80086ba <__swsetup_r+0x7a>
 80086a6:	89a3      	ldrh	r3, [r4, #12]
 80086a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80086ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086b0:	d003      	beq.n	80086ba <__swsetup_r+0x7a>
 80086b2:	4621      	mov	r1, r4
 80086b4:	4628      	mov	r0, r5
 80086b6:	f000 f883 	bl	80087c0 <__smakebuf_r>
 80086ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086be:	f013 0201 	ands.w	r2, r3, #1
 80086c2:	d00a      	beq.n	80086da <__swsetup_r+0x9a>
 80086c4:	2200      	movs	r2, #0
 80086c6:	60a2      	str	r2, [r4, #8]
 80086c8:	6962      	ldr	r2, [r4, #20]
 80086ca:	4252      	negs	r2, r2
 80086cc:	61a2      	str	r2, [r4, #24]
 80086ce:	6922      	ldr	r2, [r4, #16]
 80086d0:	b942      	cbnz	r2, 80086e4 <__swsetup_r+0xa4>
 80086d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80086d6:	d1c5      	bne.n	8008664 <__swsetup_r+0x24>
 80086d8:	bd38      	pop	{r3, r4, r5, pc}
 80086da:	0799      	lsls	r1, r3, #30
 80086dc:	bf58      	it	pl
 80086de:	6962      	ldrpl	r2, [r4, #20]
 80086e0:	60a2      	str	r2, [r4, #8]
 80086e2:	e7f4      	b.n	80086ce <__swsetup_r+0x8e>
 80086e4:	2000      	movs	r0, #0
 80086e6:	e7f7      	b.n	80086d8 <__swsetup_r+0x98>
 80086e8:	20000054 	.word	0x20000054

080086ec <_raise_r>:
 80086ec:	291f      	cmp	r1, #31
 80086ee:	b538      	push	{r3, r4, r5, lr}
 80086f0:	4605      	mov	r5, r0
 80086f2:	460c      	mov	r4, r1
 80086f4:	d904      	bls.n	8008700 <_raise_r+0x14>
 80086f6:	2316      	movs	r3, #22
 80086f8:	6003      	str	r3, [r0, #0]
 80086fa:	f04f 30ff 	mov.w	r0, #4294967295
 80086fe:	bd38      	pop	{r3, r4, r5, pc}
 8008700:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008702:	b112      	cbz	r2, 800870a <_raise_r+0x1e>
 8008704:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008708:	b94b      	cbnz	r3, 800871e <_raise_r+0x32>
 800870a:	4628      	mov	r0, r5
 800870c:	f000 f830 	bl	8008770 <_getpid_r>
 8008710:	4622      	mov	r2, r4
 8008712:	4601      	mov	r1, r0
 8008714:	4628      	mov	r0, r5
 8008716:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800871a:	f000 b817 	b.w	800874c <_kill_r>
 800871e:	2b01      	cmp	r3, #1
 8008720:	d00a      	beq.n	8008738 <_raise_r+0x4c>
 8008722:	1c59      	adds	r1, r3, #1
 8008724:	d103      	bne.n	800872e <_raise_r+0x42>
 8008726:	2316      	movs	r3, #22
 8008728:	6003      	str	r3, [r0, #0]
 800872a:	2001      	movs	r0, #1
 800872c:	e7e7      	b.n	80086fe <_raise_r+0x12>
 800872e:	2100      	movs	r1, #0
 8008730:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008734:	4620      	mov	r0, r4
 8008736:	4798      	blx	r3
 8008738:	2000      	movs	r0, #0
 800873a:	e7e0      	b.n	80086fe <_raise_r+0x12>

0800873c <raise>:
 800873c:	4b02      	ldr	r3, [pc, #8]	@ (8008748 <raise+0xc>)
 800873e:	4601      	mov	r1, r0
 8008740:	6818      	ldr	r0, [r3, #0]
 8008742:	f7ff bfd3 	b.w	80086ec <_raise_r>
 8008746:	bf00      	nop
 8008748:	20000054 	.word	0x20000054

0800874c <_kill_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4d07      	ldr	r5, [pc, #28]	@ (800876c <_kill_r+0x20>)
 8008750:	2300      	movs	r3, #0
 8008752:	4604      	mov	r4, r0
 8008754:	4608      	mov	r0, r1
 8008756:	4611      	mov	r1, r2
 8008758:	602b      	str	r3, [r5, #0]
 800875a:	f7f9 fa1d 	bl	8001b98 <_kill>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	d102      	bne.n	8008768 <_kill_r+0x1c>
 8008762:	682b      	ldr	r3, [r5, #0]
 8008764:	b103      	cbz	r3, 8008768 <_kill_r+0x1c>
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	bd38      	pop	{r3, r4, r5, pc}
 800876a:	bf00      	nop
 800876c:	20000600 	.word	0x20000600

08008770 <_getpid_r>:
 8008770:	f7f9 ba10 	b.w	8001b94 <_getpid>

08008774 <__swhatbuf_r>:
 8008774:	b570      	push	{r4, r5, r6, lr}
 8008776:	460c      	mov	r4, r1
 8008778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877c:	2900      	cmp	r1, #0
 800877e:	b096      	sub	sp, #88	@ 0x58
 8008780:	4615      	mov	r5, r2
 8008782:	461e      	mov	r6, r3
 8008784:	da0d      	bge.n	80087a2 <__swhatbuf_r+0x2e>
 8008786:	89a3      	ldrh	r3, [r4, #12]
 8008788:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800878c:	f04f 0100 	mov.w	r1, #0
 8008790:	bf14      	ite	ne
 8008792:	2340      	movne	r3, #64	@ 0x40
 8008794:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008798:	2000      	movs	r0, #0
 800879a:	6031      	str	r1, [r6, #0]
 800879c:	602b      	str	r3, [r5, #0]
 800879e:	b016      	add	sp, #88	@ 0x58
 80087a0:	bd70      	pop	{r4, r5, r6, pc}
 80087a2:	466a      	mov	r2, sp
 80087a4:	f000 f848 	bl	8008838 <_fstat_r>
 80087a8:	2800      	cmp	r0, #0
 80087aa:	dbec      	blt.n	8008786 <__swhatbuf_r+0x12>
 80087ac:	9901      	ldr	r1, [sp, #4]
 80087ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80087b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80087b6:	4259      	negs	r1, r3
 80087b8:	4159      	adcs	r1, r3
 80087ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087be:	e7eb      	b.n	8008798 <__swhatbuf_r+0x24>

080087c0 <__smakebuf_r>:
 80087c0:	898b      	ldrh	r3, [r1, #12]
 80087c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087c4:	079d      	lsls	r5, r3, #30
 80087c6:	4606      	mov	r6, r0
 80087c8:	460c      	mov	r4, r1
 80087ca:	d507      	bpl.n	80087dc <__smakebuf_r+0x1c>
 80087cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087d0:	6023      	str	r3, [r4, #0]
 80087d2:	6123      	str	r3, [r4, #16]
 80087d4:	2301      	movs	r3, #1
 80087d6:	6163      	str	r3, [r4, #20]
 80087d8:	b003      	add	sp, #12
 80087da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087dc:	ab01      	add	r3, sp, #4
 80087de:	466a      	mov	r2, sp
 80087e0:	f7ff ffc8 	bl	8008774 <__swhatbuf_r>
 80087e4:	9f00      	ldr	r7, [sp, #0]
 80087e6:	4605      	mov	r5, r0
 80087e8:	4639      	mov	r1, r7
 80087ea:	4630      	mov	r0, r6
 80087ec:	f7fd fc34 	bl	8006058 <_malloc_r>
 80087f0:	b948      	cbnz	r0, 8008806 <__smakebuf_r+0x46>
 80087f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087f6:	059a      	lsls	r2, r3, #22
 80087f8:	d4ee      	bmi.n	80087d8 <__smakebuf_r+0x18>
 80087fa:	f023 0303 	bic.w	r3, r3, #3
 80087fe:	f043 0302 	orr.w	r3, r3, #2
 8008802:	81a3      	strh	r3, [r4, #12]
 8008804:	e7e2      	b.n	80087cc <__smakebuf_r+0xc>
 8008806:	89a3      	ldrh	r3, [r4, #12]
 8008808:	6020      	str	r0, [r4, #0]
 800880a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800880e:	81a3      	strh	r3, [r4, #12]
 8008810:	9b01      	ldr	r3, [sp, #4]
 8008812:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008816:	b15b      	cbz	r3, 8008830 <__smakebuf_r+0x70>
 8008818:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800881c:	4630      	mov	r0, r6
 800881e:	f000 f81d 	bl	800885c <_isatty_r>
 8008822:	b128      	cbz	r0, 8008830 <__smakebuf_r+0x70>
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	f023 0303 	bic.w	r3, r3, #3
 800882a:	f043 0301 	orr.w	r3, r3, #1
 800882e:	81a3      	strh	r3, [r4, #12]
 8008830:	89a3      	ldrh	r3, [r4, #12]
 8008832:	431d      	orrs	r5, r3
 8008834:	81a5      	strh	r5, [r4, #12]
 8008836:	e7cf      	b.n	80087d8 <__smakebuf_r+0x18>

08008838 <_fstat_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	4d07      	ldr	r5, [pc, #28]	@ (8008858 <_fstat_r+0x20>)
 800883c:	2300      	movs	r3, #0
 800883e:	4604      	mov	r4, r0
 8008840:	4608      	mov	r0, r1
 8008842:	4611      	mov	r1, r2
 8008844:	602b      	str	r3, [r5, #0]
 8008846:	f7f9 f9d5 	bl	8001bf4 <_fstat>
 800884a:	1c43      	adds	r3, r0, #1
 800884c:	d102      	bne.n	8008854 <_fstat_r+0x1c>
 800884e:	682b      	ldr	r3, [r5, #0]
 8008850:	b103      	cbz	r3, 8008854 <_fstat_r+0x1c>
 8008852:	6023      	str	r3, [r4, #0]
 8008854:	bd38      	pop	{r3, r4, r5, pc}
 8008856:	bf00      	nop
 8008858:	20000600 	.word	0x20000600

0800885c <_isatty_r>:
 800885c:	b538      	push	{r3, r4, r5, lr}
 800885e:	4d06      	ldr	r5, [pc, #24]	@ (8008878 <_isatty_r+0x1c>)
 8008860:	2300      	movs	r3, #0
 8008862:	4604      	mov	r4, r0
 8008864:	4608      	mov	r0, r1
 8008866:	602b      	str	r3, [r5, #0]
 8008868:	f7f9 f9ca 	bl	8001c00 <_isatty>
 800886c:	1c43      	adds	r3, r0, #1
 800886e:	d102      	bne.n	8008876 <_isatty_r+0x1a>
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	b103      	cbz	r3, 8008876 <_isatty_r+0x1a>
 8008874:	6023      	str	r3, [r4, #0]
 8008876:	bd38      	pop	{r3, r4, r5, pc}
 8008878:	20000600 	.word	0x20000600

0800887c <_init>:
 800887c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887e:	bf00      	nop
 8008880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008882:	bc08      	pop	{r3}
 8008884:	469e      	mov	lr, r3
 8008886:	4770      	bx	lr

08008888 <_fini>:
 8008888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800888a:	bf00      	nop
 800888c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800888e:	bc08      	pop	{r3}
 8008890:	469e      	mov	lr, r3
 8008892:	4770      	bx	lr
