sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
0.279300
instruction cache misses l1

  l1 cache instruction misses                                 2165000

