Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Aug 17 02:19:44 2022
| Host         : stu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
| Design       : system_top
| Device       : xczu3cgsfvc784-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |  129 |     0 |     70560 |  0.18 |
|   LUT as Logic          |  129 |     0 |     70560 |  0.18 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |  115 |     0 |    141120 |  0.08 |
|   Register as Flip Flop |  115 |     0 |    141120 |  0.08 |
|   Register as Latch     |    0 |     0 |    141120 |  0.00 |
| CARRY8                  |    0 |     0 |      8820 |  0.00 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1     |          Yes |           - |          Set |
| 29    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 85    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   31 |     0 |       252 | 12.30 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   85 |            Register |
| LUT6     |   57 |                 CLB |
| LUT4     |   35 |                 CLB |
| OBUF     |   29 |                 I/O |
| FDCE     |   29 |            Register |
| LUT5     |   27 |                 CLB |
| LUT3     |   24 |                 CLB |
| LUT2     |   23 |                 CLB |
| OBUFT    |    2 |                 I/O |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| LUT1     |    1 |                 CLB |
| FDPE     |    1 |            Register |
+----------+------+---------------------+


9. Black Boxes
--------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| zynq_soc_zynq_ultra_ps_e_0_0      |    1 |
| zynq_soc_xbar_3                   |    1 |
| zynq_soc_xbar_2                   |    1 |
| zynq_soc_xbar_1                   |    1 |
| zynq_soc_xbar_0                   |    1 |
| zynq_soc_uncorerst_0              |    1 |
| zynq_soc_s03_mmu_0                |    1 |
| zynq_soc_s02_mmu_0                |    1 |
| zynq_soc_s01_mmu_0                |    1 |
| zynq_soc_s00_mmu_0                |    1 |
| zynq_soc_corerst_0                |    1 |
| zynq_soc_clk_wiz_0_0              |    1 |
| zynq_soc_clk50rst_0               |    1 |
| zynq_soc_axi_uartlite_0_1         |    1 |
| zynq_soc_axi_uartlite_0_0         |    1 |
| zynq_soc_axi_dma_rvcore_0         |    1 |
| zynq_soc_axi_dma_arm_0            |    1 |
| zynq_soc_auto_us_5                |    1 |
| zynq_soc_auto_us_4                |    1 |
| zynq_soc_auto_us_3                |    1 |
| zynq_soc_auto_us_2                |    1 |
| zynq_soc_auto_us_1                |    1 |
| zynq_soc_auto_us_0                |    1 |
| zynq_soc_auto_pc_1                |    1 |
| zynq_soc_auto_pc_0                |    1 |
| zynq_soc_auto_ds_1                |    1 |
| zynq_soc_auto_ds_0                |    1 |
| zynq_soc_auto_cc_1                |    1 |
| zynq_soc_auto_cc_0                |    1 |
| zynq_soc_AXI4VGA_0_0              |    1 |
| nutshell_util_vector_logic_0_0    |    1 |
| nutshell_system_ila_0_0           |    1 |
| nutshell_axi_protocol_convert_1_0 |    1 |
| nutshell_axi_protocol_convert_0_0 |    1 |
| nutshell_auto_cc_2                |    1 |
| nutshell_auto_cc_1                |    1 |
| nutshell_auto_cc_0                |    1 |
| nutshell_NutShell_0_0             |    1 |
+-----------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


