Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 31 23:44:27 2022
| Host         : LAPTOP-QERVE6TP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.802     -763.949                   1075                73886        0.038        0.000                      0                73886        3.000        0.000                       0                  9988  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -1.802     -763.949                   1075                73820        0.038        0.000                      0                73820        8.750        0.000                       0                  9883  
  timer_clk_clk_pll        5.765        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1075  Failing Endpoints,  Worst Slack       -1.802ns,  Total Violation     -763.949ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.405ns  (logic 5.366ns (25.070%)  route 16.038ns (74.930%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         1.312    14.973    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/A5
    SLICE_X64Y198        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.097 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.097    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/OD
    SLICE_X64Y198        MUXF7 (Prop_muxf7_I0_O)      0.241    15.338 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.338    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/O0
    SLICE_X64Y198        MUXF8 (Prop_muxf8_I0_O)      0.098    15.436 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F8/O
                         net (fo=1, routed)           1.355    16.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30_n_0
    SLICE_X69Y184        LUT6 (Prop_lut6_I3_O)        0.319    17.110 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.300    17.410    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[30]
    SLICE_X71Y184        LUT3 (Prop_lut3_I1_O)        0.124    17.534 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=1, routed)           0.615    18.149    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X73Y177        LUT6 (Prop_lut6_I1_O)        0.124    18.273 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.820    19.094    cpu/u_regfile/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X74Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.508    18.038    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.498    17.539    
                         clock uncertainty           -0.087    17.452    
    SLICE_X74Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.291    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         17.291    
                         arrival time                         -19.094    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.272ns  (logic 5.366ns (25.226%)  route 15.906ns (74.774%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 18.047 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         1.541    15.202    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A5
    SLICE_X66Y191        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.326 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.326    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X66Y191        MUXF7 (Prop_muxf7_I0_O)      0.241    15.567 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    15.567    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X66Y191        MUXF8 (Prop_muxf8_I0_O)      0.098    15.665 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.808    16.473    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X71Y180        LUT4 (Prop_lut4_I2_O)        0.319    16.792 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_comp/O
                         net (fo=1, routed)           0.263    17.055    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[1]
    SLICE_X71Y180        LUT6 (Prop_lut6_I4_O)        0.124    17.179 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_comp/O
                         net (fo=1, routed)           1.006    18.185    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X75Y176        LUT6 (Prop_lut6_I1_O)        0.124    18.309 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.652    18.961    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X72Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.517    18.047    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X72Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498    17.548    
                         clock uncertainty           -0.087    17.461    
    SLICE_X72Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.203    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -18.961    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.317ns  (logic 5.366ns (25.173%)  route 15.951ns (74.827%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 18.054 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         1.312    14.973    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/A5
    SLICE_X64Y198        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.097 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.097    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/OD
    SLICE_X64Y198        MUXF7 (Prop_muxf7_I0_O)      0.241    15.338 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F7.B/O
                         net (fo=1, routed)           0.000    15.338    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/O0
    SLICE_X64Y198        MUXF8 (Prop_muxf8_I0_O)      0.098    15.436 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F8/O
                         net (fo=1, routed)           1.355    16.791    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30_n_0
    SLICE_X69Y184        LUT6 (Prop_lut6_I3_O)        0.319    17.110 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.300    17.410    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[30]
    SLICE_X71Y184        LUT3 (Prop_lut3_I1_O)        0.124    17.534 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7/O
                         net (fo=1, routed)           0.615    18.149    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_7_n_0
    SLICE_X73Y177        LUT6 (Prop_lut6_I1_O)        0.124    18.273 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.733    19.006    cpu/u_regfile/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X66Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.524    18.054    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X66Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.498    17.555    
                         clock uncertainty           -0.087    17.468    
    SLICE_X66Y183        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.307    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                 -1.699    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.198ns  (logic 5.366ns (25.314%)  route 15.832ns (74.686%))
  Logic Levels:           24  (CARRY4=2 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         1.531    15.192    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A5
    SLICE_X62Y198        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.316 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.316    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OD
    SLICE_X62Y198        MUXF7 (Prop_muxf7_I0_O)      0.241    15.557 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    15.557    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O0
    SLICE_X62Y198        MUXF8 (Prop_muxf8_I0_O)      0.098    15.655 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           1.019    16.674    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X65Y181        LUT6 (Prop_lut6_I3_O)        0.319    16.993 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.263    17.256    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[5]
    SLICE_X65Y181        LUT2 (Prop_lut2_I0_O)        0.124    17.380 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.643    18.024    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X65Y181        LUT6 (Prop_lut6_I1_O)        0.124    18.148 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.740    18.887    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X74Y176        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.510    18.040    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y176        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498    17.541    
                         clock uncertainty           -0.087    17.454    
    SLICE_X74Y176        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    17.205    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                         -18.887    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 4.992ns (23.584%)  route 16.175ns (76.416%))
  Logic Levels:           21  (CARRY4=2 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.596 r  cpu/u_regfile/data_ram_i_178/O[0]
                         net (fo=1, routed)           0.867    11.463    cpu/u_regfile/data_ram_i_178_n_7
    SLICE_X77Y185        LUT6 (Prop_lut6_I5_O)        0.299    11.762 r  cpu/u_regfile/data_ram_i_61_comp/O
                         net (fo=1, routed)           0.913    12.675    cpu/u_regfile/data_ram_i_61_n_0
    SLICE_X71Y188        LUT6 (Prop_lut6_I2_O)        0.124    12.799 r  cpu/u_regfile/data_ram_i_8/O
                         net (fo=662, routed)         1.936    14.735    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/A2
    SLICE_X48Y198        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.214    14.949 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.949    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/OC
    SLICE_X48Y198        MUXF7 (Prop_muxf7_I1_O)      0.247    15.196 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/F7.B/O
                         net (fo=1, routed)           0.000    15.196    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/O0
    SLICE_X48Y198        MUXF8 (Prop_muxf8_I0_O)      0.098    15.294 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19/F8/O
                         net (fo=1, routed)           0.994    16.289    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_19_19_n_0
    SLICE_X51Y194        LUT6 (Prop_lut6_I1_O)        0.319    16.608 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           1.153    17.761    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[19]
    SLICE_X65Y193        LUT6 (Prop_lut6_I2_O)        0.124    17.885 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.971    18.856    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.514    18.044    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.498    17.545    
                         clock uncertainty           -0.087    17.458    
    SLICE_X74Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.200    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.200    
                         arrival time                         -18.856    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.119ns  (logic 5.167ns (24.467%)  route 15.951ns (75.533%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           1.051     6.634    cpu/u_regfile/bbstub_spo[30]
    SLICE_X73Y179        LUT6 (Prop_lut6_I1_O)        0.124     6.758 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=44, routed)          1.388     8.146    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRC1
    SLICE_X66Y187        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.299 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=3, routed)           1.045     9.345    cpu/u_regfile/rdata20[10]
    SLICE_X73Y182        LUT2 (Prop_lut2_I0_O)        0.356     9.701 r  cpu/u_regfile/data_ram_i_32/O
                         net (fo=34, routed)          0.346    10.047    cpu/u_alu/D[3]
    SLICE_X75Y182        LUT6 (Prop_lut6_I4_O)        0.332    10.379 r  cpu/u_alu/data_ram_i_197/O
                         net (fo=1, routed)           0.000    10.379    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_79_0[2]
    SLICE_X75Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.777 r  cpu/u_regfile/data_ram_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.777    cpu/u_regfile/data_ram_i_156_n_0
    SLICE_X75Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.111 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_138/O[1]
                         net (fo=1, routed)           0.473    11.584    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_138_n_6
    SLICE_X72Y184        LUT4 (Prop_lut4_I3_O)        0.303    11.887 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_136/O
                         net (fo=1, routed)           0.162    12.049    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_136_n_0
    SLICE_X72Y184        LUT6 (Prop_lut6_I0_O)        0.124    12.173 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_118/O
                         net (fo=1, routed)           0.429    12.602    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_118_n_0
    SLICE_X71Y186        LUT5 (Prop_lut5_I0_O)        0.124    12.726 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_59/O
                         net (fo=1, routed)           0.842    13.567    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_59_n_0
    SLICE_X67Y190        LUT6 (Prop_lut6_I1_O)        0.124    13.691 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_21/O
                         net (fo=9, routed)           0.930    14.622    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X71Y187        LUT3 (Prop_lut3_I1_O)        0.124    14.746 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_82/O
                         net (fo=34, routed)          0.953    15.699    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X63Y192        LUT5 (Prop_lut5_I0_O)        0.124    15.823 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_30/O
                         net (fo=1, routed)           0.955    16.778    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_30_n_0
    SLICE_X63Y181        LUT5 (Prop_lut5_I1_O)        0.124    16.902 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.797    17.699    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X63Y182        LUT6 (Prop_lut6_I1_O)        0.124    17.823 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           0.985    18.808    cpu/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X74Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.518    18.048    cpu/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X74Y183        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.498    17.549    
                         clock uncertainty           -0.087    17.462    
    SLICE_X74Y183        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.204    cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -18.808    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.134ns  (logic 4.833ns (22.869%)  route 16.301ns (77.131%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT5=1 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.613 f  cpu/u_regfile/data_ram_i_178/O[2]
                         net (fo=1, routed)           0.585    11.197    cpu_n_88
    SLICE_X71Y182        LUT2 (Prop_lut2_I0_O)        0.302    11.499 f  data_ram_i_174/O
                         net (fo=1, routed)           0.546    12.046    cpu/u_regfile/data_ram_i_56_0
    SLICE_X67Y182        LUT6 (Prop_lut6_I5_O)        0.124    12.170 r  cpu/u_regfile/data_ram_i_56_comp/O
                         net (fo=1, routed)           0.704    12.874    cpu/u_regfile/data_ram_i_56_n_0
    SLICE_X65Y194        LUT6 (Prop_lut6_I4_O)        0.124    12.998 f  cpu/u_regfile/data_ram_i_6/O
                         net (fo=545, routed)         1.285    14.283    cpu/u_regfile/data_ram_i_57_0
    SLICE_X65Y189        LUT2 (Prop_lut2_I0_O)        0.119    14.402 f  cpu/u_regfile/virtual_uart_data[7]_i_2/O
                         net (fo=6, routed)           1.072    15.474    cpu/u_regfile/virtual_uart_data[7]_i_2_n_0
    SLICE_X67Y194        LUT5 (Prop_lut5_I4_O)        0.332    15.806 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_17/O
                         net (fo=22, routed)          0.942    16.747    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_17_n_0
    SLICE_X63Y198        LUT6 (Prop_lut6_I4_O)        0.124    16.871 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.667    17.538    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X63Y198        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           1.161    18.823    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.514    18.044    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.498    17.545    
                         clock uncertainty           -0.087    17.458    
    SLICE_X74Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.230    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.230    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.150ns  (logic 5.430ns (25.673%)  route 15.720ns (74.327%))
  Logic Levels:           24  (CARRY4=2 LUT2=2 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 18.040 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         0.945    14.606    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/A5
    SLICE_X56Y193        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.182    14.788 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.788    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/OC
    SLICE_X56Y193        MUXF7 (Prop_muxf7_I1_O)      0.247    15.035 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/F7.B/O
                         net (fo=1, routed)           0.000    15.035    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/O0
    SLICE_X56Y193        MUXF8 (Prop_muxf8_I0_O)      0.098    15.133 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/F8/O
                         net (fo=1, routed)           1.607    16.740    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2_n_0
    SLICE_X63Y179        LUT6 (Prop_lut6_I1_O)        0.319    17.059 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.455    17.514    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[2]
    SLICE_X67Y179        LUT2 (Prop_lut2_I0_O)        0.124    17.638 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.395    18.033    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X69Y180        LUT6 (Prop_lut6_I1_O)        0.124    18.157 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.682    18.839    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X74Y176        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.510    18.040    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y176        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.498    17.541    
                         clock uncertainty           -0.087    17.454    
    SLICE_X74Y176        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    17.269    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -18.839    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.996ns  (logic 5.366ns (25.557%)  route 15.630ns (74.443%))
  Logic Levels:           24  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=10 MUXF7=3 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 18.038 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           0.878     6.461    cpu/u_regfile/bbstub_spo[30]
    SLICE_X75Y178        LUT6 (Prop_lut6_I1_O)        0.124     6.585 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=44, routed)          1.142     7.727    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA2
    SLICE_X72Y180        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.851 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           1.193     9.044    cpu/u_regfile/rdata20[1]
    SLICE_X76Y182        LUT6 (Prop_lut6_I0_O)        0.124     9.168 r  cpu/u_regfile/data_ram_i_79/O
                         net (fo=96, routed)          0.532     9.700    cpu/u_alu/data_ram_i_200_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  cpu/u_alu/data_ram_i_211/O
                         net (fo=1, routed)           0.000     9.824    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_111_0[1]
    SLICE_X75Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.374 r  cpu/u_regfile/data_ram_i_200/CO[3]
                         net (fo=1, routed)           0.000    10.374    cpu/u_regfile/data_ram_i_200_n_0
    SLICE_X75Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  cpu/u_regfile/data_ram_i_178/O[3]
                         net (fo=1, routed)           0.566    11.253    u_confreg/rf_reg_r1_0_31_6_11_i_56_0[0]
    SLICE_X71Y181        LUT2 (Prop_lut2_I0_O)        0.306    11.559 r  u_confreg/rf_reg_r1_0_31_6_11_i_77/O
                         net (fo=1, routed)           1.105    12.664    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I0_O)        0.124    12.788 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56/O
                         net (fo=1, routed)           0.151    12.940    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_56_n_0
    SLICE_X55Y191        LUT5 (Prop_lut5_I0_O)        0.124    13.064 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26/O
                         net (fo=1, routed)           0.474    13.537    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_26_n_0
    SLICE_X55Y191        LUT6 (Prop_lut6_I2_O)        0.124    13.661 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=527, routed)         1.366    15.027    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/A5
    SLICE_X64Y197        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.151 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.151    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/OD
    SLICE_X64Y197        MUXF7 (Prop_muxf7_I0_O)      0.241    15.392 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.392    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/O0
    SLICE_X64Y197        MUXF8 (Prop_muxf8_I0_O)      0.098    15.490 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31/F8/O
                         net (fo=1, routed)           0.899    16.389    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_31_31_n_0
    SLICE_X65Y184        LUT6 (Prop_lut6_I1_O)        0.319    16.708 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=1, routed)           0.403    17.111    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1_0[31]
    SLICE_X65Y184        LUT3 (Prop_lut3_I1_O)        0.124    17.235 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.340    17.575    cpu/u_regfile/rf_reg_r1_0_31_30_31_i_4_n_0
    SLICE_X65Y183        LUT6 (Prop_lut6_I1_O)        0.124    17.699 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.987    18.685    cpu/u_regfile/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X74Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.508    18.038    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y174        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.498    17.539    
                         clock uncertainty           -0.087    17.452    
    SLICE_X74Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.194    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                 -1.491    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 cpu/pc_reg[4]_replica_53/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.096ns  (logic 5.167ns (24.494%)  route 15.928ns (75.506%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns = ( 18.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.657    -2.311    cpu/cpu_clk
    SLICE_X69Y135        FDRE                                         r  cpu/pc_reg[4]_replica_53/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.419    -1.892 r  cpu/pc_reg[4]_replica_53/Q
                         net (fo=144, routed)         1.345    -0.547    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/A2
    SLICE_X64Y127        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.513    -0.034 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/OB
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I0_O)      0.209     0.175 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F7.A/O
                         net (fo=1, routed)           0.000     0.175    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/O1
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I1_O)      0.088     0.263 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29/F8/O
                         net (fo=1, routed)           1.477     1.740    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_29_29_n_0
    SLICE_X67Y147        LUT6 (Prop_lut6_I3_O)        0.319     2.059 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.059    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_24_n_0
    SLICE_X67Y147        MUXF7 (Prop_muxf7_I1_O)      0.217     2.276 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.276    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_10_n_0
    SLICE_X67Y147        MUXF8 (Prop_muxf8_I1_O)      0.094     2.370 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           1.794     4.164    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X75Y178        LUT6 (Prop_lut6_I3_O)        0.316     4.480 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=7, routed)           0.979     5.459    cpu/u_regfile/spo[29]
    SLICE_X77Y178        LUT6 (Prop_lut6_I3_O)        0.124     5.583 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=8, routed)           1.051     6.634    cpu/u_regfile/bbstub_spo[30]
    SLICE_X73Y179        LUT6 (Prop_lut6_I1_O)        0.124     6.758 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=44, routed)          1.388     8.146    cpu/u_regfile/rf_reg_r2_0_31_6_11/ADDRC1
    SLICE_X66Y187        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.299 r  cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMC/O
                         net (fo=3, routed)           1.045     9.345    cpu/u_regfile/rdata20[10]
    SLICE_X73Y182        LUT2 (Prop_lut2_I0_O)        0.356     9.701 r  cpu/u_regfile/data_ram_i_32/O
                         net (fo=34, routed)          0.346    10.047    cpu/u_alu/D[3]
    SLICE_X75Y182        LUT6 (Prop_lut6_I4_O)        0.332    10.379 r  cpu/u_alu/data_ram_i_197/O
                         net (fo=1, routed)           0.000    10.379    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_79_0[2]
    SLICE_X75Y182        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.777 r  cpu/u_regfile/data_ram_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.777    cpu/u_regfile/data_ram_i_156_n_0
    SLICE_X75Y183        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.111 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_138/O[1]
                         net (fo=1, routed)           0.473    11.584    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_138_n_6
    SLICE_X72Y184        LUT4 (Prop_lut4_I3_O)        0.303    11.887 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_136/O
                         net (fo=1, routed)           0.162    12.049    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_136_n_0
    SLICE_X72Y184        LUT6 (Prop_lut6_I0_O)        0.124    12.173 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_118/O
                         net (fo=1, routed)           0.429    12.602    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_118_n_0
    SLICE_X71Y186        LUT5 (Prop_lut5_I0_O)        0.124    12.726 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_59/O
                         net (fo=1, routed)           0.842    13.567    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_59_n_0
    SLICE_X67Y190        LUT6 (Prop_lut6_I1_O)        0.124    13.691 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_21/O
                         net (fo=9, routed)           0.930    14.622    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X71Y187        LUT3 (Prop_lut3_I1_O)        0.124    14.746 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_82/O
                         net (fo=34, routed)          1.317    16.062    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X59Y190        LUT6 (Prop_lut6_I5_O)        0.124    16.186 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_32/O
                         net (fo=1, routed)           0.814    17.001    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_32_n_0
    SLICE_X65Y190        LUT6 (Prop_lut6_I3_O)        0.124    17.125 f  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.595    17.720    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X63Y189        LUT6 (Prop_lut6_I5_O)        0.124    17.844 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.941    18.785    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        1.514    18.044    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X74Y180        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.498    17.545    
                         clock uncertainty           -0.087    17.458    
    SLICE_X74Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.297    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -18.785    
  -------------------------------------------------------------------
                         slack                                 -1.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.709%)  route 0.350ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.632    -0.487    cpu/cpu_clk
    SLICE_X83Y99         FDRE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=16, routed)          0.350     0.004    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/A2
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/WCLK
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.288    
    SLICE_X80Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.709%)  route 0.350ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.632    -0.487    cpu/cpu_clk
    SLICE_X83Y99         FDRE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=16, routed)          0.350     0.004    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/A2
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/WCLK
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.288    
    SLICE_X80Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.709%)  route 0.350ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.632    -0.487    cpu/cpu_clk
    SLICE_X83Y99         FDRE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=16, routed)          0.350     0.004    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/A2
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/WCLK
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_C/CLK
                         clock pessimism              0.026    -0.288    
    SLICE_X80Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/pc_reg[4]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.709%)  route 0.350ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.632    -0.487    cpu/cpu_clk
    SLICE_X83Y99         FDRE                                         r  cpu/pc_reg[4]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  cpu/pc_reg[4]_replica_19/Q
                         net (fo=16, routed)          0.350     0.004    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/A2
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.837    -0.314    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/WCLK
    SLICE_X80Y103        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_D/CLK
                         clock pessimism              0.026    -0.288    
    SLICE_X80Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.034    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]_replica_58/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.860%)  route 0.426ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.653    -0.466    cpu/cpu_clk
    SLICE_X51Y98         FDRE                                         r  cpu/pc_reg[3]_replica_58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/pc_reg[3]_replica_58/Q
                         net (fo=44, routed)          0.426     0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/A1
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.857    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/WCLK
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X52Y102        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.041    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]_replica_58/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.860%)  route 0.426ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.653    -0.466    cpu/cpu_clk
    SLICE_X51Y98         FDRE                                         r  cpu/pc_reg[3]_replica_58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/pc_reg[3]_replica_58/Q
                         net (fo=44, routed)          0.426     0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/A1
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.857    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/WCLK
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X52Y102        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.041    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]_replica_58/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.860%)  route 0.426ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.653    -0.466    cpu/cpu_clk
    SLICE_X51Y98         FDRE                                         r  cpu/pc_reg[3]_replica_58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/pc_reg[3]_replica_58/Q
                         net (fo=44, routed)          0.426     0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/A1
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.857    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/WCLK
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_C/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X52Y102        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.041    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]_replica_58/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.860%)  route 0.426ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.653    -0.466    cpu/cpu_clk
    SLICE_X51Y98         FDRE                                         r  cpu/pc_reg[3]_replica_58/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  cpu/pc_reg[3]_replica_58/Q
                         net (fo=44, routed)          0.426     0.101    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/A1
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.857    -0.294    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/WCLK
    SLICE_X52Y102        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_D/CLK
                         clock pessimism              0.026    -0.268    
    SLICE_X52Y102        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     0.041    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_17/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.614    -0.506    cpu/cpu_clk
    SLICE_X23Y180        FDRE                                         r  cpu/pc_reg[2]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[2]_replica_17/Q
                         net (fo=16, routed)          0.244    -0.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A0
    SLICE_X22Y180        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.883    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X22Y180        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X22Y180        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_17/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.626%)  route 0.244ns (63.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.614    -0.506    cpu/cpu_clk
    SLICE_X23Y180        FDRE                                         r  cpu/pc_reg[2]_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/pc_reg[2]_replica_17/Q
                         net (fo=16, routed)          0.244    -0.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A0
    SLICE_X22Y180        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9881, routed)        0.883    -0.267    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X22Y180        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.226    -0.493    
    SLICE_X22Y180        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.183    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X82Y175   cpu/pc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X75Y135   cpu/pc_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X78Y160   cpu/pc_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X78Y160   cpu/pc_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X78Y160   cpu/pc_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X79Y170   cpu/pc_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X79Y175   cpu/pc_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X79Y175   cpu/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y202   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X46Y202   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y154   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_23_23/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y154   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_23_23/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y154   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_23_23/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y154   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_23_23/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y194   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y194   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y194   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y194   data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_17_17/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X74Y163   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y142   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y142   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_5_5/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.266ns (54.228%)  route 1.913ns (45.772%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y198        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 2.245ns (53.997%)  route 1.913ns (46.003%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.848 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y198        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 2.171ns (53.163%)  route 1.913ns (46.837%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.774 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.774    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y198        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.774    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 2.155ns (52.979%)  route 1.913ns (47.021%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.758 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.758    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y198        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y198        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.758    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.152ns (52.944%)  route 1.913ns (47.056%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.755 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.755    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y197        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 2.131ns (52.700%)  route 1.913ns (47.300%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.734 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.734    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y197        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.057ns (51.818%)  route 1.913ns (48.182%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.660 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.660    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y197        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 2.041ns (51.623%)  route 1.913ns (48.377%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 8.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X58Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.644 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.644    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.540     8.070    u_confreg/timer_clk
    SLICE_X58Y197        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.420     7.650    
                         clock uncertainty           -0.077     7.572    
    SLICE_X58Y197        FDRE (Setup_fdre_C_D)        0.062     7.634    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 2.038ns (51.587%)  route 1.913ns (48.413%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.641 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.641    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X58Y196        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.539     8.069    u_confreg/timer_clk
    SLICE_X58Y196        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.420     7.649    
                         clock uncertainty           -0.077     7.571    
    SLICE_X58Y196        FDRE (Setup_fdre_C_D)        0.062     7.633    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 2.017ns (51.328%)  route 1.913ns (48.672%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.659    -2.309    u_confreg/timer_clk
    SLICE_X57Y198        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.419    -1.890 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.913     0.022    u_confreg/write_timer_begin_r3
    SLICE_X58Y191        LUT4 (Prop_lut4_I2_O)        0.297     0.319 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.319    u_confreg/timer[0]_i_6_n_0
    SLICE_X58Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.851 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.851    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X58Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X58Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X58Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.193    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X58Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.307    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X58Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.620 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.620    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X58Y196        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.539     8.069    u_confreg/timer_clk
    SLICE_X58Y196        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.420     7.649    
                         clock uncertainty           -0.077     7.571    
    SLICE_X58Y196        FDRE (Setup_fdre_C_D)        0.062     7.633    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  6.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[25]
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X55Y195        FDRE (Hold_fdre_C_D)         0.078    -0.459    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[6]
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X57Y194        FDRE (Hold_fdre_C_D)         0.078    -0.459    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[19]
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X55Y195        FDRE (Hold_fdre_C_D)         0.076    -0.461    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[3]
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X57Y194        FDRE (Hold_fdre_C_D)         0.076    -0.461    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    u_confreg/timer_clk
    SLICE_X57Y197        FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y197        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.339    u_confreg/conf_wdata_r1[27]
    SLICE_X57Y197        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.854    -0.296    u_confreg/timer_clk
    SLICE_X57Y197        FDRE                                         r  u_confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.240    -0.536    
    SLICE_X57Y197        FDRE (Hold_fdre_C_D)         0.076    -0.460    u_confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[14]
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X57Y194        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X57Y194        FDRE (Hold_fdre_C_D)         0.075    -0.462    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.340    u_confreg/conf_wdata_r1[16]
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X55Y195        FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X55Y195        FDRE (Hold_fdre_C_D)         0.075    -0.462    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.582    -0.538    u_confreg/timer_clk
    SLICE_X61Y198        FDRE                                         r  u_confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  u_confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.341    u_confreg/conf_wdata_r1[17]
    SLICE_X61Y198        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.298    u_confreg/timer_clk
    SLICE_X61Y198        FDRE                                         r  u_confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.240    -0.538    
    SLICE_X61Y198        FDRE (Hold_fdre_C_D)         0.075    -0.463    u_confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.337    u_confreg/conf_wdata_r1[5]
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X54Y193        FDRE (Hold_fdre_C_D)         0.076    -0.461    u_confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.062    -0.334    u_confreg/conf_wdata_r1[9]
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X54Y193        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.240    -0.537    
    SLICE_X54Y193        FDRE (Hold_fdre_C_D)         0.078    -0.459    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y195   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y197   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y197   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y194   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y195   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y195   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y197   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y192   u_confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y192   u_confreg/conf_wdata_r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y197   u_confreg/conf_wdata_r1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y184   u_confreg/conf_wdata_r1_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y195   u_confreg/conf_wdata_r2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y195   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y197   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y197   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y194   u_confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y196   u_confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y195   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y198   u_confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y198   u_confreg/conf_wdata_r1_reg[17]/C



