{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606306548713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606306548726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 04:15:48 2020 " "Processing started: Wed Nov 25 04:15:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606306548726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306548726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306548726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1606306549243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606306549243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558612 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_diffs.sv 2 2 " "Found 2 design units, including 2 entities, in source file series_diffs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 series_diffs " "Found entity 1: series_diffs" {  } { { "series_diffs.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/series_diffs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558614 ""} { "Info" "ISGN_ENTITY_NAME" "2 series_diffs_testbench " "Found entity 2: series_diffs_testbench" {  } { { "series_diffs.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/series_diffs.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Found entity 1: input_buffer" {  } { { "input_buffer.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/input_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558616 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_buffer_testbench " "Found entity 2: input_buffer_testbench" {  } { { "input_buffer.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/input_buffer.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light.sv 2 2 " "Found 2 design units, including 2 entities, in source file normal_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalLight " "Found entity 1: normalLight" {  } { { "normal_light.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/normal_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558618 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalLight_testbench " "Found entity 2: normalLight_testbench" {  } { { "normal_light.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/normal_light.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light.sv 2 2 " "Found 2 design units, including 2 entities, in source file center_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerLight " "Found entity 1: centerLight" {  } { { "center_light.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/center_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558620 ""} { "Info" "ISGN_ENTITY_NAME" "2 centerLight_testbench " "Found entity 2: centerLight_testbench" {  } { { "center_light.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/center_light.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_field.sv 2 2 " "Found 2 design units, including 2 entities, in source file light_field.sv" { { "Info" "ISGN_ENTITY_NAME" "1 light_field " "Found entity 1: light_field" {  } { { "light_field.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/light_field.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558622 ""} { "Info" "ISGN_ENTITY_NAME" "2 light_field_testbench " "Found entity 2: light_field_testbench" {  } { { "light_field.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/light_field.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 3 3 " "Found 3 design units, including 3 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "victory.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558623 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7 " "Found entity 2: seg7" {  } { { "victory.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558623 ""} { "Info" "ISGN_ENTITY_NAME" "3 victory_testbench " "Found entity 3: victory_testbench" {  } { { "victory.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306558623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306558623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CL DE1_SoC.sv(18) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(18): created implicit net for \"CL\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CR DE1_SoC.sv(19) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(19): created implicit net for \"CR\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P1 DE1_SoC.sv(21) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(21): created implicit net for \"P1\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P2 DE1_SoC.sv(22) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(22): created implicit net for \"P2\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606306558661 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] DE1_SoC.sv(6) " "Output port \"LEDR\[9\]\" at DE1_SoC.sv(6) has no driver" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1606306558662 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "series_diffs series_diffs:L " "Elaborating entity \"series_diffs\" for hierarchy \"series_diffs:L\"" {  } { { "DE1_SoC.sv" "L" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer input_buffer:LB " "Elaborating entity \"input_buffer\" for hierarchy \"input_buffer:LB\"" {  } { { "DE1_SoC.sv" "LB" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_field light_field:LF " "Elaborating entity \"light_field\" for hierarchy \"light_field:LF\"" {  } { { "DE1_SoC.sv" "LF" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalLight light_field:LF\|normalLight:one " "Elaborating entity \"normalLight\" for hierarchy \"light_field:LF\|normalLight:one\"" {  } { { "light_field.sv" "one" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/light_field.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centerLight light_field:LF\|centerLight:five " "Elaborating entity \"centerLight\" for hierarchy \"light_field:LF\|centerLight:five\"" {  } { { "light_field.sv" "five" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/light_field.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory victory:V " "Elaborating entity \"victory\" for hierarchy \"victory:V\"" {  } { { "DE1_SoC.sv" "V" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 victory.sv(35) " "Verilog HDL assignment warning at victory.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "victory.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606306558731 "|DE1_SoC|victory:V"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 victory.sv(40) " "Verilog HDL assignment warning at victory.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "victory.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606306558731 "|DE1_SoC|victory:V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 victory:V\|seg7:left " "Elaborating entity \"seg7\" for hierarchy \"victory:V\|seg7:left\"" {  } { { "victory.sv" "left" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/victory.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306558750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306559272 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1606306559272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606306559354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306559574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606306559722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306559722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "F:/study/AU 20/ee271/ee271labs/lab7/back up for part 1/Lab1_Files_for_Quartus_FA20/DE1_SoC.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606306559807 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1606306559807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606306559808 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606306559808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606306559808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606306559808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606306559850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 04:15:59 2020 " "Processing ended: Wed Nov 25 04:15:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606306559850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606306559850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606306559850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306559850 ""}
