{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402307110612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402307110612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 17:45:10 2014 " "Processing started: Mon Jun 09 17:45:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402307110612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402307110612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --gen_testbench " "Command: quartus_eda --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --gen_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402307110612 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PipelineCPU EP2C35F672C6 " "Automatically selected device EP2C35F672C6 for design PipelineCPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1402307111108 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1 1402307111108 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a0 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a1 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a2 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a3 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a4 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a5 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a6 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a7 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a8 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a9 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a10 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a11 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a12 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a13 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a14 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a15 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a16 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a17 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a18 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a19 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a20 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a21 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a22 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a23 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a24 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a25 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a26 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a27 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a28 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a29 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a30 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a31 " "Atom \"Register:register\|altsyncram:register_rtl_0\|altsyncram_7g02:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 "|PipelineCPU|Register:register|altsyncram:register_rtl_0|altsyncram_7g02:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1402307111187 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "D:/archexp/lab06/simulation/modelsim/PipelineCPU.vt " "Generated Verilog Test Bench File D:/archexp/lab06/simulation/modelsim/PipelineCPU.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "" 0 -1 1402307111203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402307111230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 17:45:11 2014 " "Processing ended: Mon Jun 09 17:45:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402307111230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402307111230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402307111230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402307111230 ""}
