
*** Running vivado
    with args -log FULL_FT_CNTR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FULL_FT_CNTR.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FULL_FT_CNTR.tcl -notrace
Command: synth_design -top FULL_FT_CNTR -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.727 ; gain = 81.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FULL_FT_CNTR' [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FULL_FT_CNTR.vhd:40]
INFO: [Synth 8-3491] module 'clk_div_fs' declared at 'C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/clk_div_fs.vhd:33' bound to instance 'CLK_DIV' of component 'clk_div_fs' [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FULL_FT_CNTR.vhd:59]
INFO: [Synth 8-638] synthesizing module 'clk_div_fs' [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clk_div_fs' (1#1) [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/clk_div_fs.vhd:38]
INFO: [Synth 8-3491] module 'FSM_CNTR' declared at 'C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:34' bound to instance 'FSM' of component 'FSM_CNTR' [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FULL_FT_CNTR.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FSM_CNTR' [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'FSM_CNTR' (2#1) [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FULL_FT_CNTR.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FULL_FT_CNTR' (3#1) [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FULL_FT_CNTR.vhd:40]
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[3] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[2] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[1] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 347.051 ; gain = 120.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 347.051 ; gain = 120.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/constrs_1/new/FULL_FT_CNTR_constr.xdc]
Finished Parsing XDC File [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/constrs_1/new/FULL_FT_CNTR_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/constrs_1/new/FULL_FT_CNTR_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FULL_FT_CNTR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FULL_FT_CNTR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 647.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'FSM_CNTR'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:47]
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     st0 |                              000 |                              000
                     st7 |                              001 |                              111
                     st6 |                              010 |                              110
                     st5 |                              011 |                              101
                     st4 |                              100 |                              100
                     st3 |                              101 |                              011
                     st2 |                              110 |                              010
                     st1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'FSM_CNTR'
WARNING: [Synth 8-6014] Unused sequential element PS_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/FSM_CNTR.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FULL_FT_CNTR 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module clk_div_fs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FSM_CNTR 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK_DIV/div_cnt_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/clk_div_fs.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element CLK_DIV/tmp_clkf_reg was removed.  [C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.srcs/sources_1/new/clk_div_fs.vhd:65]
INFO: [Synth 8-5545] ROM "CLK_DIV/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK_DIV/tmp_clks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[3] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[2] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[1] driven by constant 1
WARNING: [Synth 8-3917] design FULL_FT_CNTR has port ANODE[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT2   |     1|
|5     |LUT3   |     7|
|6     |LUT4   |     7|
|7     |LUT5   |     4|
|8     |LUT6   |     2|
|9     |FDCE   |     3|
|10    |FDRE   |    33|
|11    |IBUF   |     6|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   115|
|2     |  CLK_DIV |clk_div_fs |    83|
|3     |  FSM     |FSM_CNTR   |    14|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 647.961 ; gain = 120.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.961 ; gain = 421.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

43 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 647.961 ; gain = 425.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/FULL_FT_CNTR/FULL_FT_CNTR.runs/synth_1/FULL_FT_CNTR.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 647.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 22 16:15:53 2017...
