[*]
[*] GTKWave Analyzer v3.3.111 (w)1999-2020 BSI
[*] Thu Aug 11 20:44:27 2022
[*]
[dumpfile] "D:\Projects\RISC-V\my_core\vrf\logs\wave.vcd"
[dumpfile_mtime] "Thu Aug 11 20:44:24 2022"
[dumpfile_size] 9441488
[savefile] "D:\Projects\RISC-V\my_core\vrf\test.gtkw"
[timestart] 88180
[size] 1920 1017
[pos] -1 -1
*-11.537324 90500 125500 97500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.test_top.
[treeopen] TOP.test_top.core.
[treeopen] TOP.test_top.core.u_rv.
[sst_width] 174
[signals_width] 246
[sst_expanded] 1
[sst_vpaned_height] 304
@28
TOP.test_top.core.u_rv.i_reset_n
TOP.test_top.core.u_rv.r_reset_n
TOP.test_top.core.u_rv.i_clk
@800200
-WB BUS
@c00022
TOP.test_top.core.u_rv.o_wb_adr[31:0]
@28
(0)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(1)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(2)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(3)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(4)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(5)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(6)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(7)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(8)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(9)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(10)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(11)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(12)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(13)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(14)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(15)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(16)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(17)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(18)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(19)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(20)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(21)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(22)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(23)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(24)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(25)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(26)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(27)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(28)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(29)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(30)TOP.test_top.core.u_rv.o_wb_adr[31:0]
(31)TOP.test_top.core.u_rv.o_wb_adr[31:0]
@1401200
-group_end
@22
TOP.test_top.core.u_rv.o_wb_dat[31:0]
TOP.test_top.core.u_rv.i_wb_dat[31:0]
@28
TOP.test_top.core.u_rv.o_wb_we
@c00022
TOP.test_top.core.u_rv.o_wb_sel[3:0]
@28
(0)TOP.test_top.core.u_rv.o_wb_sel[3:0]
(1)TOP.test_top.core.u_rv.o_wb_sel[3:0]
(2)TOP.test_top.core.u_rv.o_wb_sel[3:0]
(3)TOP.test_top.core.u_rv.o_wb_sel[3:0]
@1401200
-group_end
@28
TOP.test_top.core.u_rv.o_wb_stb
TOP.test_top.core.u_rv.i_wb_ack
TOP.test_top.core.u_rv.o_wb_cyc
@1000200
-WB BUS
@800200
-STAGE
@820
TOP.test_top.core.u_rv.dbg_ascii_stage[127:0]
TOP.test_top.core.u_rv.dbg_ascii_stage_next[127:0]
@1000200
-STAGE
@c00200
-STAGE_FETCH
@28
TOP.test_top.core.u_rv.w_fetch_stall
@22
TOP.test_top.core.u_rv.r_fetch2_pc[31:2]
TOP.test_top.core.u_rv.r_fetch2_pc_p4[31:2]
@1401200
-STAGE_FETCH
@c00200
-STAGE_DECODE
@820
TOP.test_top.core.u_rv.dbg_ascii_op[127:0]
TOP.test_top.core.u_rv.dbg_ascii_inst_type[127:0]
@28
TOP.test_top.core.u_rv.w_decode_flush
TOP.test_top.core.u_rv.w_decode_stall
@22
TOP.test_top.core.u_rv.r_decode_pc[31:2]
TOP.test_top.core.u_rv.r_decode_pc_p4[31:2]
TOP.test_top.core.u_rv.r_decode_instr[31:0]
TOP.test_top.core.u_rv.w_decode_op[6:0]
TOP.test_top.core.u_rv.w_decode_rd[4:0]
@28
TOP.test_top.core.u_rv.w_decode_funct3[2:0]
@22
TOP.test_top.core.u_rv.w_decode_rs1[4:0]
TOP.test_top.core.u_rv.w_decode_rs2[4:0]
TOP.test_top.core.u_rv.w_decode_funct7[6:0]
@28
TOP.test_top.core.u_rv.w_decode_imm_src[2:0]
@22
TOP.test_top.core.u_rv.w_decode_imm[31:0]
TOP.test_top.core.u_rv.w_decode_rs1_val[31:0]
TOP.test_top.core.u_rv.w_decode_rs2[4:0]
@28
TOP.test_top.core.u_rv.w_decode_reg_write
TOP.test_top.core.u_rv.w_decode_mem_read
TOP.test_top.core.u_rv.w_decode_mem_write
TOP.test_top.core.u_rv.w_decode_alu_src
@1401200
-STAGE_DECODE
@c00200
-STAGE_EXECUTE
@28
TOP.test_top.core.u_rv.w_exec_flush
@22
TOP.test_top.core.u_rv.r_exec_pc[31:2]
TOP.test_top.core.u_rv.r_exec_pc_p4[31:2]
TOP.test_top.core.u_rv.r_exec_rs1_val[31:0]
TOP.test_top.core.u_rv.r_exec_rs2_val[31:0]
TOP.test_top.core.u_rv.r_exec_rs1[4:0]
TOP.test_top.core.u_rv.r_exec_rs2[4:0]
TOP.test_top.core.u_rv.r_exec_rd[4:0]
TOP.test_top.core.u_rv.r_exec_imm[31:0]
@28
TOP.test_top.core.u_rv.r_exec_reg_write
TOP.test_top.core.u_rv.r_exec_res_src[1:0]
TOP.test_top.core.u_rv.r_exec_mem_read
TOP.test_top.core.u_rv.r_exec_mem_write
TOP.test_top.core.u_rv.r_exec_jump
TOP.test_top.core.u_rv.r_exec_branch
TOP.test_top.core.u_rv.r_exec_alu_src
TOP.test_top.core.u_rv.w_exec_pc_src
@22
TOP.test_top.core.u_rv.w_exec_pc_target[31:2]
TOP.test_top.core.u_rv.w_exec_alu_result[31:0]
@28
TOP.test_top.core.u_rv.w_exec_zero
@22
TOP.test_top.core.u_rv.u_alu.i_src_a[31:0]
TOP.test_top.core.u_rv.u_alu.i_src_b[31:0]
@28
TOP.test_top.core.u_rv.u_alu.i_ctrl[2:0]
@22
TOP.test_top.core.u_rv.u_alu.o_result[31:0]
@1401200
-STAGE_EXECUTE
@c00200
-STAGE_MEMORY
@22
TOP.test_top.core.u_rv.r_memory_alu[31:0]
@28
TOP.test_top.core.u_rv.r_memory_read
TOP.test_top.core.u_rv.r_memory_write
@22
TOP.test_top.core.u_rv.r_memory_wdata[31:0]
@28
TOP.test_top.core.u_rv.r_memory_reg_write
TOP.test_top.core.u_rv.r_memory_res_src[1:0]
@22
TOP.test_top.core.u_rv.r_memory_pc_p4[31:2]
TOP.test_top.core.u_rv.r_memory_rd[4:0]
@28
TOP.test_top.core.u_rv.r_memory_pc_src
@22
TOP.test_top.core.u_rv.r_memory_pc_target[31:2]
@1401200
-STAGE_MEMORY
@c00200
-STAGE_MEMORY2
@22
TOP.test_top.core.u_rv.r_memory2_alu[31:0]
@28
TOP.test_top.core.u_rv.r_memory2_read
TOP.test_top.core.u_rv.r_memory2_write
TOP.test_top.core.u_rv.r_memory2_reg_write
TOP.test_top.core.u_rv.r_memory2_res_src[1:0]
@22
TOP.test_top.core.u_rv.r_memory2_pc_p4[31:2]
TOP.test_top.core.u_rv.r_memory2_rd[4:0]
TOP.test_top.core.u_rv.r_data_byte[7:0]
TOP.test_top.core.u_rv.r_data_half_word[15:0]
TOP.test_top.core.u_rv.w_memory2_data[31:0]
TOP.test_top.core.u_rv.w_memory2_rdata[31:0]
@28
TOP.test_top.core.u_rv.r_memory2_pc_src
@22
TOP.test_top.core.u_rv.r_memory2_pc_target[31:2]
@1401200
-STAGE_MEMORY2
@c00200
-STAGE_WRITE
@22
TOP.test_top.core.u_rv.r_write_data[31:0]
TOP.test_top.core.u_rv.r_write_rd[4:0]
@28
TOP.test_top.core.u_rv.r_write_reg_write
TOP.test_top.core.u_rv.r_write_pc_src
@22
TOP.test_top.core.u_rv.r_write_pc_target[31:2]
TOP.test_top.core.u_rv.w_wr_data[31:0]
@1401200
-STAGE_WRITE
@c00200
-AUXILARY
@28
TOP.test_top.core.u_rv.r_cyc_next
TOP.test_top.core.u_rv.r_cyc
TOP.test_top.core.u_rv.r_stb_next
TOP.test_top.core.u_rv.r_stb
@1401200
-AUXILARY
@c00200
-DECODER
@1401200
-DECODER
@800200
-REGISTER FILE
@22
TOP.test_top.core.u_rv.r_reg_file[1][31:0]
TOP.test_top.core.u_rv.r_reg_file[2][31:0]
TOP.test_top.core.u_rv.r_reg_file[3][31:0]
TOP.test_top.core.u_rv.r_reg_file[4][31:0]
TOP.test_top.core.u_rv.r_reg_file[5][31:0]
TOP.test_top.core.u_rv.r_reg_file[6][31:0]
TOP.test_top.core.u_rv.r_reg_file[7][31:0]
TOP.test_top.core.u_rv.r_reg_file[8][31:0]
TOP.test_top.core.u_rv.r_reg_file[9][31:0]
TOP.test_top.core.u_rv.r_reg_file[10][31:0]
TOP.test_top.core.u_rv.r_reg_file[11][31:0]
TOP.test_top.core.u_rv.r_reg_file[12][31:0]
TOP.test_top.core.u_rv.r_reg_file[13][31:0]
TOP.test_top.core.u_rv.r_reg_file[14][31:0]
TOP.test_top.core.u_rv.r_reg_file[15][31:0]
@1000200
-REGISTER FILE
[pattern_trace] 1
[pattern_trace] 0
