21:46:43 **** Incremental Build of configuration Debug for project LCD_TEST_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 59398 C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/EBAZ4205.xpfm standalone_domain C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST_system/Debug/system.bif
ECHO は <OFF> です。
ECHO は <OFF> です。
sdcard_gen --xpfm C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/EBAZ4205/export/EBAZ4205/EBAZ4205.xpfm --sys_config EBAZ4205 --bif C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST_system/Debug/system.bif --bitstream C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit --elf C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/Debug/LCD_TEST.elf,ps7_cortexa9_0
ECHO は <OFF> です。
ECHO は <OFF> です。
creating BOOT.BIN using C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST/_ide/bitstream/system_lcd_wrapper.bit
Running C:/Xilinx/Vitis/2023.2/bin/bootgen  -image C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/PS_LCD_test/vitis/LCD_TEST_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:47:04 Build Finished (took 20s.949ms)

