{"vcs1":{"timestamp_begin":1759402863.158081152, "rt":0.76, "ut":0.29, "st":0.14}}
{"vcselab":{"timestamp_begin":1759402863.976063078, "rt":0.53, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759402864.552738694, "rt":0.18, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759402862.890365145}
{"VCS_COMP_START_TIME": 1759402862.890365145}
{"VCS_COMP_END_TIME": 1759402865.493355755}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 367192}}
{"vcselab": {"peak_mem": 230024}}
