// Seed: 2735336105
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2
);
  output id_2;
  input _id_1;
  type_4(
      id_1, id_1, 1'b0
  );
  assign id_1[id_1] = id_2;
  logic id_3 = 1;
  assign id_3 = id_3;
endmodule
