--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 10 ns HIGH 50% 
INPUT_JITTER 0.25 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 10 ns HIGH 50% INPUT_JITTER 0.25 ns;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DSM0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: DSM0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DSM0/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: DSM0/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.948ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: DSM0/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: DSM0/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: DSM0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_phy_gmii_rxc = PERIOD TIMEGRP "phy_gmii_rxc" 8 ns HIGH 
50% INPUT_JITTER         0.16 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_phy_gmii_rxc = PERIOD TIMEGRP "phy_gmii_rxc" 8 ns HIGH 50% INPUT_JITTER
        0.16 ns;
--------------------------------------------------------------------------------
Slack: 6.948ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk/I
  Logical resource: GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk/I
  Location pin: BUFIO2_X4Y18.I
  Clock network: phy_gmii_rxc_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DSM0_clkout1 = PERIOD TIMEGRP "DSM0_clkout1" TS_clk_in / 
1.25 HIGH 50%         INPUT_JITTER 0.25 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9392 paths analyzed, 698 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.503ns.
--------------------------------------------------------------------------------

Paths for end point GB_MAC/tx_state_FSM_FFd1 (SLICE_X32Y68.A3), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_4 (FF)
  Destination:          GB_MAC/tx_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.867ns (Levels of Logic = 6)
  Clock Path Skew:      -0.410ns (2.020 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_4 to GB_MAC/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_4
    SLICE_X38Y70.B2      net (fanout=5)        0.854   GB_MAC/tx_packet_length<4>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X32Y68.A2      net (fanout=20)       1.009   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X32Y68.A       Tilo                  0.235   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In1
    SLICE_X32Y68.A3      net (fanout=1)        0.941   GB_MAC/tx_state_FSM_FFd1-In
    SLICE_X32Y68.CLK     Tas                   0.221   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In_rt
                                                       GB_MAC/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.867ns (1.979ns logic, 4.888ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_3 (FF)
  Destination:          GB_MAC/tx_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.415ns (2.020 - 2.435)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_3 to GB_MAC/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.DQ      Tcko                  0.525   GB_MAC/tx_packet_length<3>
                                                       GB_MAC/tx_packet_length_3
    SLICE_X38Y70.B3      net (fanout=5)        0.667   GB_MAC/tx_packet_length<3>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X32Y68.A2      net (fanout=20)       1.009   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X32Y68.A       Tilo                  0.235   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In1
    SLICE_X32Y68.A3      net (fanout=1)        0.941   GB_MAC/tx_state_FSM_FFd1-In
    SLICE_X32Y68.CLK     Tas                   0.221   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In_rt
                                                       GB_MAC/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.074ns logic, 4.701ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_5 (FF)
  Destination:          GB_MAC/tx_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.410ns (2.020 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_5 to GB_MAC/tx_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.BQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_5
    SLICE_X38Y70.B1      net (fanout=4)        0.760   GB_MAC/tx_packet_length<5>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X32Y68.A2      net (fanout=20)       1.009   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X32Y68.A       Tilo                  0.235   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In1
    SLICE_X32Y68.A3      net (fanout=1)        0.941   GB_MAC/tx_state_FSM_FFd1-In
    SLICE_X32Y68.CLK     Tas                   0.221   GB_MAC/tx_packet_generator_en_dly
                                                       GB_MAC/tx_state_FSM_FFd1-In_rt
                                                       GB_MAC/tx_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.773ns (1.979ns logic, 4.794ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_TX_FSM.tx_addr_10 (SLICE_X43Y76.C2), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_4 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 5)
  Clock Path Skew:      -0.409ns (2.021 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_4 to GB_MAC/GB_TX_FSM.tx_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_4
    SLICE_X38Y70.B2      net (fanout=5)        0.854   GB_MAC/tx_packet_length<4>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y76.C2      net (fanout=20)       1.926   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y76.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<10>
                                                       GB_MAC/GB_TX_FSM.tx_addr_10_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (1.896ns logic, 4.864ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_3 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.414ns (2.021 - 2.435)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_3 to GB_MAC/GB_TX_FSM.tx_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.DQ      Tcko                  0.525   GB_MAC/tx_packet_length<3>
                                                       GB_MAC/tx_packet_length_3
    SLICE_X38Y70.B3      net (fanout=5)        0.667   GB_MAC/tx_packet_length<3>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y76.C2      net (fanout=20)       1.926   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y76.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<10>
                                                       GB_MAC/GB_TX_FSM.tx_addr_10_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.991ns logic, 4.677ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_5 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.666ns (Levels of Logic = 5)
  Clock Path Skew:      -0.409ns (2.021 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_5 to GB_MAC/GB_TX_FSM.tx_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.BQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_5
    SLICE_X38Y70.B1      net (fanout=4)        0.760   GB_MAC/tx_packet_length<5>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y76.C2      net (fanout=20)       1.926   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y76.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<10>
                                                       GB_MAC/GB_TX_FSM.tx_addr_10_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.666ns (1.896ns logic, 4.770ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_TX_FSM.tx_addr_5 (SLICE_X43Y75.B1), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_4 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.411ns (2.019 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_4 to GB_MAC/GB_TX_FSM.tx_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_4
    SLICE_X38Y70.B2      net (fanout=5)        0.854   GB_MAC/tx_packet_length<4>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y75.B1      net (fanout=20)       1.720   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y75.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<7>
                                                       GB_MAC/GB_TX_FSM.tx_addr_5_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.554ns (1.896ns logic, 4.658ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_3 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.416ns (2.019 - 2.435)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_3 to GB_MAC/GB_TX_FSM.tx_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.DQ      Tcko                  0.525   GB_MAC/tx_packet_length<3>
                                                       GB_MAC/tx_packet_length_3
    SLICE_X38Y70.B3      net (fanout=5)        0.667   GB_MAC/tx_packet_length<3>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y75.B1      net (fanout=20)       1.720   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y75.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<7>
                                                       GB_MAC/GB_TX_FSM.tx_addr_5_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (1.991ns logic, 4.471ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packet_length_5 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_addr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 5)
  Clock Path Skew:      -0.411ns (2.019 - 2.430)
  Source Clock:         clk_i rising at 0.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packet_length_5 to GB_MAC/GB_TX_FSM.tx_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.BQ      Tcko                  0.430   GB_MAC/tx_packet_length<8>
                                                       GB_MAC/tx_packet_length_5
    SLICE_X38Y70.B1      net (fanout=4)        0.760   GB_MAC/tx_packet_length<5>
    SLICE_X38Y70.B       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<5>11
    SLICE_X38Y70.C4      net (fanout=2)        0.337   GB_MAC/Madd_n0296_cy<5>
    SLICE_X38Y70.CMUX    Tilo                  0.326   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/Madd_n0296_cy<7>11
    SLICE_X38Y70.A6      net (fanout=1)        0.823   GB_MAC/Madd_n0296_cy<7>
    SLICE_X38Y70.A       Tilo                  0.254   GB_MAC/tx_packet_length<9>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o112
    SLICE_X37Y70.A5      net (fanout=2)        0.924   GB_MAC/BUS_0001_GND_28_o_equal_52_o111
    SLICE_X37Y70.A       Tilo                  0.259   GB_MAC/GB_TX_FSM.tx_bytepos<7>
                                                       GB_MAC/BUS_0001_GND_28_o_equal_52_o114
    SLICE_X43Y75.B1      net (fanout=20)       1.720   GB_MAC/BUS_0001_GND_28_o_equal_52_o
    SLICE_X43Y75.CLK     Tas                   0.373   GB_MAC/GB_TX_FSM.tx_addr<7>
                                                       GB_MAC/GB_TX_FSM.tx_addr_5_dpot
                                                       GB_MAC/GB_TX_FSM.tx_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.896ns logic, 4.564ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DSM0_clkout1 = PERIOD TIMEGRP "DSM0_clkout1" TS_clk_in / 1.25 HIGH 50%
        INPUT_JITTER 0.25 ns;
--------------------------------------------------------------------------------

Paths for end point GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y34.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/tx_bram_addrb_0 (FF)
  Destination:          GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/tx_bram_addrb_0 to GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.AQ      Tcko                  0.198   GB_MAC/tx_bram_addrb<3>
                                                       GB_MAC/tx_bram_addrb_0
    RAMB16_X3Y34.ADDRB3  net (fanout=1)        0.261   GB_MAC/tx_bram_addrb<0>
    RAMB16_X3Y34.CLKB    Trckc_ADDRB (-Th)     0.066   GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.132ns logic, 0.261ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_TX_FSM.tx_bytepos_9 (SLICE_X36Y71.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/GB_TX_FSM.tx_bytepos_8 (FF)
  Destination:          GB_MAC/GB_TX_FSM.tx_bytepos_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/GB_TX_FSM.tx_bytepos_8 to GB_MAC/GB_TX_FSM.tx_bytepos_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y71.CQ      Tcko                  0.200   GB_MAC/GB_TX_FSM.tx_bytepos<8>
                                                       GB_MAC/GB_TX_FSM.tx_bytepos_8
    SLICE_X36Y71.C5      net (fanout=2)        0.069   GB_MAC/GB_TX_FSM.tx_bytepos<8>
    SLICE_X36Y71.CLK     Tah         (-Th)    -0.121   GB_MAC/GB_TX_FSM.tx_bytepos<8>
                                                       GB_MAC/Mmux__n046221
                                                       GB_MAC/GB_TX_FSM.tx_bytepos_9
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y34.ENB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/tx_bram_enb (FF)
  Destination:          GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.068 - 0.060)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_gtx rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/tx_bram_enb to GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y71.AQ      Tcko                  0.198   GB_MAC/tx_bram_enb
                                                       GB_MAC/tx_bram_enb
    RAMB16_X3Y34.ENB     net (fanout=2)        0.264   GB_MAC/tx_bram_enb
    RAMB16_X3Y34.CLKB    Trckc_ENB   (-Th)     0.044   GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.154ns logic, 0.264ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DSM0_clkout1 = PERIOD TIMEGRP "DSM0_clkout1" TS_clk_in / 1.25 HIGH 50%
        INPUT_JITTER 0.25 ns;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk_gtx
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DSM0/clkout2_buf/I0
  Logical resource: DSM0/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: DSM0/clkout1
--------------------------------------------------------------------------------
Slack: 5.751ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: GB_MAC/GB_PHY_GMII/gmii_txd<0>/CLK0
  Logical resource: GB_MAC/GB_PHY_GMII/gmii_txd_0/CK0
  Location pin: OLOGIC_X27Y68.CLK0
  Clock network: clk_gtx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DSM0_clkout0 = PERIOD TIMEGRP "DSM0_clkout0" TS_clk_in / 
0.625 HIGH 50%         INPUT_JITTER 0.25 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16392 paths analyzed, 5106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.176ns.
--------------------------------------------------------------------------------

Paths for end point GB_MAC/wb_data_o_11 (SLICE_X41Y67.C6), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_43 (FF)
  Destination:          GB_MAC/wb_data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.414ns (2.024 - 2.438)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_43 to GB_MAC/wb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.DQ      Tcko                  0.525   GB_MAC/tx_packets_sent<43>
                                                       GB_MAC/tx_packets_sent_43
    SLICE_X37Y65.A4      net (fanout=1)        1.265   GB_MAC/tx_packets_sent<43>
    SLICE_X37Y65.A       Tilo                  0.259   GB_MAC/tx_packets_sent<15>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT91
    SLICE_X41Y67.D3      net (fanout=1)        1.129   GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT9
    SLICE_X41Y67.D       Tilo                  0.259   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT92
    SLICE_X41Y67.C6      net (fanout=1)        0.143   GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT91
    SLICE_X41Y67.CLK     Tas                   0.373   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT95
                                                       GB_MAC/wb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.416ns logic, 2.537ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_59 (FF)
  Destination:          GB_MAC/wb_data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 3)
  Clock Path Skew:      -0.412ns (2.024 - 2.436)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_59 to GB_MAC/wb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.DQ      Tcko                  0.430   GB_MAC/tx_packets_sent<59>
                                                       GB_MAC/tx_packets_sent_59
    SLICE_X37Y65.A1      net (fanout=1)        1.210   GB_MAC/tx_packets_sent<59>
    SLICE_X37Y65.A       Tilo                  0.259   GB_MAC/tx_packets_sent<15>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT91
    SLICE_X41Y67.D3      net (fanout=1)        1.129   GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT9
    SLICE_X41Y67.D       Tilo                  0.259   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT92
    SLICE_X41Y67.C6      net (fanout=1)        0.143   GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT91
    SLICE_X41Y67.CLK     Tas                   0.373   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT95
                                                       GB_MAC/wb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.321ns logic, 2.482ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_11 (FF)
  Destination:          GB_MAC/wb_data_o_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (2.024 - 2.439)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_11 to GB_MAC/wb_data_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y62.DQ      Tcko                  0.525   GB_MAC/tx_packets_sent<11>
                                                       GB_MAC/tx_packets_sent_11
    SLICE_X41Y67.D5      net (fanout=1)        0.974   GB_MAC/tx_packets_sent<11>
    SLICE_X41Y67.D       Tilo                  0.259   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT92
    SLICE_X41Y67.C6      net (fanout=1)        0.143   GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT91
    SLICE_X41Y67.CLK     Tas                   0.373   GB_MAC/wb_data_o<11>
                                                       GB_MAC/Mmux_wb_addr_i[4]_GND_28_o_wide_mux_0_OUT95
                                                       GB_MAC/wb_data_o_11
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (1.157ns logic, 1.117ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/wb_data_o_9 (SLICE_X44Y69.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_9 (FF)
  Destination:          GB_MAC/wb_data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.422ns (2.017 - 2.439)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_9 to GB_MAC/wb_data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y62.BQ      Tcko                  0.525   GB_MAC/tx_packets_sent<11>
                                                       GB_MAC/tx_packets_sent_9
    SLICE_X38Y67.C1      net (fanout=1)        1.020   GB_MAC/tx_packets_sent<9>
    SLICE_X38Y67.CMUX    Tilo                  0.430   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<14>4
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.C1      net (fanout=1)        1.401   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.CLK     Tas                   0.339   GB_MAC/wb_data_o<9>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>7
                                                       GB_MAC/wb_data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.294ns logic, 2.421ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_57 (FF)
  Destination:          GB_MAC/wb_data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.419ns (2.017 - 2.436)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_57 to GB_MAC/wb_data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.BQ      Tcko                  0.430   GB_MAC/tx_packets_sent<59>
                                                       GB_MAC/tx_packets_sent_57
    SLICE_X38Y67.C3      net (fanout=1)        0.850   GB_MAC/tx_packets_sent<57>
    SLICE_X38Y67.CMUX    Tilo                  0.430   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<14>4
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.C1      net (fanout=1)        1.401   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.CLK     Tas                   0.339   GB_MAC/wb_data_o<9>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>7
                                                       GB_MAC/wb_data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.199ns logic, 2.251ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_41 (FF)
  Destination:          GB_MAC/wb_data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.249ns (Levels of Logic = 2)
  Clock Path Skew:      -0.421ns (2.017 - 2.438)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_41 to GB_MAC/wb_data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y67.BQ      Tcko                  0.525   GB_MAC/tx_packets_sent<43>
                                                       GB_MAC/tx_packets_sent_41
    SLICE_X38Y67.C6      net (fanout=1)        0.554   GB_MAC/tx_packets_sent<41>
    SLICE_X38Y67.CMUX    Tilo                  0.430   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<14>4
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.C1      net (fanout=1)        1.401   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>6
    SLICE_X44Y69.CLK     Tas                   0.339   GB_MAC/wb_data_o<9>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<9>7
                                                       GB_MAC/wb_data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.294ns logic, 1.955ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/wb_data_o_5 (SLICE_X44Y68.C1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_21 (FF)
  Destination:          GB_MAC/wb_data_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.420ns (2.020 - 2.440)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_21 to GB_MAC/wb_data_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.BQ      Tcko                  0.430   GB_MAC/tx_packets_sent<23>
                                                       GB_MAC/tx_packets_sent_21
    SLICE_X42Y65.C1      net (fanout=1)        1.422   GB_MAC/tx_packets_sent<21>
    SLICE_X42Y65.CMUX    Tilo                  0.403   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.C1      net (fanout=1)        1.048   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.CLK     Tas                   0.339   GB_MAC/wb_data_o<5>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>7
                                                       GB_MAC/wb_data_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.172ns logic, 2.470ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_37 (FF)
  Destination:          GB_MAC/wb_data_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 2)
  Clock Path Skew:      -0.420ns (2.020 - 2.440)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_37 to GB_MAC/wb_data_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y66.BQ      Tcko                  0.525   GB_MAC/tx_packets_sent<39>
                                                       GB_MAC/tx_packets_sent_37
    SLICE_X42Y65.C5      net (fanout=1)        1.091   GB_MAC/tx_packets_sent<37>
    SLICE_X42Y65.CMUX    Tilo                  0.403   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.C1      net (fanout=1)        1.048   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.CLK     Tas                   0.339   GB_MAC/wb_data_o<5>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>7
                                                       GB_MAC/wb_data_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.267ns logic, 2.139ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/tx_packets_sent_53 (FF)
  Destination:          GB_MAC/wb_data_o_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.020 - 2.438)
  Source Clock:         clk_gtx rising at 8.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.199ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GB_MAC/tx_packets_sent_53 to GB_MAC/wb_data_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y67.BQ      Tcko                  0.430   GB_MAC/tx_packets_sent<55>
                                                       GB_MAC/tx_packets_sent_53
    SLICE_X42Y65.C4      net (fanout=1)        0.956   GB_MAC/tx_packets_sent<53>
    SLICE_X42Y65.CMUX    Tilo                  0.403   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6_G
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.C1      net (fanout=1)        1.048   GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>6
    SLICE_X44Y68.CLK     Tas                   0.339   GB_MAC/wb_data_o<5>
                                                       GB_MAC/wb_addr_i[4]_GND_28_o_wide_mux_0_OUT<5>7
                                                       GB_MAC/wb_data_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.172ns logic, 2.004ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DSM0_clkout0 = PERIOD TIMEGRP "DSM0_clkout0" TS_clk_in / 0.625 HIGH 50%
        INPUT_JITTER 0.25 ns;
--------------------------------------------------------------------------------

Paths for end point UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2 (SLICE_X24Y65.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2 (FF)
  Destination:          UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i rising at 16.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2 to UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y65.CQ      Tcko                  0.200   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2
    SLICE_X24Y65.C5      net (fanout=1)        0.061   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><2>
    SLICE_X24Y65.CLK     Tah         (-Th)    -0.121   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><2>_rt
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point SYNC_RST/rst_shift_reg_19 (SLICE_X24Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SYNC_RST/rst_shift_reg_18 (FF)
  Destination:          SYNC_RST/rst_shift_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i rising at 16.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SYNC_RST/rst_shift_reg_18 to SYNC_RST/rst_shift_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y56.CQ      Tcko                  0.200   SYNC_RST/rst_shift_reg<19>
                                                       SYNC_RST/rst_shift_reg_18
    SLICE_X24Y56.DX      net (fanout=1)        0.137   SYNC_RST/rst_shift_reg<18>
    SLICE_X24Y56.CLK     Tckdi       (-Th)    -0.048   SYNC_RST/rst_shift_reg<19>
                                                       SYNC_RST/rst_shift_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (SLICE_X24Y66.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Destination:          UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i rising at 16.000ns
  Destination Clock:    clk_i rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 to UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.CQ      Tcko                  0.200   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    SLICE_X24Y66.C5      net (fanout=3)        0.068   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
    SLICE_X24Y66.CLK     Tah         (-Th)    -0.121   UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_166_o_add_0_OUT_xor<3>11
                                                       UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DSM0_clkout0 = PERIOD TIMEGRP "DSM0_clkout0" TS_clk_in / 0.625 HIGH 50%
        INPUT_JITTER 0.25 ns;
--------------------------------------------------------------------------------
Slack: 12.430ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: GB_MAC/TX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 12.430ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKA
  Logical resource: UART_LINK/COM_CNTRL/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKA
  Location pin: RAMB16_X1Y36.CLKA
  Clock network: clk_i
--------------------------------------------------------------------------------
Slack: 12.430ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKB
  Logical resource: UART_LINK/COM_CNTRL/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg = PERIOD TIMEGRP    
     "GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg" TS_phy_gmii_rxc HIGH 50%         
INPUT_JITTER 0.16 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5064 paths analyzed, 778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.233ns.
--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_RX_FSM.packets_received_62 (SLICE_X46Y79.CIN), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.B2      net (fanout=89)       3.443   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcyb                0.448   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<1>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_62
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.566ns logic, 3.567ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.A2      net (fanout=89)       3.396   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcya                0.472   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<0>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_62
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (2.590ns logic, 3.520ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.D2      net (fanout=89)       3.441   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.COUT    Topcyd                0.290   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_62
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (2.317ns logic, 3.562ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_RX_FSM.packets_received_63 (SLICE_X46Y79.CIN), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.B2      net (fanout=89)       3.443   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcyb                0.448   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<1>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_63
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (2.566ns logic, 3.567ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.A2      net (fanout=89)       3.396   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcya                0.472   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<0>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_63
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (2.590ns logic, 3.520ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.879ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.D2      net (fanout=89)       3.441   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.COUT    Topcyd                0.290   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.319   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_63
    -------------------------------------------------  ---------------------------
    Total                                      5.879ns (2.317ns logic, 3.562ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_RX_FSM.packets_received_61 (SLICE_X46Y79.CIN), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.B2      net (fanout=89)       3.443   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcyb                0.448   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<1>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.307   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_61
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (2.554ns logic, 3.567ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.098ns (Levels of Logic = 16)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.A2      net (fanout=89)       3.396   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y64.COUT    Topcya                0.472   GB_MAC/GB_RX_FSM.packets_received<3>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<0>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<3>
    SLICE_X46Y65.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.307   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_61
    -------------------------------------------------  ---------------------------
    Total                                      6.098ns (2.578ns logic, 3.520ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GB_MAC/rx_state_FSM_FFd1 (FF)
  Destination:          GB_MAC/GB_RX_FSM.packets_received_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.298 - 0.311)
  Source Clock:         GB_MAC/rx_clk rising at 0.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.087ns

  Clock Uncertainty:          0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: GB_MAC/rx_state_FSM_FFd1 to GB_MAC/GB_RX_FSM.packets_received_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.525   GB_MAC/rx_bram_addra<10>
                                                       GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.D2      net (fanout=89)       3.441   GB_MAC/rx_state_FSM_FFd1
    SLICE_X46Y65.COUT    Topcyd                0.290   GB_MAC/GB_RX_FSM.packets_received<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_lut<7>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<7>
    SLICE_X46Y66.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<11>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<11>
    SLICE_X46Y67.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<15>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<15>
    SLICE_X46Y68.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<19>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<23>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<23>
    SLICE_X46Y70.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<27>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<27>
    SLICE_X46Y71.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<31>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.CIN     net (fanout=1)        0.082   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<31>
    SLICE_X46Y72.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<35>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<35>
    SLICE_X46Y73.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<39>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<39>
    SLICE_X46Y74.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<43>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<43>
    SLICE_X46Y75.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<47>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<47>
    SLICE_X46Y76.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<51>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<51>
    SLICE_X46Y77.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<55>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<55>
    SLICE_X46Y78.COUT    Tbyp                  0.091   GB_MAC/GB_RX_FSM.packets_received<59>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CIN     net (fanout=1)        0.003   GB_MAC/Mcount_GB_RX_FSM.packets_received_cy<59>
    SLICE_X46Y79.CLK     Tcinck                0.307   GB_MAC/GB_RX_FSM.packets_received<63>
                                                       GB_MAC/Mcount_GB_RX_FSM.packets_received_xor<63>
                                                       GB_MAC/GB_RX_FSM.packets_received_61
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (2.305ns logic, 3.562ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg = PERIOD TIMEGRP
        "GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg" TS_phy_gmii_rxc HIGH 50%
        INPUT_JITTER 0.16 ns;
--------------------------------------------------------------------------------

Paths for end point GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y38.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/rx_bram_dina_1 (FF)
  Destination:          GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         GB_MAC/rx_clk rising at 8.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/rx_bram_dina_1 to GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.BQ      Tcko                  0.200   GB_MAC/rx_bram_dina<3>
                                                       GB_MAC/rx_bram_dina_1
    RAMB16_X3Y38.DIA1    net (fanout=1)        0.125   GB_MAC/rx_bram_dina<1>
    RAMB16_X3Y38.CLKA    Trckd_DIA   (-Th)     0.053   GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y38.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/rx_bram_addra_2 (FF)
  Destination:          GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.074 - 0.072)
  Source Clock:         GB_MAC/rx_clk rising at 8.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/rx_bram_addra_2 to GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.CQ      Tcko                  0.198   GB_MAC/rx_bram_addra<3>
                                                       GB_MAC/rx_bram_addra_2
    RAMB16_X3Y38.ADDRA5  net (fanout=1)        0.159   GB_MAC/rx_bram_addra<2>
    RAMB16_X3Y38.CLKA    Trckc_ADDRA (-Th)     0.066   GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.132ns logic, 0.159ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y38.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GB_MAC/rx_bram_addra_3 (FF)
  Destination:          GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.074 - 0.072)
  Source Clock:         GB_MAC/rx_clk rising at 8.000ns
  Destination Clock:    GB_MAC/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: GB_MAC/rx_bram_addra_3 to GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.DQ      Tcko                  0.198   GB_MAC/rx_bram_addra<3>
                                                       GB_MAC/rx_bram_addra_3
    RAMB16_X3Y38.ADDRA6  net (fanout=1)        0.159   GB_MAC/rx_bram_addra<3>
    RAMB16_X3Y38.CLKA    Trckc_ADDRA (-Th)     0.066   GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.132ns logic, 0.159ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg = PERIOD TIMEGRP
        "GB_MAC_GB_PHY_GMII_gmii_rx_clk_tobufg" TS_phy_gmii_rxc HIGH 50%
        INPUT_JITTER 0.16 ns;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: GB_MAC/RX_IFG_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y36.CLKA
  Clock network: GB_MAC/rx_clk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: GB_MAC/RX_BRAM_DATA/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: GB_MAC/rx_clk
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GB_MAC/GB_PHY_GMII/bufg_gmii_rx_clk/I0
  Logical resource: GB_MAC/GB_PHY_GMII/bufg_gmii_rx_clk/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: GB_MAC/GB_PHY_GMII/gmii_rx_clk_tobufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GB_MAC_GB_PHY_GMII_gmii_rx_clk_bufio = PERIOD TIMEGRP     
    "GB_MAC_GB_PHY_GMII_gmii_rx_clk_bufio" TS_phy_gmii_rxc HIGH 50%         
INPUT_JITTER 0.16 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.866ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GB_MAC_GB_PHY_GMII_gmii_rx_clk_bufio = PERIOD TIMEGRP
        "GB_MAC_GB_PHY_GMII_gmii_rx_clk_bufio" TS_phy_gmii_rxc HIGH 50%
        INPUT_JITTER 0.16 ns;
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: GB_MAC/GB_PHY_GMII/rx_dv_to_mac/CLK0
  Logical resource: GB_MAC/GB_PHY_GMII/rx_dv_to_mac/CLK0
  Location pin: ILOGIC_X27Y73.CLK0
  Clock network: GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: GB_MAC/GB_PHY_GMII/rxd_to_mac<0>/CLK0
  Logical resource: GB_MAC/GB_PHY_GMII/rxd_to_mac_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
--------------------------------------------------------------------------------
Slack: 6.134ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: GB_MAC/GB_PHY_GMII/rxd_to_mac<1>/CLK0
  Logical resource: GB_MAC/GB_PHY_GMII/rxd_to_mac_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "gmii_rx" OFFSET = IN 2 ns VALID 2.6 ns BEFORE COMP 
"phy_gmii_rxc"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.968ns.
--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rxd_to_mac_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_gmii_rxd<3> (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rxd_to_mac_3 (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 3)
  Clock Path Delay:     3.361ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: phy_gmii_rxd<3> to GB_MAC/GB_PHY_GMII/rxd_to_mac_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.557   phy_gmii_rxd<3>
                                                          phy_gmii_rxd<3>
                                                          phy_gmii_rxd_3_IBUF
                                                          ProtoComp147.IMUX.21
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   phy_gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        3.057   GB_MAC/GB_PHY_GMII/rxdata_bus[3].delay_gmii_rxd
                                                          GB_MAC/GB_PHY_GMII/rxdata_bus[3].delay_gmii_rxd
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   GB_MAC/GB_PHY_GMII/gmii_rxd_delay<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.532   GB_MAC/GB_PHY_GMII/rxd_to_mac<3>
                                                          ProtoComp151.D2OFFBYP_SRC.4
                                                          GB_MAC/GB_PHY_GMII/rxd_to_mac_3
    ----------------------------------------------------  ---------------------------
    Total                                         5.245ns (5.146ns logic, 0.099ns route)
                                                          (98.1% logic, 1.9% route)

  Minimum Clock Path at Slow Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rxd_to_mac_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.344   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.352   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.243   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y115.CLK0  net (fanout=9)        1.422   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.587ns logic, 1.774ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rxd_to_mac_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_gmii_rxd<0> (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rxd_to_mac_0 (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 3)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: phy_gmii_rxd<0> to GB_MAC/GB_PHY_GMII/rxd_to_mac_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.557   phy_gmii_rxd<0>
                                                         phy_gmii_rxd<0>
                                                         phy_gmii_rxd_0_IBUF
                                                         ProtoComp147.IMUX.18
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   phy_gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        3.057   GB_MAC/GB_PHY_GMII/rxdata_bus[0].delay_gmii_rxd
                                                         GB_MAC/GB_PHY_GMII/rxdata_bus[0].delay_gmii_rxd
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   GB_MAC/GB_PHY_GMII/gmii_rxd_delay<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.532   GB_MAC/GB_PHY_GMII/rxd_to_mac<0>
                                                         ProtoComp151.D2OFFBYP_SRC.1
                                                         GB_MAC/GB_PHY_GMII/rxd_to_mac_0
    ---------------------------------------------------  ---------------------------
    Total                                        5.245ns (5.146ns logic, 0.099ns route)
                                                         (98.1% logic, 1.9% route)

  Minimum Clock Path at Slow Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rxd_to_mac_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.344   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.352   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.243   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y67.CLK0   net (fanout=9)        1.424   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.587ns logic, 1.776ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rxd_to_mac_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_gmii_rxd<1> (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rxd_to_mac_1 (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 3)
  Clock Path Delay:     3.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: phy_gmii_rxd<1> to GB_MAC/GB_PHY_GMII/rxd_to_mac_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.557   phy_gmii_rxd<1>
                                                         phy_gmii_rxd<1>
                                                         phy_gmii_rxd_1_IBUF
                                                         ProtoComp147.IMUX.19
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   phy_gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        3.057   GB_MAC/GB_PHY_GMII/rxdata_bus[1].delay_gmii_rxd
                                                         GB_MAC/GB_PHY_GMII/rxdata_bus[1].delay_gmii_rxd
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   GB_MAC/GB_PHY_GMII/gmii_rxd_delay<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.532   GB_MAC/GB_PHY_GMII/rxd_to_mac<1>
                                                         ProtoComp151.D2OFFBYP_SRC.2
                                                         GB_MAC/GB_PHY_GMII/rxd_to_mac_1
    ---------------------------------------------------  ---------------------------
    Total                                        5.245ns (5.146ns logic, 0.099ns route)
                                                         (98.1% logic, 1.9% route)

  Minimum Clock Path at Slow Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rxd_to_mac_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.344   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.352   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.243   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y70.CLK0   net (fanout=9)        1.424   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.587ns logic, 1.776ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "gmii_rx" OFFSET = IN 2 ns VALID 2.6 ns BEFORE COMP "phy_gmii_rxc"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rx_dv_to_mac (ILOGIC_X27Y73.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_gmii_rx_dv (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rx_dv_to_mac (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          0.600ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.714ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: phy_gmii_rx_dv to GB_MAC/GB_PHY_GMII/rx_dv_to_mac
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F17.I                  Tiopi                 0.763   phy_gmii_rx_dv
                                                         phy_gmii_rx_dv
                                                         phy_gmii_rx_dv_IBUF
                                                         ProtoComp147.IMUX.14
    IODELAY_X27Y73.IDATAIN net (fanout=1)        0.090   phy_gmii_rx_dv_IBUF
    IODELAY_X27Y73.DATAOUT Tioddo_IDATAIN        0.358   GB_MAC/GB_PHY_GMII/delay_gmii_rx_dv
                                                         GB_MAC/GB_PHY_GMII/delay_gmii_rx_dv
    ILOGIC_X27Y73.DDLY     net (fanout=1)        0.005   GB_MAC/GB_PHY_GMII/gmii_rx_dv_delay
    ILOGIC_X27Y73.CLK0     Tiockdd     (-Th)    -0.136   GB_MAC/GB_PHY_GMII/rx_dv_to_mac
                                                         ProtoComp151.D2OFFBYP_SRC
                                                         GB_MAC/GB_PHY_GMII/rx_dv_to_mac
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rx_dv_to_mac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.214   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y73.CLK0   net (fanout=9)        0.504   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.996ns logic, 0.718ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rxd_to_mac_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_gmii_rxd<2> (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rxd_to_mac_2 (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          0.600ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.714ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: phy_gmii_rxd<2> to GB_MAC/GB_PHY_GMII/rxd_to_mac_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   phy_gmii_rxd<2>
                                                         phy_gmii_rxd<2>
                                                         phy_gmii_rxd_2_IBUF
                                                         ProtoComp147.IMUX.20
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   phy_gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   GB_MAC/GB_PHY_GMII/rxdata_bus[2].delay_gmii_rxd
                                                         GB_MAC/GB_PHY_GMII/rxdata_bus[2].delay_gmii_rxd
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   GB_MAC/GB_PHY_GMII/gmii_rxd_delay<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   GB_MAC/GB_PHY_GMII/rxd_to_mac<2>
                                                         ProtoComp151.D2OFFBYP_SRC.3
                                                         GB_MAC/GB_PHY_GMII/rxd_to_mac_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rxd_to_mac_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.214   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y77.CLK0   net (fanout=9)        0.504   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.996ns logic, 0.718ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point GB_MAC/GB_PHY_GMII/rxd_to_mac_4 (ILOGIC_X27Y83.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               phy_gmii_rxd<4> (PAD)
  Destination:          GB_MAC/GB_PHY_GMII/rxd_to_mac_4 (FF)
  Destination Clock:    GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio rising at 0.000ns
  Requirement:          0.600ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.714ns (Levels of Logic = 2)
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.160ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: phy_gmii_rxd<4> to GB_MAC/GB_PHY_GMII/rxd_to_mac_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F14.I                  Tiopi                 0.763   phy_gmii_rxd<4>
                                                         phy_gmii_rxd<4>
                                                         phy_gmii_rxd_4_IBUF
                                                         ProtoComp147.IMUX.22
    IODELAY_X27Y83.IDATAIN net (fanout=1)        0.090   phy_gmii_rxd_4_IBUF
    IODELAY_X27Y83.DATAOUT Tioddo_IDATAIN        0.358   GB_MAC/GB_PHY_GMII/rxdata_bus[4].delay_gmii_rxd
                                                         GB_MAC/GB_PHY_GMII/rxdata_bus[4].delay_gmii_rxd
    ILOGIC_X27Y83.DDLY     net (fanout=1)        0.005   GB_MAC/GB_PHY_GMII/gmii_rxd_delay<4>
    ILOGIC_X27Y83.CLK0     Tiockdd     (-Th)    -0.136   GB_MAC/GB_PHY_GMII/rxd_to_mac<4>
                                                         ProtoComp151.D2OFFBYP_SRC.5
                                                         GB_MAC/GB_PHY_GMII/rxd_to_mac_4
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: phy_gmii_rxc to GB_MAC/GB_PHY_GMII/rxd_to_mac_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   phy_gmii_rxc
                                                       phy_gmii_rxc
                                                       phy_gmii_rxc_IBUF
                                                       ProtoComp147.IMUX.17
    BUFIO2_X4Y18.I       net (fanout=1)        0.214   phy_gmii_rxc_IBUF
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
                                                       GB_MAC/GB_PHY_GMII/bufio_gmii_rx_clk
    ILOGIC_X27Y83.CLK0   net (fanout=9)        0.504   GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.996ns logic, 0.718ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "gmii_tx" OFFSET = OUT AFTER COMP "clk_in" 
REFERENCE_PIN BEL         "phy_gmii_txc";

 11 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  10.360ns.
--------------------------------------------------------------------------------

Paths for end point phy_gmii_txc (L12.PAD), 2 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 10.360ns (clock path + data path + uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob (FF)
  Destination:          phy_gmii_txc (PAD)
  Source Clock:         clk_gtx falling at 4.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Delay:     2.460ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Maximum Clock Path at Slow Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.557   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        2.949   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.885   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -6.223   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.482   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y63.CLK1   net (fanout=50)       2.411   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (-4.267ns logic, 6.727ns route)

  Maximum Data Path at Slow Process Corner: GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob to phy_gmii_txc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y63.OQ     Tockq                 1.158   phy_gmii_txc_OBUF
                                                       GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob
    L12.O                net (fanout=1)        0.309   phy_gmii_txc_OBUF
    L12.PAD              Tioop                 1.982   phy_gmii_txc
                                                       phy_gmii_txc_OBUF
                                                       phy_gmii_txc
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (3.140ns logic, 0.309ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 6.360ns (clock path + data path + uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob (FF)
  Destination:          phy_gmii_txc (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Delay:     2.460ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Maximum Clock Path at Slow Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.557   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        2.949   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.885   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -6.223   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.482   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y63.CLK0   net (fanout=50)       2.411   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (-4.267ns logic, 6.727ns route)

  Maximum Data Path at Slow Process Corner: GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob to phy_gmii_txc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y63.OQ     Tockq                 1.158   phy_gmii_txc_OBUF
                                                       GB_MAC/GB_PHY_GMII/gmii_tx_clk_ddr_iob
    L12.O                net (fanout=1)        0.309   phy_gmii_txc_OBUF
    L12.PAD              Tioop                 1.982   phy_gmii_txc
                                                       phy_gmii_txc_OBUF
                                                       phy_gmii_txc
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (3.140ns logic, 0.309ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------

Paths for end point phy_gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 6.244ns (clock path + data path + uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_txd_2 (FF)
  Destination:          phy_gmii_txd<2> (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Delay:     2.422ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Maximum Clock Path at Slow Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.557   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        2.949   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.885   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -6.223   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.482   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y64.CLK0   net (fanout=50)       2.373   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (-4.267ns logic, 6.689ns route)

  Maximum Data Path at Slow Process Corner: GB_MAC/GB_PHY_GMII/gmii_txd_2 to phy_gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y64.OQ     Tockq                 1.080   GB_MAC/GB_PHY_GMII/gmii_txd<2>
                                                       GB_MAC/GB_PHY_GMII/gmii_txd_2
    K14.O                net (fanout=1)        0.309   GB_MAC/GB_PHY_GMII/gmii_txd<2>
    K14.PAD              Tioop                 1.982   phy_gmii_txd<2>
                                                       phy_gmii_txd_2_OBUF
                                                       phy_gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (3.062ns logic, 0.309ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point phy_gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 6.244ns (clock path + data path + uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_txd_4 (FF)
  Destination:          phy_gmii_txd<4> (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Delay:     2.422ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Maximum Clock Path at Slow Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.557   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        2.949   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.885   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -6.223   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.482   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y65.CLK0   net (fanout=50)       2.373   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (-4.267ns logic, 6.689ns route)

  Maximum Data Path at Slow Process Corner: GB_MAC/GB_PHY_GMII/gmii_txd_4 to phy_gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y65.OQ     Tockq                 1.080   GB_MAC/GB_PHY_GMII/gmii_txd<4>
                                                       GB_MAC/GB_PHY_GMII/gmii_txd_4
    J13.O                net (fanout=1)        0.309   GB_MAC/GB_PHY_GMII/gmii_txd<4>
    J13.PAD              Tioop                 1.982   phy_gmii_txd<4>
                                                       phy_gmii_txd_4_OBUF
                                                       phy_gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (3.062ns logic, 0.309ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "gmii_tx" OFFSET = OUT AFTER COMP "clk_in" REFERENCE_PIN BEL
        "phy_gmii_txc";
--------------------------------------------------------------------------------

Paths for end point phy_gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 1.744ns (clock path + data path - uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_txd_6 (FF)
  Destination:          phy_gmii_txd<6> (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Delay:     0.970ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Minimum Clock Path at Fast Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        1.202   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.306   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -2.501   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.128   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y79.CLK0   net (fanout=50)       0.891   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (-1.557ns logic, 2.527ns route)

  Minimum Data Path at Fast Process Corner: GB_MAC/GB_PHY_GMII/gmii_txd_6 to phy_gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y79.OQ     Tockq                 0.336   GB_MAC/GB_PHY_GMII/gmii_txd<6>
                                                       GB_MAC/GB_PHY_GMII/gmii_txd_6
    H12.O                net (fanout=1)        0.190   GB_MAC/GB_PHY_GMII/gmii_txd<6>
    H12.PAD              Tioop                 0.699   phy_gmii_txd<6>
                                                       phy_gmii_txd_6_OBUF
                                                       phy_gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point phy_gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 1.748ns (clock path + data path - uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_txd_5 (FF)
  Destination:          phy_gmii_txd<5> (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Delay:     0.974ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Minimum Clock Path at Fast Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        1.202   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.306   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -2.501   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.128   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y82.CLK0   net (fanout=50)       0.895   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (-1.557ns logic, 2.531ns route)

  Minimum Data Path at Fast Process Corner: GB_MAC/GB_PHY_GMII/gmii_txd_5 to phy_gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y82.OQ     Tockq                 0.336   GB_MAC/GB_PHY_GMII/gmii_txd<5>
                                                       GB_MAC/GB_PHY_GMII/gmii_txd_5
    G14.O                net (fanout=1)        0.190   GB_MAC/GB_PHY_GMII/gmii_txd<5>
    G14.PAD              Tioop                 0.699   phy_gmii_txd<5>
                                                       phy_gmii_txd_5_OBUF
                                                       phy_gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point phy_gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 1.749ns (clock path + data path - uncertainty)
  Source:               GB_MAC/GB_PHY_GMII/gmii_txd_3 (FF)
  Destination:          phy_gmii_txd<3> (PAD)
  Source Clock:         clk_gtx rising at 0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Clock Path Delay:     0.975ns (Levels of Logic = 4)
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.360ns

  Minimum Clock Path at Fast Process Corner: clk_in to GB_MAC/GB_PHY_GMII/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   clk_in
                                                       clk_in
                                                       DSM0/clkin1_buf
                                                       ProtoComp147.IMUX.16
    BUFIO2_X3Y12.I       net (fanout=1)        1.202   DSM0/clkin1
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y1.CLKIN1  net (fanout=1)        0.306   DSM0/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y1.CLKOUT1 Tpllcko_CLK          -2.501   DSM0/pll_base_inst/PLL_ADV
                                                       DSM0/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.128   DSM0/clkout1
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   DSM0/clkout2_buf
                                                       DSM0/clkout2_buf
    OLOGIC_X27Y74.CLK0   net (fanout=50)       0.896   clk_gtx
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (-1.557ns logic, 2.532ns route)

  Minimum Data Path at Fast Process Corner: GB_MAC/GB_PHY_GMII/gmii_txd_3 to phy_gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y74.OQ     Tockq                 0.336   GB_MAC/GB_PHY_GMII/gmii_txd<3>
                                                       GB_MAC/GB_PHY_GMII/gmii_txd_3
    K13.O                net (fanout=1)        0.190   GB_MAC/GB_PHY_GMII/gmii_txd<3>
    K13.PAD              Tioop                 0.699   phy_gmii_txd<3>
                                                       phy_gmii_txd_3_OBUF
                                                       phy_gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     10.000ns|      3.334ns|      9.379ns|            0|            0|            0|        25784|
| TS_DSM0_clkout1               |      8.000ns|      7.503ns|          N/A|            0|            0|         9392|            0|
| TS_DSM0_clkout0               |     16.000ns|     10.176ns|          N/A|            0|            0|        16392|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_phy_gmii_rxc
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_phy_gmii_rxc                |      8.000ns|      1.052ns|      6.233ns|            0|            0|            0|         5064|
| TS_GB_MAC_GB_PHY_GMII_gmii_rx_|      8.000ns|      6.233ns|          N/A|            0|            0|         5064|            0|
| clk_tobufg                    |             |             |             |             |             |             |             |
| TS_GB_MAC_GB_PHY_GMII_gmii_rx_|      8.000ns|      1.866ns|          N/A|            0|            0|            0|            0|
| clk_bufio                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock phy_gmii_rxc
---------------+------------+------------+------------+------------+------------------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                                    | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                   | Phase  |
---------------+------------+------------+------------+------------+------------------------------------+--------+
phy_gmii_rx_dv |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<0>|    1.966(R)|      SLOW  |    0.443(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<1>|    1.966(R)|      SLOW  |    0.443(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<2>|    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<3>|    1.968(R)|      SLOW  |    0.441(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<4>|    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<5>|    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<6>|    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
phy_gmii_rxd<7>|    1.963(R)|      SLOW  |    0.446(R)|      FAST  |GB_MAC/GB_PHY_GMII/gmii_rx_clk_bufio|   0.000|
---------------+------------+------------+------------+------------+------------------------------------+--------+

Clock clk_in to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
phy_gmii_tx_ctl|         6.238(R)|      SLOW  |         1.772(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txc   |         6.360(R)|      SLOW  |         1.899(R)|      FAST  |clk_gtx           |   0.000|
               |        10.360(F)|      SLOW  |         5.905(F)|      FAST  |clk_gtx           |   4.000|
phy_gmii_txd<0>|         6.238(R)|      SLOW  |         1.772(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<1>|         6.236(R)|      SLOW  |         1.770(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<2>|         6.244(R)|      SLOW  |         1.778(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<3>|         6.215(R)|      SLOW  |         1.749(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<4>|         6.244(R)|      SLOW  |         1.778(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<5>|         6.214(R)|      SLOW  |         1.748(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<6>|         6.210(R)|      SLOW  |         1.744(R)|      FAST  |clk_gtx           |   0.000|
phy_gmii_txd<7>|         6.215(R)|      SLOW  |         1.749(R)|      FAST  |clk_gtx           |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock phy_gmii_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phy_gmii_rxc   |    6.233|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "gmii_rx" OFFSET = IN 2 ns VALID 2.6 ns BEFORE COMP "phy_gmii_rxc"         "RISING";
Worst Case Data Window 2.414; Ideal Clock Offset To Actual Clock 0.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
phy_gmii_rx_dv    |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
phy_gmii_rxd<0>   |    1.966(R)|      SLOW  |    0.443(R)|      FAST  |    0.034|    0.157|       -0.062|
phy_gmii_rxd<1>   |    1.966(R)|      SLOW  |    0.443(R)|      FAST  |    0.034|    0.157|       -0.062|
phy_gmii_rxd<2>   |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
phy_gmii_rxd<3>   |    1.968(R)|      SLOW  |    0.441(R)|      FAST  |    0.032|    0.159|       -0.064|
phy_gmii_rxd<4>   |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
phy_gmii_rxd<5>   |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
phy_gmii_rxd<6>   |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
phy_gmii_rxd<7>   |    1.963(R)|      SLOW  |    0.446(R)|      FAST  |    0.037|    0.154|       -0.059|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.968|         -  |       0.446|         -  |    0.032|    0.154|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "gmii_tx" OFFSET = OUT AFTER COMP "clk_in" REFERENCE_PIN BEL         "phy_gmii_txc";
Bus Skew: 4.150 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
phy_gmii_tx_ctl                                |        6.238|      SLOW  |        1.772|      FAST  |        -4.122|
phy_gmii_txc                                   |       10.360|      SLOW  |        5.905|      FAST  |         0.000|
phy_gmii_txd<0>                                |        6.238|      SLOW  |        1.772|      FAST  |        -4.122|
phy_gmii_txd<1>                                |        6.236|      SLOW  |        1.770|      FAST  |        -4.124|
phy_gmii_txd<2>                                |        6.244|      SLOW  |        1.778|      FAST  |        -4.116|
phy_gmii_txd<3>                                |        6.215|      SLOW  |        1.749|      FAST  |        -4.145|
phy_gmii_txd<4>                                |        6.244|      SLOW  |        1.778|      FAST  |        -4.116|
phy_gmii_txd<5>                                |        6.214|      SLOW  |        1.748|      FAST  |        -4.146|
phy_gmii_txd<6>                                |        6.210|      SLOW  |        1.744|      FAST  |        -4.150|
phy_gmii_txd<7>                                |        6.215|      SLOW  |        1.749|      FAST  |        -4.145|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30868 paths, 0 nets, and 5333 connections

Design statistics:
   Minimum period:  10.176ns{1}   (Maximum frequency:  98.270MHz)
   Minimum input required time before clock:   1.968ns
   Maximum output delay after clock:  10.360ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 20 20:32:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 309 MB



