
*** Running vivado
    with args -log video.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source video.tcl


ECHO は <OFF> です。
ECHO は <OFF> です。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source video.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/tetris-hi-res/tetris-hi-res.srcs/utils_1/imports/synth_1/VGAtimingSim.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/tetris-hi-res/tetris-hi-res.srcs/utils_1/imports/synth_1/VGAtimingSim.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top video -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.691 ; gain = 440.559
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'clock2_25MHz' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:33]
INFO: [Synth 8-9937] previous definition of design element 'clock2_25MHz' is here [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/VGAtiming-do-well.v:93]
INFO: [Synth 8-11241] undeclared symbol 'Btnu', assumed default net type 'wire' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:95]
INFO: [Synth 8-11241] undeclared symbol 'Btnl', assumed default net type 'wire' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:95]
INFO: [Synth 8-11241] undeclared symbol 'Btnr', assumed default net type 'wire' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:95]
INFO: [Synth 8-11241] undeclared symbol 'Btnd', assumed default net type 'wire' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:95]
INFO: [Synth 8-11241] undeclared symbol 'Btnc', assumed default net type 'wire' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:95]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:93]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:93]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:93]
WARNING: [Synth 8-6901] identifier 'Red' is used before its declaration [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/video.v:26]
WARNING: [Synth 8-6901] identifier 'Green' is used before its declaration [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/video.v:27]
WARNING: [Synth 8-6901] identifier 'Blue' is used before its declaration [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/video.v:28]
INFO: [Synth 8-6157] synthesizing module 'video' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/video.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGAtiming' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/VGAtiming-do-well.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VGAtiming' (0#1) [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/VGAtiming-do-well.v:13]
INFO: [Synth 8-6157] synthesizing module 'color' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:39]
INFO: [Synth 8-6157] synthesizing module 'chattering' [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:8]
INFO: [Synth 8-6155] done synthesizing module 'chattering' (0#1) [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:8]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:191]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
WARNING: [Synth 8-6090] variable 'back' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:187]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'color' (0#1) [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:39]
INFO: [Synth 8-6155] done synthesizing module 'video' (0#1) [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/video.v:3]
WARNING: [Synth 8-6014] Unused sequential element Btnc_before_reg was removed.  [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/color-hi-res.v:145]
WARNING: [Synth 8-7129] Port Hcount[3] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Hcount[2] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Hcount[1] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Hcount[0] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Vcount[3] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Vcount[2] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Vcount[1] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port Vcount[0] in module color is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module video is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1795.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/basys3.xdc]
Finished Parsing XDC File [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/video/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/video_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/video_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1795.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

指定されたパスが見つかりません。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1795.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port SW[13] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module video is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module video is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'score_reg[1]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[2]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[0]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[3]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[4]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[5]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[6]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[7]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3886] merging instance 'score_reg[8]' (FDRE) to 'score_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\score_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   528|
|3     |LUT1   |    26|
|4     |LUT2   |    61|
|5     |LUT3   |   471|
|6     |LUT4   |  2077|
|7     |LUT5   |  9302|
|8     |LUT6   |  1188|
|9     |MUXF7  |  1093|
|10    |MUXF8  |   544|
|11    |FDCE   |    28|
|12    |FDRE   |  2210|
|13    |FDSE   |    58|
|14    |IBUF   |     9|
|15    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1795.203 ; gain = 915.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 1795.203 ; gain = 915.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:02 . Memory (MB): peak = 1795.203 ; gain = 915.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1795.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'video' is not ideal for floorplanning, since the cellview 'color' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1795.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

指定されたパスが見つかりません。
Synth Design complete | Checksum: 1d2728a3
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 141 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 1795.203 ; gain = 1307.871
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1795.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ushit/iCloudDrive/Documents/UEC-B2/JK-lab/FPGA-Tetris/tetris-hi-res/tetris-hi-res.runs/synth_1/video.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_utilization_synth.rpt -pb video_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 01:38:18 2024...
