// Seed: 4194804035
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4
);
endmodule
module module_1 #(
    parameter id_11 = 32'd21,
    parameter id_2  = 32'd37
) (
    input tri id_0,
    output wand id_1,
    input tri1 _id_2,
    output wire id_3
    , id_13, id_14,
    output uwire id_4,
    input wand id_5,
    output supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    output uwire _id_11
);
  logic [id_2  <  1 : id_11] id_15;
  ;
  or primCall (id_1, id_10, id_9, id_7, id_14, id_0, id_5);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = id_14 & id_14;
  logic id_16 = 1 == 1'b0;
endmodule
