
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Nov 28 19:09:36 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          24  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     416.493 MHz       1000.000          2.401        997.599
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.599       0.000              0             82
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.252       0.000              0             82
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.641       0.000              0             82
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.152       0.000              0             82
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.043
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.474       3.564         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.213       3.777 r       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.584       4.361         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.240       4.601 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.466       5.067         _N15929          
 CLMS_255_385/Y3                   td                    0.113       5.180 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.449       5.629         N117_inv         
 CLMA_261_402/C0                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.629         Logic Levels: 2  
                                                                                   Logic: 0.566ns(27.409%), Route: 1.499ns(72.591%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.401    1003.043         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.521    1003.564                          
 clock uncertainty                                      -0.050    1003.514                          

 Setup time                                             -0.286    1003.228                          

 Data required time                                               1003.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.228                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.599                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.043
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.474       3.564         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.213       3.777 r       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.584       4.361         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.240       4.601 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.466       5.067         _N15929          
 CLMS_255_385/Y3                   td                    0.113       5.180 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.449       5.629         N117_inv         
 CLMA_261_402/D1                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.629         Logic Levels: 2  
                                                                                   Logic: 0.566ns(27.409%), Route: 1.499ns(72.591%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.401    1003.043         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.521    1003.564                          
 clock uncertainty                                      -0.050    1003.514                          

 Setup time                                             -0.257    1003.257                          

 Data required time                                               1003.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.257                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.628                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.048
  Launch Clock Delay      :  3.564
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.474       3.564         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.213       3.777 r       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.584       4.361         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.240       4.601 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.466       5.067         _N15929          
 CLMS_255_385/Y3                   td                    0.113       5.180 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.418       5.598         N117_inv         
 CLMA_261_372/A2                                                           r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   5.598         Logic Levels: 2  
                                                                                   Logic: 0.566ns(27.827%), Route: 1.468ns(72.173%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.406    1003.048         _N0              
 CLMA_261_372/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.540                          
 clock uncertainty                                      -0.050    1003.490                          

 Setup time                                             -0.233    1003.257                          

 Data required time                                               1003.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.257                          
 Data arrival time                                                   5.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.659                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[5]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.419       3.061         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_255_301/Q3                   tco                   0.166       3.227 f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.319         genblk1.clk_counter [4]
 CLMS_255_301/COUT                 td                    0.197       3.516 f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.516         _N474            
 CLMS_255_307/CIN                                                          f       genblk1.clk_counter[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.516         Logic Levels: 1  
                                                                                   Logic: 0.363ns(79.780%), Route: 0.092ns(20.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.490       3.580         _N0              
 CLMS_255_307/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.270                          
 clock uncertainty                                       0.000       3.270                          

 Hold time                                              -0.006       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/CLK
Endpoint    : genblk1.clk_counter[1]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.419       3.061         _N1              
 CLMA_255_300/CLK                                                          r       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/CLK

 CLMA_255_300/CR0                  tco                   0.182       3.243 f       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/L5Q
                                   net (fanout=3)        0.092       3.335         genblk1.clk_counter [0]
 CLMS_255_301/A3                                                           f       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.335         Logic Levels: 0  
                                                                                   Logic: 0.182ns(66.423%), Route: 0.092ns(33.577%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.493       3.583         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.492       3.091                          
 clock uncertainty                                       0.000       3.091                          

 Hold time                                              -0.045       3.046                          

 Data required time                                                  3.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.046                          
 Data arrival time                                                   3.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.061
  Clock Pessimism Removal :  -0.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.419       3.061         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_255_301/Q0                   tco                   0.166       3.227 f       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.092       3.319         genblk1.clk_counter [1]
 CLMS_255_301/B3                                                           f       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.493       3.583         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.522       3.061                          
 clock uncertainty                                       0.000       3.061                          

 Hold time                                              -0.041       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.477       3.567         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.213       3.780 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.852       4.632         enable[7]        
 CLMA_255_366/Y1                   td                    0.235       4.867 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.513       5.380         _N853            
 CLMA_255_372/Y1                   td                    0.078       5.458 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.438       5.896         _N857            
 CLMS_255_379/Y0                   td                    0.235       6.131 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.410       6.541         _N865            
 CLMA_261_378/Y1                   td                    0.078       6.619 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.329       7.948         N52[3]           
 CLMA_285_487/CR0                  td                    0.342       8.290 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.597       8.887         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231      10.118 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.118         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      12.543 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      12.600         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  12.600         Logic Levels: 7  
                                                                                   Logic: 4.837ns(53.548%), Route: 4.196ns(46.452%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.477       3.567         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.213       3.780 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.852       4.632         enable[7]        
 CLMA_255_366/Y1                   td                    0.235       4.867 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.513       5.380         _N853            
 CLMA_255_372/Y1                   td                    0.078       5.458 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.438       5.896         _N857            
 CLMS_255_379/Y0                   td                    0.235       6.131 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.410       6.541         _N865            
 CLMA_261_378/Y1                   td                    0.078       6.619 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.329       7.948         N52[3]           
 CLMA_285_487/Y0                   td                    0.235       8.183 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.444       8.627         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    1.231       9.858 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.858         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    2.425      12.283 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057      12.340         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                  12.340         Logic Levels: 7  
                                                                                   Logic: 4.730ns(53.915%), Route: 4.043ns(46.085%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.477       3.567         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.213       3.780 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.852       4.632         enable[7]        
 CLMA_255_366/Y1                   td                    0.235       4.867 r       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.513       5.380         _N853            
 CLMA_255_372/Y1                   td                    0.078       5.458 r       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.438       5.896         _N857            
 CLMS_255_379/Y0                   td                    0.235       6.131 r       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.410       6.541         _N865            
 CLMA_261_378/Y1                   td                    0.078       6.619 r       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.110       7.729         N52[3]           
 CLMA_285_439/CR0                  td                    0.346       8.075 r       N108[6]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.457       8.532         nt_SevenSegCatHL[2]
 IOLHR_292_462/DO_P                td                    1.231       9.763 r       SevenSegCatHL_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.763         SevenSegCatHL_obuf[2]/ntO
 IOBS_300_462/PAD                  td                    2.421      12.184 r       SevenSegCatHL_obuf[2]/opit_0/O
                                   net (fanout=1)        0.045      12.229         SevenSegCatHL[2] 
 D3                                                                        r       SevenSegCatHL[2] (port)

 Data arrival time                                                  12.229         Logic Levels: 7  
                                                                                   Logic: 4.837ns(55.842%), Route: 3.825ns(44.158%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=78)       0.438       1.242         nt_RESET_n       
 CLMS_255_301/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.242         Logic Levels: 2  
                                                                                   Logic: 0.773ns(62.238%), Route: 0.469ns(37.762%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=78)       0.438       1.242         nt_RESET_n       
 CLMA_255_300/RS                                                           f       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.242         Logic Levels: 2  
                                                                                   Logic: 0.773ns(62.238%), Route: 0.469ns(37.762%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.454       1.261         nt_PAUSE_n       
 CLMS_255_301/CE                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   1.261         Logic Levels: 2  
                                                                                   Logic: 0.773ns(61.301%), Route: 0.488ns(38.699%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_261_372/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_261_372/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_261_384/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.309       2.283         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.125       2.408 f       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.351       2.759         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.125       2.884 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.249       3.133         _N15929          
 CLMS_255_385/Y3                   td                    0.070       3.203 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.251       3.454         N117_inv         
 CLMA_261_402/C0                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.454         Logic Levels: 2  
                                                                                   Logic: 0.320ns(27.327%), Route: 0.851ns(72.673%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.261    1001.931         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.352    1002.283                          
 clock uncertainty                                      -0.050    1002.233                          

 Setup time                                             -0.138    1002.095                          

 Data required time                                               1002.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.095                          
 Data arrival time                                                   3.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.641                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.931
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.309       2.283         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.125       2.408 f       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.351       2.759         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.125       2.884 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.249       3.133         _N15929          
 CLMS_255_385/Y3                   td                    0.070       3.203 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.251       3.454         N117_inv         
 CLMA_261_402/D1                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.454         Logic Levels: 2  
                                                                                   Logic: 0.320ns(27.327%), Route: 0.851ns(72.673%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.261    1001.931         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.352    1002.283                          
 clock uncertainty                                      -0.050    1002.233                          

 Setup time                                             -0.131    1002.102                          

 Data required time                                               1002.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.102                          
 Data arrival time                                                   3.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.648                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[16]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[10]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.936
  Launch Clock Delay      :  2.283
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.309       2.283         _N0              
 CLMA_261_402/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK

 CLMA_261_402/Q3                   tco                   0.125       2.408 f       count_fast[16]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.351       2.759         count_fast[16]   
 CLMA_261_372/Y1                   td                    0.125       2.884 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.249       3.133         _N15929          
 CLMS_255_385/Y3                   td                    0.070       3.203 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.242       3.445         N117_inv         
 CLMA_261_372/A2                                                           f       count_fast[10]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   3.445         Logic Levels: 2  
                                                                                   Logic: 0.320ns(27.539%), Route: 0.842ns(72.461%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.266    1001.936         _N0              
 CLMA_261_372/CLK                                                          r       count_fast[10]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.273                          
 clock uncertainty                                      -0.050    1002.223                          

 Setup time                                             -0.112    1002.111                          

 Data required time                                               1002.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.111                          
 Data arrival time                                                   3.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.666                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[5]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.299
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.279       1.949         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_255_301/Q3                   tco                   0.103       2.052 r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.057       2.109         genblk1.clk_counter [4]
 CLMS_255_301/COUT                 td                    0.132       2.241 f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.241         _N474            
 CLMS_255_307/CIN                                                          f       genblk1.clk_counter[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.241         Logic Levels: 1  
                                                                                   Logic: 0.235ns(80.479%), Route: 0.057ns(19.521%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.325       2.299         _N0              
 CLMS_255_307/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.096                          
 clock uncertainty                                       0.000       2.096                          

 Hold time                                              -0.007       2.089                          

 Data required time                                                  2.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.089                          
 Data arrival time                                                   2.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.279       1.949         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMS_255_301/Q0                   tco                   0.103       2.052 r       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.056       2.108         genblk1.clk_counter [1]
 CLMS_255_301/B3                                                           r       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.108         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.327       2.301         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.352       1.949                          
 clock uncertainty                                       0.000       1.949                          

 Hold time                                              -0.027       1.922                          

 Data required time                                                  1.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.922                          
 Data arrival time                                                   2.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/CLK
Endpoint    : genblk1.clk_counter[1]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.301
  Launch Clock Delay      :  1.949
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.279       1.949         _N1              
 CLMA_255_300/CLK                                                          r       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/CLK

 CLMA_255_300/CR0                  tco                   0.122       2.071 r       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/L5Q
                                   net (fanout=3)        0.057       2.128         genblk1.clk_counter [0]
 CLMS_255_301/A3                                                           r       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.128         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_180/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=5)        0.327       2.301         _N1              
 CLMS_255_301/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.337       1.964                          
 clock uncertainty                                       0.000       1.964                          

 Hold time                                              -0.028       1.936                          

 Data required time                                                  1.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.936                          
 Data arrival time                                                   2.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.312       2.286         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.125       2.411 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.473       2.884         enable[7]        
 CLMA_255_366/Y1                   td                    0.122       3.006 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       3.300         _N853            
 CLMA_255_372/Y1                   td                    0.039       3.339 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.585         _N857            
 CLMS_255_379/Y0                   td                    0.122       3.707 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.934         _N865            
 CLMA_261_378/Y1                   td                    0.039       3.973 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.783       4.756         N52[3]           
 CLMA_285_487/CR0                  td                    0.184       4.940 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.319       5.259         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.747 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.747         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.597 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.654         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.654         Logic Levels: 7  
                                                                                   Logic: 2.969ns(55.309%), Route: 2.399ns(44.691%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[11] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.312       2.286         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.125       2.411 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.473       2.884         enable[7]        
 CLMA_255_366/Y1                   td                    0.122       3.006 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       3.300         _N853            
 CLMA_255_372/Y1                   td                    0.039       3.339 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.585         _N857            
 CLMS_255_379/Y0                   td                    0.122       3.707 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.934         _N865            
 CLMA_261_378/Y1                   td                    0.039       3.973 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.783       4.756         N52[3]           
 CLMA_285_487/Y0                   td                    0.123       4.879 r       N108[10]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.237       5.116         nt_SevenSegCatHL[11]
 IOLHR_292_504/DO_P                td                    0.488       5.604 r       SevenSegCatHL_obuf[11]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.604         SevenSegCatHL_obuf[11]/ntO
 IOBD_300_504/PAD                  td                    1.850       7.454 r       SevenSegCatHL_obuf[11]/opit_0/O
                                   net (fanout=1)        0.057       7.511         SevenSegCatHL[11]
 B1                                                                        r       SevenSegCatHL[11] (port)

 Data arrival time                                                   7.511         Logic Levels: 7  
                                                                                   Logic: 2.908ns(55.656%), Route: 2.317ns(44.344%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=39)       0.312       2.286         _N0              
 CLMS_255_379/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMS_255_379/Q3                   tco                   0.125       2.411 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.473       2.884         enable[7]        
 CLMA_255_366/Y1                   td                    0.122       3.006 f       N52_30[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       3.300         _N853            
 CLMA_255_372/Y1                   td                    0.039       3.339 f       N52_31[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.585         _N857            
 CLMS_255_379/Y0                   td                    0.122       3.707 f       N52_33[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       3.934         _N865            
 CLMA_261_378/Y1                   td                    0.039       3.973 f       N52_35[3]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.532       4.505         N52[3]           
 CLMA_285_445/Y0                   td                    0.125       4.630 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.447       5.077         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    0.488       5.565 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.565         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    1.860       7.425 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       7.476         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   7.476         Logic Levels: 7  
                                                                                   Logic: 2.920ns(56.262%), Route: 2.270ns(43.738%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=78)       0.294       0.838         nt_RESET_n       
 CLMS_255_301/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.838         Logic Levels: 2  
                                                                                   Logic: 0.513ns(61.217%), Route: 0.325ns(38.783%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.440       0.471 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.471         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.544 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=78)       0.294       0.838         nt_RESET_n       
 CLMA_255_300/RS                                                           f       wrapper1/ARM1/N1_9[7]/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   0.838         Logic Levels: 2  
                                                                                   Logic: 0.513ns(61.217%), Route: 0.325ns(38.783%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 r       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.445       0.479 r       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.479         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.552 r       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.291       0.843         nt_PAUSE_n       
 CLMS_255_301/CE                                                           r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   0.843         Logic Levels: 2  
                                                                                   Logic: 0.518ns(61.447%), Route: 0.325ns(38.553%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_261_372/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_261_372/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_261_384/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/report_timing/rtr.db          
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 821 MB
Total CPU  time to report_timing completion : 0h:0m:10s
Process Total CPU  time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:21s
