INFO: [VRFC 10-2263] Analyzing Verilog file "C:/hlocal/Practica6/MIPSMulticiclo_R3yModoDepuracion.sim/sim_1/impl/timing/xsim/TestBenchMIPSMulticiclo_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DCM_100MHz_10MHz
INFO: [VRFC 10-311] analyzing module DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz
INFO: [VRFC 10-311] analyzing module MIPSMulticiclo
INFO: [VRFC 10-311] analyzing module bancoDeRegistros
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module displays
INFO: [VRFC 10-311] analyzing module mem32x512
INFO: [VRFC 10-311] analyzing module memoria
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module registro_0
INFO: [VRFC 10-311] analyzing module registro_1
INFO: [VRFC 10-311] analyzing module registro_2
INFO: [VRFC 10-311] analyzing module registro_3
INFO: [VRFC 10-311] analyzing module rutaDeDatos
INFO: [VRFC 10-311] analyzing module unidadDeControl
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module mem32x512_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/hlocal/Practica6/ficheros/TestBenchMIPSMulticiclo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBenchMIPSMulticiclo'
