0.6
2019.1
May 24 2019
15:06:07
D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v,1621136849,verilog,,,,testBench,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/ALU.v,1620387601,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BranchDecisionMaking.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,ALU,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BRAMModule/DataRam.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/EXSegReg.v,,DataRam,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BRAMModule/InstructionRam.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/MEMSegReg.v,,InstructionRam,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BranchDecisionMaking.v,1619183891,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/CSR.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/CSR.v,1620403449,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/ControlUnit.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,CSR_Reg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/ControlUnit.v,1621138345,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/DataExt.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,ControlUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/DataExt.v,1619189939,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BRAMModule/DataRam.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,DataExt,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/EXSegReg.v,1620395927,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/HarzardUnit.v,1620391298,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/IDSegReg.v,1619185658,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/IFSegReg.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/ImmOperandUnit.v,1619182023,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/BRAMModule/InstructionRam.v,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/MEMSegReg.v,1620395893,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/NPC_Generator.v,,MEMSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/NPC_Generator.v,1619189928,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/Parameters.v,1620387570,verilog,,,,,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RV32Core.v,1620403913,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RegisterFile.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/WBSegReg.v,,RegisterFile,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/WBSegReg.v,1620444488,verilog,,D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v,,WBSegReg,,,,,,,,
G:/vivadoprogram/arch/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
