m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/tyler/verilib/iter_integer_linear_cal/sim
viter_integer_linear_calc
Z0 !s110 1553564858
!i10b 1
!s100 =L1lig8kSPF:?bS]H:MhG2
Id]cZi;jmGBmD;QdMHEiVC2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/tyler/verilib/spi_master/sim/modelsim_ase
w1553563801
8/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
F/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
L0 17
Z3 OV;L;10.4d;61
r1
!s85 0
31
Z4 !s108 1553564858.000000
!s107 /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v|
!i113 1
Z5 o-work work
vserial_ck
Z6 !s110 1553564857
!i10b 1
!s100 Bl1iCi6zUK^c3bZ0LDkV?3
Ii8l;<6a=L;LZ5@W3K>3k`0
R1
R2
w1553219292
8/home/tyler/verilib/serial_ck/serial_ck.v
F/home/tyler/verilib/serial_ck/serial_ck.v
L0 11
R3
r1
!s85 0
31
Z7 !s108 1553564857.000000
!s107 /home/tyler/verilib/serial_ck/serial_ck.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_ck/serial_ck.v|
!i113 1
R5
vserial_rx
R0
!i10b 1
!s100 m8dJBRHSagc0jmFOLZOg]3
IhbV<FA<flJDhgH>4X]_gM2
R1
R2
w1553564853
8/home/tyler/verilib/serial_rx/serial_rx.v
F/home/tyler/verilib/serial_rx/serial_rx.v
Z8 L0 12
R3
r1
!s85 0
31
R7
!s107 /home/tyler/verilib/serial_rx/serial_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_rx/serial_rx.v|
!i113 1
R5
vserial_tx
R0
!i10b 1
!s100 NBO9D1=Q5gH:z9]mInDJ60
I>`kio9To>3E44G@g9Uez02
R1
R2
w1553218467
8/home/tyler/verilib/serial_tx/serial_tx.v
F/home/tyler/verilib/serial_tx/serial_tx.v
R8
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/serial_tx/serial_tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_tx/serial_tx.v|
!i113 1
R5
vspi_master
R6
!i10b 1
!s100 9`DBcNPESz;n:E@<flOOz0
I@Iic5_joXg^5H8eAWfcK?0
R1
R2
w1553564563
8/home/tyler/verilib/spi_master/spi_master.v
F/home/tyler/verilib/spi_master/spi_master.v
Z9 L0 13
R3
r1
!s85 0
31
R7
!s107 /home/tyler/verilib/spi_master/spi_master.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/spi_master/spi_master.v|
!i113 1
R5
vtb
R6
!i10b 1
!s100 h5NKBzAZe;g9immjJYRQ40
I<69VFObQg^KK]:h[on`[>3
R1
R2
w1553564545
8/home/tyler/verilib/spi_master/sim/tb.v
F/home/tyler/verilib/spi_master/sim/tb.v
R9
R3
r1
!s85 0
31
R7
!s107 /home/tyler/verilib/spi_master/sim/tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/spi_master/sim/tb.v|
!i113 1
R5
