Fitter report for cmos_lcd
Thu Nov 23 16:07:06 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 23 16:07:06 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cmos_lcd                                    ;
; Top-level Entity Name              ; cmos_lcd                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,008 / 10,320 ( 39 % )                     ;
;     Total combinational functions  ; 3,867 / 10,320 ( 37 % )                     ;
;     Dedicated logic registers      ; 908 / 10,320 ( 9 % )                        ;
; Total registers                    ; 908                                         ;
; Total pins                         ; 86 / 180 ( 48 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 35,960 / 423,936 ( 8 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS        ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.84        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  21.1%      ;
;     Processors 5-8         ;   5.3%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; tx             ; Missing drive strength ;
; x_pwm          ; Missing drive strength ;
; y_pwm          ; Missing drive strength ;
; cam_rst_n      ; Missing drive strength ;
; cam_pwdn       ; Missing drive strength ;
; cam_scl        ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; lcd_hs         ; Missing drive strength ;
; lcd_vs         ; Missing drive strength ;
; lcd_de         ; Missing drive strength ;
; lcd_bl         ; Missing drive strength ;
; lcd_rst        ; Missing drive strength ;
; lcd_pclk       ; Missing drive strength ;
; cam_sda        ; Missing drive strength ;
; sdram_data[0]  ; Missing drive strength ;
; sdram_data[1]  ; Missing drive strength ;
; sdram_data[2]  ; Missing drive strength ;
; sdram_data[3]  ; Missing drive strength ;
; sdram_data[4]  ; Missing drive strength ;
; sdram_data[5]  ; Missing drive strength ;
; sdram_data[6]  ; Missing drive strength ;
; sdram_data[7]  ; Missing drive strength ;
; sdram_data[8]  ; Missing drive strength ;
; sdram_data[9]  ; Missing drive strength ;
; sdram_data[10] ; Missing drive strength ;
; sdram_data[11] ; Missing drive strength ;
; sdram_data[12] ; Missing drive strength ;
; sdram_data[13] ; Missing drive strength ;
; sdram_data[14] ; Missing drive strength ;
; sdram_data[15] ; Missing drive strength ;
; lcd_rgb[0]     ; Missing drive strength ;
; lcd_rgb[1]     ; Missing drive strength ;
; lcd_rgb[2]     ; Missing drive strength ;
; lcd_rgb[3]     ; Missing drive strength ;
; lcd_rgb[4]     ; Missing drive strength ;
; lcd_rgb[5]     ; Missing drive strength ;
; lcd_rgb[6]     ; Missing drive strength ;
; lcd_rgb[7]     ; Missing drive strength ;
; lcd_rgb[8]     ; Missing drive strength ;
; lcd_rgb[9]     ; Missing drive strength ;
; lcd_rgb[10]    ; Missing drive strength ;
; lcd_rgb[11]    ; Missing drive strength ;
; lcd_rgb[12]    ; Missing drive strength ;
; lcd_rgb[13]    ; Missing drive strength ;
; lcd_rgb[14]    ; Missing drive strength ;
; lcd_rgb[15]    ; Missing drive strength ;
+----------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5020 ) ; 0.00 % ( 0 / 5020 )        ; 0.00 % ( 0 / 5020 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5020 ) ; 0.00 % ( 0 / 5020 )        ; 0.00 % ( 0 / 5020 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5016 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 4,008 / 10,320 ( 39 % )   ;
;     -- Combinational with no register       ; 3100                      ;
;     -- Register only                        ; 141                       ;
;     -- Combinational with a register        ; 767                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1168                      ;
;     -- 3 input functions                    ; 1898                      ;
;     -- <=2 input functions                  ; 801                       ;
;     -- Register only                        ; 141                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2421                      ;
;     -- arithmetic mode                      ; 1446                      ;
;                                             ;                           ;
; Total registers*                            ; 908 / 11,172 ( 8 % )      ;
;     -- Dedicated logic registers            ; 908 / 10,320 ( 9 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 304 / 645 ( 47 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 86 / 180 ( 48 % )         ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 8                         ;
; M9Ks                                        ; 6 / 46 ( 13 % )           ;
; Total block memory bits                     ; 35,960 / 423,936 ( 8 % )  ;
; Total block memory implementation bits      ; 55,296 / 423,936 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 8 / 10 ( 80 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 10% / 10% / 11%           ;
; Peak interconnect usage (total/H/V)         ; 15% / 16% / 16%           ;
; Maximum fan-out                             ; 814                       ;
; Highest non-global fan-out                  ; 179                       ;
; Total fan-out                               ; 15619                     ;
; Average fan-out                             ; 3.06                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 4008 / 10320 ( 39 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 3100                  ; 0                              ;
;     -- Register only                        ; 141                   ; 0                              ;
;     -- Combinational with a register        ; 767                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1168                  ; 0                              ;
;     -- 3 input functions                    ; 1898                  ; 0                              ;
;     -- <=2 input functions                  ; 801                   ; 0                              ;
;     -- Register only                        ; 141                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2421                  ; 0                              ;
;     -- arithmetic mode                      ; 1446                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 908                   ; 0                              ;
;     -- Dedicated logic registers            ; 908 / 10320 ( 9 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 304 / 645 ( 47 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 86                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 35960                 ; 0                              ;
; Total RAM block bits                        ; 55296                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 6 / 46 ( 13 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 335                   ; 2                              ;
;     -- Registered Input Connections         ; 300                   ; 0                              ;
;     -- Output Connections                   ; 35                    ; 302                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 15643                 ; 308                            ;
;     -- Registered Connections               ; 5401                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 66                    ; 304                            ;
;     -- hard_block:auto_generated_inst       ; 304                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 18                    ; 2                              ;
;     -- Output Ports                         ; 35                    ; 4                              ;
;     -- Bidir Ports                          ; 33                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0] ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[1] ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[2] ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[3] ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[4] ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[5] ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[6] ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_data[7] ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_href    ; M9    ; 4        ; 21           ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_pclk    ; R13   ; 4        ; 28           ; 0            ; 14           ; 74                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; cam_vsync   ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; key_i[0]    ; M16   ; 5        ; 34           ; 12           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; key_i[1]    ; M15   ; 5        ; 34           ; 12           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; key_i[2]    ; E15   ; 6        ; 34           ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; key_i[3]    ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; rx          ; N5    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; sys_clk     ; M2    ; 2        ; 0            ; 11           ; 14           ; 62                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; sys_rst_n   ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn       ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n      ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl        ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_bl         ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_pclk       ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_rst        ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx             ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; x_pwm          ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; y_pwm          ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                         ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; i2c_dri:i2c_dri_inst|sda_dir                                                                                 ; -                   ;
; lcd_rgb[0]     ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[10]    ; R6    ; 3        ; 11           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[11]    ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[12]    ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[13]    ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[14]    ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[15]    ; R9    ; 4        ; 18           ; 0            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[1]     ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[2]     ; T5    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[3]     ; R4    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[4]     ; T4    ; 3        ; 5            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[5]     ; T9    ; 4        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[6]     ; R8    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[7]     ; T8    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[8]     ; R7    ; 3        ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; lcd_rgb[9]     ; T7    ; 3        ; 13           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; image_top:image_top_inst|post_frame_de (inverted)                                                            ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_data[10]   ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_data[11]   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_data[8]    ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 0 / 17 ( 0 % )    ; 3.3V          ; --           ;
; 2        ; 4 / 19 ( 21 % )   ; 3.3V          ; --           ;
; 3        ; 21 / 26 ( 81 % )  ; 3.3V          ; --           ;
; 4        ; 20 / 27 ( 74 % )  ; 3.3V          ; --           ;
; 5        ; 20 / 25 ( 80 % )  ; 3.3V          ; --           ;
; 6        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 7 / 26 ( 27 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 26 ( 0 % )    ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 196        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_addr[4]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_clk      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11] ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[1]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key_i[2]       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_i[3]       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; sdram_addr[0]  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10] ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12] ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n     ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; cam_data[0]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; lcd_rst        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; cam_rst_n      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda        ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14] ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n      ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; sys_clk        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; tx             ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; cam_data[3]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_data[1]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key_i[1]       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key_i[0]       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; rx             ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; cam_data[5]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; x_pwm          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; y_pwm          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_data[2]  ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; lcd_vs         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; lcd_bl         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; lcd_pclk       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; lcd_rgb[3]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; lcd_rgb[1]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; lcd_rgb[10]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; lcd_rgb[8]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; lcd_rgb[6]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; lcd_rgb[15]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; lcd_rgb[13]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; lcd_rgb[11]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; cam_pwdn       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; lcd_de         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; lcd_hs         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; lcd_rgb[4]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; lcd_rgb[2]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; lcd_rgb[0]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; lcd_rgb[9]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; lcd_rgb[7]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; lcd_rgb[5]     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; lcd_rgb[14]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; lcd_rgb[12]    ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; cam_data[7]    ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 2                                                                   ;
; M Initial                     ; 2                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; sys_clk                                                             ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 2       ; 2       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                               ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cmos_lcd                                              ; 4008 (2)    ; 908 (0)                   ; 0 (0)         ; 35960       ; 6    ; 0            ; 0       ; 0         ; 86   ; 0            ; 3100 (2)     ; 141 (0)           ; 767 (0)          ; |cmos_lcd                                                                                                                                                                                                                         ; work         ;
;    |i2c_dri:i2c_dri_inst|                              ; 110 (110)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 7 (7)             ; 47 (47)          ; |cmos_lcd|i2c_dri:i2c_dri_inst                                                                                                                                                                                                    ; work         ;
;    |image_top:image_top_inst|                          ; 2127 (19)   ; 321 (17)                  ; 0 (0)         ; 3192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1805 (2)     ; 37 (0)            ; 285 (17)         ; |cmos_lcd|image_top:image_top_inst                                                                                                                                                                                                ; work         ;
;       |binarization:binarization_inst|                 ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 8 (8)            ; |cmos_lcd|image_top:image_top_inst|binarization:binarization_inst                                                                                                                                                                 ; work         ;
;       |coordinate:coordinate_inst|                     ; 1802 (137)  ; 103 (103)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1695 (32)    ; 0 (0)             ; 107 (101)        ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst                                                                                                                                                                     ; work         ;
;          |lpm_divide:Div0|                             ; 840 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 0 (0)             ; 6 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0                                                                                                                                                     ; work         ;
;             |lpm_divide_jkm:auto_generated|            ; 840 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 0 (0)             ; 6 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                                                                       ; work         ;
;                |sign_div_unsign_bnh:divider|           ; 840 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (0)      ; 0 (0)             ; 6 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                           ; work         ;
;                   |alt_u_div_aaf:divider|              ; 840 (839)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 834 (834)    ; 0 (0)             ; 6 (5)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                     ; work         ;
;                      |add_sub_8pc:add_sub_1|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1                                               ; work         ;
;          |lpm_divide:Div1|                             ; 829 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 829 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1                                                                                                                                                     ; work         ;
;             |lpm_divide_jkm:auto_generated|            ; 829 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 829 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                                                                                       ; work         ;
;                |sign_div_unsign_bnh:divider|           ; 829 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 829 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                           ; work         ;
;                   |alt_u_div_aaf:divider|              ; 829 (828)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 829 (828)    ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                     ; work         ;
;                      |add_sub_8pc:add_sub_1|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1                                               ; work         ;
;       |dialate_disp:dialate_disp_inst|                 ; 36 (10)     ; 31 (10)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (3)             ; 27 (6)           ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst                                                                                                                                                                 ; work         ;
;          |matrix_3x3_16bit:matrix_3x3_16bit_inst|      ; 27 (12)     ; 21 (11)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 21 (11)          ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst                                                                                                                          ; work         ;
;             |shift_ip:shift_ip_inst|                   ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst                                                                                                   ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component                                                             ; work         ;
;                   |shift_taps_ksv:auto_generated|      ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated                               ; work         ;
;                      |altsyncram_3ka1:altsyncram2|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2   ; work         ;
;                      |cntr_auf:cntr1|                  ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1                ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4 ; work         ;
;       |erode_disp:erode_disp_inst|                     ; 45 (13)     ; 39 (13)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 14 (9)            ; 25 (4)           ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst                                                                                                                                                                     ; work         ;
;          |matrix_3x3_16bit:matrix_3x3_16bit_inst|      ; 32 (17)     ; 26 (16)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 5 (5)             ; 21 (11)          ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst                                                                                                                              ; work         ;
;             |shift_ip:shift_ip_inst|                   ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst                                                                                                       ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                 ; work         ;
;                   |shift_taps_ksv:auto_generated|      ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated                                   ; work         ;
;                      |altsyncram_3ka1:altsyncram2|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2       ; work         ;
;                      |cntr_auf:cntr1|                  ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1                    ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4     ; work         ;
;       |key:key_inst|                                   ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 23 (23)          ; |cmos_lcd|image_top:image_top_inst|key:key_inst                                                                                                                                                                                   ; work         ;
;       |ycbcr_disp:ycbcr_disp_inst|                     ; 191 (132)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (28)      ; 16 (16)           ; 88 (80)          ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst                                                                                                                                                                     ; work         ;
;          |lpm_mult:Mult1|                              ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 3 (0)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 3 (3)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult3|                              ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult4|                              ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 3 (0)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 3 (3)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult6|                              ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 2 (0)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 2 (2)            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|multcore:mult_core                                                                                                                                   ; work         ;
;    |lcd_rgb_top:lcd_rgb_top_inst|                      ; 160 (17)    ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (15)     ; 7 (0)             ; 50 (2)           ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst                                                                                                                                                                                            ; work         ;
;       |clk_div:clk_div_inst|                           ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst                                                                                                                                                                       ; work         ;
;       |lcd_driver:lcd_driver_inst|                     ; 129 (129)   ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 3 (3)             ; 41 (41)          ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst                                                                                                                                                                 ; work         ;
;       |rd_id:rd_id_inst|                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst                                                                                                                                                                           ; work         ;
;    |ov5640_cfg:ov5640_cfg_inst|                        ; 427 (427)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 380 (380)    ; 0 (0)             ; 47 (47)          ; |cmos_lcd|ov5640_cfg:ov5640_cfg_inst                                                                                                                                                                                              ; work         ;
;    |ov5640_data:ov5640_data_inst|                      ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 25 (25)          ; |cmos_lcd|ov5640_data:ov5640_data_inst                                                                                                                                                                                            ; work         ;
;    |picture_size:picture_size_inst|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cmos_lcd|picture_size:picture_size_inst                                                                                                                                                                                          ; work         ;
;    |pll:pll_inst|                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cmos_lcd|pll:pll_inst                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cmos_lcd|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cmos_lcd|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                          ; work         ;
;    |sdram_top:sdram_top_inst|                          ; 573 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (0)      ; 80 (0)            ; 259 (0)          ; |cmos_lcd|sdram_top:sdram_top_inst                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|            ; 201 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 31 (0)            ; 73 (0)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                       ; 66 (66)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 21 (21)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                     ; 100 (100)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 51 (51)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                     ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 31 (31)           ; 2 (2)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|              ; 374 (98)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (58)     ; 49 (1)            ; 188 (39)         ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                             ; 145 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 31 (0)            ; 67 (0)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                  ; 145 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 31 (0)            ; 67 (0)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|            ; 145 (49)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (9)       ; 31 (23)           ; 67 (7)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|        ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|        ; 25 (25)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 17 (17)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|         ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 5 (0)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                ; work         ;
;                      |dffpipe_re9:dffpipe4|            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 5 (5)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                  ; work         ;
;                   |dffpipe_pe9:ws_brp|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                            ; work         ;
;          |wrfifo:u_wrfifo|                             ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 17 (0)            ; 82 (0)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                  ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 17 (0)            ; 82 (0)           ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|            ; 131 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (7)       ; 17 (9)            ; 82 (10)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|        ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|        ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|         ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 3 (0)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                ; work         ;
;                      |dffpipe_qe9:dffpipe11|           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 3 (3)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                          ; work         ;
;                   |altsyncram_em31:fifo_ram|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                  ; work         ;
;                   |dffpipe_pe9:rs_brp|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|     ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                            ; work         ;
;    |servo_dri:servo_dri_inst|                          ; 571 (250)   ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 509 (188)    ; 1 (1)             ; 61 (61)          ; |cmos_lcd|servo_dri:servo_dri_inst                                                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0                                                                                                                                                                                ; work         ;
;          |lpm_divide_0jm:auto_generated|               ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                                                                                  ; work         ;
;             |sign_div_unsign_olh:divider|              ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                      ; work         ;
;                |alt_u_div_47f:divider|                 ; 161 (161)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                ; work         ;
;       |lpm_divide:Div1|                                ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1                                                                                                                                                                                ; work         ;
;          |lpm_divide_0jm:auto_generated|               ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                                                                                                  ; work         ;
;             |sign_div_unsign_olh:divider|              ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                      ; work         ;
;                |alt_u_div_47f:divider|                 ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; rx             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; tx             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; x_pwm          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; y_pwm          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_pwdn       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_bl         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rst        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_pclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cam_sda        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; lcd_rgb[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[4]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; lcd_rgb[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[10]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; lcd_rgb[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[13]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[14]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lcd_rgb[15]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cam_pclk       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; key_i[0]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_i[1]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_i[2]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_i[3]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cam_data[0]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_href       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cam_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_data[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cam_vsync      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx                                                                                                                                                                               ;                   ;         ;
; cam_sda                                                                                                                                                                          ;                   ;         ;
; sdram_data[0]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                      ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[2]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                      ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                      ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[6]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                      ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                    ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                     ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                     ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[14]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                   ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                     ; 0                 ; 6       ;
; lcd_rgb[0]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[1]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[2]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[3]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[4]                                                                                                                                                                       ;                   ;         ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~0                                                                                                                    ; 0                 ; 6       ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal1~0                                                                                                                    ; 0                 ; 6       ;
; lcd_rgb[5]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[6]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[7]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[8]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[9]                                                                                                                                                                       ;                   ;         ;
; lcd_rgb[10]                                                                                                                                                                      ;                   ;         ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~0                                                                                                                    ; 0                 ; 6       ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal1~0                                                                                                                    ; 0                 ; 6       ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~1                                                                                                                    ; 0                 ; 6       ;
; lcd_rgb[11]                                                                                                                                                                      ;                   ;         ;
; lcd_rgb[12]                                                                                                                                                                      ;                   ;         ;
; lcd_rgb[13]                                                                                                                                                                      ;                   ;         ;
; lcd_rgb[14]                                                                                                                                                                      ;                   ;         ;
; lcd_rgb[15]                                                                                                                                                                      ;                   ;         ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~0                                                                                                                    ; 1                 ; 6       ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal1~0                                                                                                                    ; 1                 ; 6       ;
;      - lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~1                                                                                                                    ; 1                 ; 6       ;
; sys_clk                                                                                                                                                                          ;                   ;         ;
; sys_rst_n                                                                                                                                                                        ;                   ;         ;
; cam_pclk                                                                                                                                                                         ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9       ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                              ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                              ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                              ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; 0                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                               ; 1                 ; 0       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                               ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; 0                 ; 0       ;
;      - sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; 0                 ; 0       ;
; key_i[0]                                                                                                                                                                         ;                   ;         ;
; key_i[1]                                                                                                                                                                         ;                   ;         ;
; key_i[2]                                                                                                                                                                         ;                   ;         ;
; key_i[3]                                                                                                                                                                         ;                   ;         ;
; cam_data[0]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; 1                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~0                                                                                                                                ; 1                 ; 6       ;
; cam_href                                                                                                                                                                         ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[0]~0                                                                                                                             ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|byte_flag~0                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~0                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~1                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~2                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~3                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~4                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~5                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~6                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~7                                                                                                                                ; 0                 ; 6       ;
; cam_data[1]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~1                                                                                                                                ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                               ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~2                                                                                                                                ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~3                                                                                                                                ; 1                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[3]~feeder                                                                                                                        ; 1                 ; 6       ;
; cam_data[4]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~4                                                                                                                                ; 0                 ; 6       ;
; cam_data[5]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; 1                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~5                                                                                                                                ; 1                 ; 6       ;
; cam_data[6]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~6                                                                                                                                ; 0                 ; 6       ;
; cam_data[7]                                                                                                                                                                      ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cam_data_d0~7                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_data:ov5640_data_inst|cmos_data_t[7]~feeder                                                                                                                        ; 0                 ; 6       ;
; cam_vsync                                                                                                                                                                        ;                   ;         ;
;      - ov5640_data:ov5640_data_inst|cam_vsync_d0~feeder                                                                                                                          ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; cam_pclk                                                                                                                                                                                                             ; PIN_R13            ; 74      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i2c_dri:i2c_dri_inst|Selector1~1                                                                                                                                                                                     ; LCCOMB_X25_Y16_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_dri:i2c_dri_inst|cnt[1]~20                                                                                                                                                                                       ; LCCOMB_X23_Y15_N20 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_dri:i2c_dri_inst|dri_clk                                                                                                                                                                                         ; FF_X33_Y12_N17     ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; i2c_dri:i2c_dri_inst|sda_dir                                                                                                                                                                                         ; FF_X22_Y16_N1      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_dri:i2c_dri_inst|st_done                                                                                                                                                                                         ; FF_X25_Y16_N23     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                   ; FF_X24_Y8_N3       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|coordinate:coordinate_inst|Equal0~2                                                                                                                                                         ; LCCOMB_X5_Y6_N28   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|coordinate:coordinate_inst|always7~0                                                                                                                                                        ; LCCOMB_X14_Y8_N30  ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]~30                                                                                                                                                    ; LCCOMB_X10_Y14_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                      ; FF_X16_Y14_N19     ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]~84                                                                                                                                                 ; LCCOMB_X14_Y8_N2   ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[2]                                                                                                                                               ; FF_X14_Y8_N3       ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]~0                                                                                                        ; LCCOMB_X14_Y8_N4   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cout_actual ; LCCOMB_X16_Y6_N30  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                   ; FF_X19_Y8_N11      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]~0                                                                                                            ; LCCOMB_X23_Y8_N24  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cout_actual     ; LCCOMB_X16_Y8_N28  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|key:key_inst|always0~0                                                                                                                                                                      ; LCCOMB_X33_Y8_N22  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|key:key_inst|key_o[0]                                                                                                                                                                       ; FF_X31_Y8_N29      ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|key:key_inst|key_o[1]~1                                                                                                                                                                     ; LCCOMB_X31_Y8_N0   ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|key:key_inst|key_o[1]~2                                                                                                                                                                     ; LCCOMB_X32_Y8_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; image_top:image_top_inst|post_frame_de                                                                                                                                                                               ; FF_X19_Y8_N21      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|Selector0                                                                                                                                                          ; LCCOMB_X28_Y12_N14 ; 394     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|comb~0                                                                                                                                                                                  ; LCCOMB_X31_Y7_N8   ; 72      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal2~5                                                                                                                                                     ; LCCOMB_X32_Y8_N30  ; 22      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal3~5                                                                                                                                                     ; LCCOMB_X32_Y7_N8   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                                                                                                ; FF_X24_Y17_N21     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_cfg:ov5640_cfg_inst|LessThan0~1                                                                                                                                                                               ; LCCOMB_X29_Y15_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_cfg:ov5640_cfg_inst|i2c_exec                                                                                                                                                                                  ; FF_X25_Y16_N19     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_data:ov5640_data_inst|cmos_data_t[0]~0                                                                                                                                                                        ; LCCOMB_X28_Y4_N8   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                      ; PLL_1              ; 275     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                      ; PLL_1              ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                      ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                              ; LCCOMB_X3_Y8_N26   ; 814     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]~0                                                                                                                   ; LCCOMB_X31_Y14_N14 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                     ; LCCOMB_X33_Y11_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                     ; LCCOMB_X31_Y15_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                     ; LCCOMB_X31_Y13_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                                                                                                ; LCCOMB_X30_Y7_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                        ; LCCOMB_X30_Y12_N0  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                       ; LCCOMB_X32_Y14_N8  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                    ; FF_X32_Y14_N27     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                                                          ; LCCOMB_X30_Y9_N0   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                          ; LCCOMB_X29_Y9_N28  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                            ; LCCOMB_X33_Y14_N10 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~3                                                                                                                                       ; LCCOMB_X31_Y16_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                          ; LCCOMB_X26_Y3_N20  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                          ; LCCOMB_X30_Y4_N28  ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; servo_dri:servo_dri_inst|coor_valid_flag_pos                                                                                                                                                                         ; FF_X17_Y13_N9      ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; servo_dri:servo_dri_inst|x_duty_cycle[0]~58                                                                                                                                                                          ; LCCOMB_X11_Y10_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; servo_dri:servo_dri_inst|y_duty_cycle[17]~59                                                                                                                                                                         ; LCCOMB_X17_Y14_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                              ; PIN_M2             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                              ; PIN_M2             ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                                                                                                                            ; PIN_M1             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; i2c_dri:i2c_dri_inst|dri_clk                                                    ; FF_X33_Y12_N17     ; 89      ; 13                                   ; Global Clock         ; GCLK8            ; --                        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|Selector0                     ; LCCOMB_X28_Y12_N14 ; 394     ; 3                                    ; Global Clock         ; GCLK9            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 275     ; 22                                   ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 24      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst_n~0                                                                         ; LCCOMB_X3_Y8_N26   ; 814     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sys_clk                                                                         ; PIN_M2             ; 61      ; 18                                   ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                       ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]                                                                                                                                                                                  ; 179     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]                                                                                                                                                                                  ; 176     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]                                                                                                                                                                                  ; 167     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]                                                                                                                                                                                  ; 136     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]                                                                                                                                                                                  ; 125     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]                                                                                                                                                                                  ; 119     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]                                                                                                                                                                                  ; 116     ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]                                                                                                                                                                                  ; 116     ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]~84                                                                                                                                                        ; 80      ;
; cam_pclk~input                                                                                                                                                                                                              ; 74      ;
; lcd_rgb_top:lcd_rgb_top_inst|comb~0                                                                                                                                                                                         ; 72      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                       ; 68      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                        ; 66      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                        ; 66      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                        ; 65      ;
; image_top:image_top_inst|coordinate:coordinate_inst|always7~0                                                                                                                                                               ; 64      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                        ; 61      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                        ; 60      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                        ; 59      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                        ; 55      ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[2]                                                                                                                                                        ; 54      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                        ; 54      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                        ; 53      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                        ; 49      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                       ; 48      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                       ; 47      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                       ; 42      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                       ; 41      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de                                                                                                                                                              ; 40      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                           ; 40      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                       ; 40      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                           ; 36      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                                 ; 29      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[10]~10                                                                                                                                                                                 ; 28      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[9]~9                                                                                                                                                                                   ; 28      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[429]~7                                                          ; 28      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag~2                                                                                                                                                            ; 28      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                          ; 28      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag~4                                                                                                                                                            ; 26      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                                                                 ; 25      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_25_result_int[17]~34                                            ; 24      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_25_result_int[17]~34                                            ; 24      ;
; i2c_dri:i2c_dri_inst|cnt[4]                                                                                                                                                                                                 ; 24      ;
; i2c_dri:i2c_dri_inst|Selector1~1                                                                                                                                                                                            ; 23      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                          ; 23      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_24_result_int[17]~34                                            ; 23      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_24_result_int[17]~34                                            ; 23      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                                 ; 22      ;
; image_top:image_top_inst|key:key_inst|key_o[1]~1                                                                                                                                                                            ; 22      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                                 ; 22      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr~2                                                                                                                                                  ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag~3                                                                                                                                                            ; 22      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal2~5                                                                                                                                                            ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_23_result_int[17]~34                                            ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_22_result_int[17]~34                                            ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_23_result_int[17]~34                                            ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_22_result_int[17]~34                                            ; 22      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[264]~0                                                          ; 21      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                          ; 21      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                          ; 21      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                          ; 21      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_27_result_int[17]~34                                            ; 21      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_26_result_int[17]~34                                            ; 21      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_30_result_int[17]~34                                            ; 21      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_27_result_int[17]~34                                            ; 21      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_26_result_int[17]~34                                            ; 21      ;
; i2c_dri:i2c_dri_inst|cnt[5]                                                                                                                                                                                                 ; 21      ;
; i2c_dri:i2c_dri_inst|cnt[3]                                                                                                                                                                                                 ; 21      ;
; ~GND                                                                                                                                                                                                                        ; 20      ;
; image_top:image_top_inst|key:key_inst|always0~0                                                                                                                                                                             ; 20      ;
; servo_dri:servo_dri_inst|coor_valid_flag_pos                                                                                                                                                                                ; 20      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[297]~6                                                          ; 20      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_29_result_int[17]~34                                            ; 20      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_28_result_int[17]~34                                            ; 20      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_29_result_int[17]~34                                            ; 20      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_28_result_int[17]~34                                            ; 20      ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                                                                                                       ; 19      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                            ; 19      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                          ; 19      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_30_result_int[17]~34                                            ; 19      ;
; i2c_dri:i2c_dri_inst|cnt[2]                                                                                                                                                                                                 ; 19      ;
; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                                                                 ; 18      ;
; image_top:image_top_inst|key:key_inst|key_o[0]                                                                                                                                                                              ; 18      ;
; image_top:image_top_inst|key:key_inst|key_o[1]                                                                                                                                                                              ; 18      ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                   ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                             ; 18      ;
; servo_dri:servo_dri_inst|LessThan4~1                                                                                                                                                                                        ; 18      ;
; servo_dri:servo_dri_inst|LessThan5~4                                                                                                                                                                                        ; 18      ;
; servo_dri:servo_dri_inst|x_duty_cycle[0]~58                                                                                                                                                                                 ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_21_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_20_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_19_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_18_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_17_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_16_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_15_result_int[16]~32                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_21_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_20_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_19_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_18_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_17_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_16_result_int[17]~34                                            ; 18      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_15_result_int[16]~32                                            ; 18      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                              ; 17      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                               ; 17      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                                        ; 17      ;
; servo_dri:servo_dri_inst|y_duty_cycle[17]~59                                                                                                                                                                                ; 17      ;
; servo_dri:servo_dri_inst|always2~0                                                                                                                                                                                          ; 17      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_en~8                                                                                                                                                            ; 17      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                          ; 17      ;
; ov5640_data:ov5640_data_inst|cmos_data_t[0]~0                                                                                                                                                                               ; 16      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[7]~7                                                                                                                                                                                   ; 16      ;
; image_top:image_top_inst|Mux15~0                                                                                                                                                                                            ; 16      ;
; image_top:image_top_inst|post_frame_de                                                                                                                                                                                      ; 16      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                           ; 16      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                                        ; 16      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[231]~5                                                          ; 16      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[8]~8                                                                                                                                                                                   ; 15      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                            ; 15      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                   ; 15      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~10                                                                                                                                                     ; 15      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[165]~1                                                          ; 15      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]~0                                                                                                                          ; 15      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~30                                            ; 15      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~30                                            ; 15      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[6]~6                                                                                                                                                                                   ; 14      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[5]~5                                                                                                                                                                                   ; 14      ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                          ; 14      ;
; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                          ; 14      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~3                                                                                                                                              ; 14      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|sel[102]                                                                ; 14      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~28                                            ; 14      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~28                                            ; 14      ;
; ov5640_cfg:ov5640_cfg_inst|LessThan0~1                                                                                                                                                                                      ; 13      ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[2]                                                                                                                                                      ; 13      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]~3                                                                                                                          ; 13      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_12_result_int[13]~26                                            ; 13      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_12_result_int[13]~26                                            ; 13      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]                                                                                                                                                            ; 13      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_11_result_int[12]~24                                            ; 12      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_11_result_int[12]~24                                            ; 12      ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                     ; 11      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                            ; 11      ;
; image_top:image_top_inst|coordinate:coordinate_inst|Equal0~2                                                                                                                                                                ; 11      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[4]~4                                                                                                                                                                                   ; 11      ;
; i2c_dri:i2c_dri_inst|sda_out                                                                                                                                                                                                ; 11      ;
; ov5640_cfg:ov5640_cfg_inst|i2c_exec                                                                                                                                                                                         ; 11      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal3~5                                                                                                                                                            ; 11      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~1                                                                                                                         ; 11      ;
; i2c_dri:i2c_dri_inst|cur_state.st_stop                                                                                                                                                                                      ; 11      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_10_result_int[11]~22                                            ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_29_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_28_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_27_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_26_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_25_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_24_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_23_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_22_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_21_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8                                                                         ; 11      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_20_result_int[5]~8                                                                         ; 11      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_10_result_int[11]~22                                            ; 11      ;
; i2c_dri:i2c_dri_inst|cnt[1]                                                                                                                                                                                                 ; 11      ;
; i2c_dri:i2c_dri_inst|cnt[0]                                                                                                                                                                                                 ; 11      ;
; cam_href~input                                                                                                                                                                                                              ; 10      ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~1                                                                                                                            ; 10      ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cout_actual            ; 10      ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cout_actual        ; 10      ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; 10      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; 10      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; 10      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; 10      ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; 10      ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]~30                                                                                                                                                           ; 10      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[15]~15                                                                                                                                                                                 ; 10      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[14]~14                                                                                                                                                                                 ; 10      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[13]~13                                                                                                                                                                                 ; 10      ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[2]~2                                                                                                                                                                                   ; 10      ;
; picture_size:picture_size_inst|cmos_h_pixel[7]                                                                                                                                                                              ; 10      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[132]~4                                                          ; 10      ;
; servo_dri:servo_dri_inst|period_cnt[0]                                                                                                                                                                                      ; 10      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_9_result_int[10]~20                                             ; 10      ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8                                                                         ; 10      ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_19_result_int[5]~8                                                                         ; 10      ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_9_result_int[10]~20                                             ; 10      ;
; i2c_dri:i2c_dri_inst|cnt[6]                                                                                                                                                                                                 ; 10      ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]                                                                                                                                                            ; 10      ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]~0                                                                                                                   ; 9       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]~0                                                                                                               ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; 9       ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[3]~3                                                                                                                                                                                   ; 9       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|sel[34]                                                                 ; 9       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8_result_int[9]~18                                              ; 9       ;
; servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8                                                                         ; 9       ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_30_result_int[5]~8                                                                         ; 9       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8_result_int[9]~18                                              ; 9       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                             ; 9       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                             ; 9       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]                                                                                                                                                            ; 9       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; 8       ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[1]~1                                                                                                                                                                                   ; 8       ;
; i2c_dri:i2c_dri_inst|st_done                                                                                                                                                                                                ; 8       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|selnose[99]~3                                                           ; 8       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7_result_int[8]~16                                              ; 8       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7_result_int[8]~16                                              ; 8       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                             ; 8       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]                                                                                                                                                            ; 8       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]                                                                                                                                                            ; 8       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]                                                                                                                                                           ; 8       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                        ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                                                    ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                                                    ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14]                                                                                                                                                         ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[12]~12                                                                                                                                                                                 ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]                                                                                                                                                          ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]                                                                                                                                                          ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]                                                                                                                                                          ; 7       ;
; i2c_dri:i2c_dri_inst|cnt[1]~20                                                                                                                                                                                              ; 7       ;
; servo_dri:servo_dri_inst|Equal0~5                                                                                                                                                                                           ; 7       ;
; servo_dri:servo_dri_inst|Equal0~4                                                                                                                                                                                           ; 7       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                                                             ; 7       ;
; i2c_dri:i2c_dri_inst|cur_state.st_sladdr                                                                                                                                                                                    ; 7       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_6_result_int[7]~14                                              ; 7       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_6_result_int[7]~14                                              ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]                                                                                                                                                            ; 7       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]                                                                                                                                                            ; 7       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                        ; 6       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr6~5                                                                                                                                                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                        ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                                                    ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                                                    ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                                                    ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                                                   ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                                                    ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                                                    ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                                                    ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15]                                                                                                                                                         ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13]                                                                                                                                                         ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[11]~11                                                                                                                                                                                 ; 6       ;
; i2c_dri:i2c_dri_inst|Selector12~0                                                                                                                                                                                           ; 6       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                                                             ; 6       ;
; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd                                                                                                                                                                                   ; 6       ;
; i2c_dri:i2c_dri_inst|cur_state.st_addr8                                                                                                                                                                                     ; 6       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_5_result_int[6]~12                                              ; 6       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_5_result_int[6]~12                                              ; 6       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                             ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]                                                                                                                                                            ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]                                                                                                                                                            ; 6       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]                                                                                                                                                            ; 6       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                           ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; 5       ;
; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                                                                 ; 5       ;
; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                                                                 ; 5       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr6~4                                                                                                                                                                                        ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                                                    ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                                                   ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10]                                                                                                                                                         ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]                                                                                                                                                          ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]                                                                                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                                                         ; 5       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                                                         ; 5       ;
; picture_size:picture_size_inst|cmos_h_pixel[9]                                                                                                                                                                              ; 5       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                         ; 5       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                                                              ; 5       ;
; i2c_dri:i2c_dri_inst|cur_state.st_idle                                                                                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                                                                ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                                                                ; 5       ;
; i2c_dri:i2c_dri_inst|Selector22~4                                                                                                                                                                                           ; 5       ;
; i2c_dri:i2c_dri_inst|cur_state.st_data_wr                                                                                                                                                                                   ; 5       ;
; i2c_dri:i2c_dri_inst|cur_state.st_addr16                                                                                                                                                                                    ; 5       ;
; i2c_dri:i2c_dri_inst|cur_state.st_data_rd                                                                                                                                                                                   ; 5       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_4_result_int[5]~10                                              ; 5       ;
; servo_dri:servo_dri_inst|Add1~22                                                                                                                                                                                            ; 5       ;
; servo_dri:servo_dri_inst|Add4~22                                                                                                                                                                                            ; 5       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_4_result_int[5]~10                                              ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[4]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[5]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[6]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[7]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[8]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[9]                                                                                                                                                                                    ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[10]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[11]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[12]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[13]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[14]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[15]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[16]                                                                                                                                                                                   ; 5       ;
; servo_dri:servo_dri_inst|x_duty_cycle[17]                                                                                                                                                                                   ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]                                                                                                                                                            ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]                                                                                                                                                            ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]                                                                                                                                                            ; 5       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]                                                                                                                                                            ; 5       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan0~11                                                                                                                                                     ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                       ; 4       ;
; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                                                                 ; 4       ;
; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                                                                   ; 4       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr8~0                                                                                                                                                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                   ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                       ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                                          ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]                                                                                                                                                          ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]                                                                                                                                                          ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|pre_rgb[0]~0                                                                                                                                                                                   ; 4       ;
; i2c_dri:i2c_dri_inst|Selector23~0                                                                                                                                                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]~2                                                                                                                       ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                                                                                                  ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                         ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                                                              ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                                                              ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                                                              ; 4       ;
; i2c_dri:i2c_dri_inst|Equal0~2                                                                                                                                                                                               ; 4       ;
; servo_dri:servo_dri_inst|Add10~24                                                                                                                                                                                           ; 4       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[0]~32                                                          ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal1~1                                                                                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~0                                                                                                                         ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                                                 ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[18]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[19]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[20]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[1]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[2]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[3]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[4]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[5]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[6]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[7]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[8]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[9]                                                                                                                                                                                      ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[10]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[11]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[12]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[13]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[14]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[15]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[16]                                                                                                                                                                                     ; 4       ;
; servo_dri:servo_dri_inst|period_cnt[17]                                                                                                                                                                                     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; 4       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]     ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; 4       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0] ; 4       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_3_result_int[4]~8                                               ; 4       ;
; servo_dri:servo_dri_inst|Add1~18                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add1~16                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add1~14                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add1~12                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add1~10                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add1~8                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add1~6                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add1~4                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add1~2                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add1~0                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add4~18                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add4~16                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add4~14                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add4~12                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add4~10                                                                                                                                                                                            ; 4       ;
; servo_dri:servo_dri_inst|Add4~8                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add4~6                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add4~4                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add4~2                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add4~0                                                                                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|Add3~2                                                                                                                                                                                             ; 4       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_31_result_int[17]~34                                            ; 4       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_3_result_int[4]~8                                               ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                             ; 4       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                             ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[1]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[2]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[4]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[5]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[6]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[7]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[8]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[9]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[10]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[11]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[12]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[13]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[14]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[15]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[16]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|y_duty_cycle[17]                                                                                                                                                                                   ; 4       ;
; servo_dri:servo_dri_inst|x_duty_cycle[0]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|x_duty_cycle[1]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|x_duty_cycle[2]                                                                                                                                                                                    ; 4       ;
; servo_dri:servo_dri_inst|x_duty_cycle[3]                                                                                                                                                                                    ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]                                                                                                                                                           ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]                                                                                                                                                            ; 4       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]                                                                                                                                                            ; 4       ;
; key_i[1]~input                                                                                                                                                                                                              ; 3       ;
; key_i[0]~input                                                                                                                                                                                                              ; 3       ;
; lcd_rgb[15]~input                                                                                                                                                                                                           ; 3       ;
; lcd_rgb[10]~input                                                                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[12]                                                                                                                                                            ; 3       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[13]                                                                                                                                                            ; 3       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[0]                                                                                                                                                             ; 3       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[0]                                                                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                               ; 3       ;
; ov5640_data:ov5640_data_inst|always1~1                                                                                                                                                                                      ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                               ; 3       ;
; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                                                                   ; 3       ;
; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                                                                 ; 3       ;
; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                                                      ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|Mux3~30                                                                                                                                                                                          ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|Mux3~2                                                                                                                                                                                           ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr1~3                                                                                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                    ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                    ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                                    ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                                                    ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10]                                  ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]                                     ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]                                     ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]                                     ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]                                    ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor9                                                          ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12]                                                                                                                                                         ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11]                                                                                                                                                         ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                               ; 3       ;
; i2c_dri:i2c_dri_inst|Selector14~0                                                                                                                                                                                           ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]                                                                                                                                                                                ; 3       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                             ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~1                                                                                                                                                                      ; 3       ;
; i2c_dri:i2c_dri_inst|i2c_done                                                                                                                                                                                               ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                                                     ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                                                       ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                                                  ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                           ; 3       ;
; servo_dri:servo_dri_inst|Add6~1                                                                                                                                                                                             ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[489]~361                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[472]~345                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[455]~329                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[438]~313                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[421]~297                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[404]~281                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[387]~265                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[370]~249                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[353]~233                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[336]~215                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[319]~214                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[302]~197                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[285]~180                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[268]~163                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[251]~145                                                       ; 3       ;
; servo_dri:servo_dri_inst|Add0~1                                                                                                                                                                                             ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[489]~363                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[472]~347                                                       ; 3       ;
; servo_dri:servo_dri_inst|LessThan0~1                                                                                                                                                                                        ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[455]~331                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[438]~315                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[421]~299                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[404]~283                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[387]~267                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[370]~251                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[353]~235                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[336]~217                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[319]~216                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[302]~199                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[285]~182                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[268]~165                                                       ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[251]~147                                                       ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~1                                                                                                                                 ; 3       ;
; i2c_dri:i2c_dri_inst|Selector22~5                                                                                                                                                                                           ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|Equal3~0                                                                                                                                                            ; 3       ;
; i2c_dri:i2c_dri_inst|scl                                                                                                                                                                                                    ; 3       ;
; image_top:image_top_inst|key:key_inst|cnt_20ms[0]                                                                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                                                         ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]                                                                                                                                                                               ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]                                                                                                                                                                               ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]                                                                                                                                                                               ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]                                                                                                                                                                                ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]                                                                                                                                                                                ; 3       ;
; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]                                                                                                                                                                                ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[0]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[1]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[2]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[4]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[5]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[6]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[7]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[8]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[9]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[0]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[1]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[2]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[3]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[4]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[5]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[6]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[7]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[8]                                                                                                                                                              ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|col_cnt[9]                                                                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                                                           ; 3       ;
; servo_dri:servo_dri_inst|Add9~20                                                                                                                                                                                            ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[1]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[2]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[3]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[4]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[5]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[6]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[7]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[8]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[9]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[10]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[11]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[12]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[13]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[14]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[15]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[16]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[17]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[18]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[19]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[20]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[21]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[22]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[23]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[24]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[26]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[27]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[28]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_2_result_int[3]~6                                               ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[29]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[30]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor_all[25]                                                                                                                                                          ; 3       ;
; servo_dri:servo_dri_inst|Add1~20                                                                                                                                                                                            ; 3       ;
; servo_dri:servo_dri_inst|Add4~20                                                                                                                                                                                            ; 3       ;
; servo_dri:servo_dri_inst|Add3~20                                                                                                                                                                                            ; 3       ;
; servo_dri:servo_dri_inst|Add3~0                                                                                                                                                                                             ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[1]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[2]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[3]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[4]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[5]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[6]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[8]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[9]                                                                                                                                                           ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[10]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[11]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[12]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[13]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[14]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[15]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[16]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[17]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[18]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[19]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[20]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[21]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[22]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[23]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[24]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[26]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[27]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[28]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_2_result_int[3]~6                                               ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[29]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[30]                                                                                                                                                          ; 3       ;
; image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[25]                                                                                                                                                          ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]                                                                                                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                                                             ; 3       ;
; servo_dri:servo_dri_inst|y_duty_cycle[3]                                                                                                                                                                                    ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]                                                                                                                                                            ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]                                                                                                                                                            ; 3       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]                                                                                                                                                            ; 3       ;
; cam_data[7]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[6]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[5]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[4]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[3]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[2]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[1]~input                                                                                                                                                                                                           ; 2       ;
; cam_data[0]~input                                                                                                                                                                                                           ; 2       ;
; key_i[2]~input                                                                                                                                                                                                              ; 2       ;
; lcd_rgb[4]~input                                                                                                                                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell                                              ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0~_wirecell                                              ; 2       ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[147]~150                                                                                  ; 2       ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[137]~149                                                                                  ; 2       ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~148                                                                                  ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr6~8                                                                                                                                                                                        ; 2       ;
; i2c_dri:i2c_dri_inst|Decoder0~2                                                                                                                                                                                             ; 2       ;
; servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[145]~144                                                                                  ; 2       ;
; i2c_dri:i2c_dri_inst|Selector22~14                                                                                                                                                                                          ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|LessThan0~6                                                                                                                                                         ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core|romout[0][6]~10                                                                                                                       ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core|romout[1][6]~3                                                                                                                        ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core|romout[0][6]~7                                                                                                                        ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core|romout[0][7]                                                                                                                          ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core|romout[1][6]~2                                                                                                                        ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core|romout[1][7]                                                                                                                          ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[14]                                                                                                                                                            ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[14]                                                                                                                                                            ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[13]                                                                                                                                                            ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[8]~0                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                                                               ; 2       ;
; ov5640_data:ov5640_data_inst|always1~0                                                                                                                                                                                      ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|int_wrfull                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                                                               ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|key:key_inst|Equal2~5                                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                     ; 2       ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                               ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|LessThan5~1                                                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                               ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[0]~0                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~1                                                                                 ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux3~67                                                                                                                                                                                          ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux1~8                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux1~7                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux1~3                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux1~2                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux3~31                                                                                                                                                                                          ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux4~0                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Mux3~0                                                                                                                                                                                           ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr7~10                                                                                                                                                                                       ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr0~7                                                                                                                                                                                        ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr2~0                                                                                                                                                                                        ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr4~0                                                                                                                                                                                        ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|WideOr3~2                                                                                                                                                                                        ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[0]                                                                                                                                                      ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_23[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_22[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0]                                                                                                                 ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[0]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[1]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[2]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[4]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[5]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[6]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[7]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cr1[6]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cr1[4]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cr1[5]                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|key:key_inst|key_o[1]~2                                                                                                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                               ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|ram_address_a[9]                                                                              ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]                                     ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]                                                                                                                                                          ; 2       ;
; i2c_dri:i2c_dri_inst|Selector12~1                                                                                                                                                                                           ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal8~0                                                                                                                               ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal7~0                                                                                                                               ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|Equal0~0                                                                                                                                                                                         ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                                                                                                                                                                                        ; 2       ;
; i2c_dri:i2c_dri_inst|sda_dir                                                                                                                                                                                                ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                                                                                                                                                                 ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal1~0                                                                                                                                                                      ; 2       ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|Equal0~0                                                                                                                                                                      ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|always4~2                                                                                                                                                                                        ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|always4~1                                                                                                                                                                                        ; 2       ;
; ov5640_cfg:ov5640_cfg_inst|always4~0                                                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Add0~0                                                                                                                                                           ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]~0                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Mux0~0                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~8                                                                                                                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~7                                                                                                                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~5                                                                                                                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                                                              ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[0]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[1]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[2]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[5]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[3]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[4]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[6]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[7]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[8]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|clk_cnt[9]                                                                                                                                                                                             ; 2       ;
; i2c_dri:i2c_dri_inst|wr_flag                                                                                                                                                                                                ; 2       ;
; i2c_dri:i2c_dri_inst|cnt[1]~18                                                                                                                                                                                              ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[0]~6                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[1]~5                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[2]~4                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[3]~3                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[4]~2                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[5]~1                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|y_coor[6]~0                                                                                                                                                             ; 2       ;
; servo_dri:servo_dri_inst|Add6~4                                                                                                                                                                                             ; 2       ;
; servo_dri:servo_dri_inst|Add6~3                                                                                                                                                                                             ; 2       ;
; servo_dri:servo_dri_inst|Add6~2                                                                                                                                                                                             ; 2       ;
; servo_dri:servo_dri_inst|Add6~0                                                                                                                                                                                             ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[493]~390                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[494]~389                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[495]~388                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[496]~387                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[497]~386                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[498]~385                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[499]~384                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[500]~383                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[501]~382                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[502]~381                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[503]~380                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[504]~379                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[505]~378                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[506]~377                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[476]~374                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[477]~373                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[478]~372                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[479]~371                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[480]~370                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[481]~369                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[482]~368                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[483]~367                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[484]~366                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[485]~365                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[486]~364                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[487]~363                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[488]~362                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[459]~358                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[460]~357                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[461]~356                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[462]~355                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[463]~354                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[464]~353                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[465]~352                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[466]~351                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[467]~350                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[468]~349                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[469]~348                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[470]~347                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[471]~346                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[442]~342                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[443]~341                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[444]~340                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[445]~339                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[446]~338                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[447]~337                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[448]~336                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[449]~335                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[450]~334                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[451]~333                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[452]~332                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[453]~331                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[454]~330                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[425]~326                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[426]~325                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[427]~324                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[428]~323                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[429]~322                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[430]~321                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[431]~320                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[432]~319                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[433]~318                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[434]~317                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[435]~316                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[436]~315                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[437]~314                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[408]~310                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[409]~309                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[410]~308                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[411]~307                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[412]~306                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[413]~305                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[414]~304                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[415]~303                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[416]~302                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[417]~301                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[418]~300                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[419]~299                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[420]~298                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[391]~294                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[392]~293                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[393]~292                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[394]~291                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[395]~290                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[396]~289                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[397]~288                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[398]~287                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[399]~286                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[400]~285                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[401]~284                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[402]~283                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[403]~282                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[374]~278                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[375]~277                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[376]~276                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[377]~275                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[378]~274                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[379]~273                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[380]~272                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[381]~271                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[382]~270                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[383]~269                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[384]~268                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[385]~267                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[386]~266                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[357]~262                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[358]~261                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[359]~260                                                       ; 2       ;
; image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|StageOut[360]~259                                                       ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------+----------------------+-----------------+-----------------+---------------+
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 798          ; 32           ; 798          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 25536 ; 798                         ; 2                           ; 798                         ; 2                           ; 1596                ; 1    ; None ; M9K_X15_Y6_N0                 ; Old data             ; Old data        ; Old data        ; Yes           ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ALTSYNCRAM     ; M9K  ; Simple Dual Port ; Single Clock ; 798          ; 32           ; 798          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 25536 ; 798                         ; 2                           ; 798                         ; 2                           ; 1596                ; 1    ; None ; M9K_X15_Y8_N0                 ; Old data             ; Old data        ; Old data        ; Yes           ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y9_N0, M9K_X27_Y10_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X27_Y4_N0, M9K_X27_Y3_N0  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,345 / 32,401 ( 16 % ) ;
; C16 interconnects     ; 55 / 1,326 ( 4 % )      ;
; C4 interconnects      ; 2,558 / 21,816 ( 12 % ) ;
; Direct links          ; 1,089 / 32,401 ( 3 % )  ;
; Global clocks         ; 8 / 10 ( 80 % )         ;
; Local interconnects   ; 2,091 / 10,320 ( 20 % ) ;
; R24 interconnects     ; 55 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 2,792 / 28,186 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.18) ; Number of LABs  (Total = 304) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 9                             ;
; 3                                           ; 10                            ;
; 4                                           ; 6                             ;
; 5                                           ; 5                             ;
; 6                                           ; 1                             ;
; 7                                           ; 5                             ;
; 8                                           ; 5                             ;
; 9                                           ; 3                             ;
; 10                                          ; 5                             ;
; 11                                          ; 5                             ;
; 12                                          ; 4                             ;
; 13                                          ; 10                            ;
; 14                                          ; 14                            ;
; 15                                          ; 18                            ;
; 16                                          ; 190                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.07) ; Number of LABs  (Total = 304) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 121                           ;
; 1 Clock                            ; 113                           ;
; 1 Clock enable                     ; 47                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Async. clears                    ; 7                             ;
; 2 Clock enables                    ; 2                             ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.45) ; Number of LABs  (Total = 304) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 13                            ;
; 3                                            ; 8                             ;
; 4                                            ; 9                             ;
; 5                                            ; 7                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 8                             ;
; 12                                           ; 5                             ;
; 13                                           ; 5                             ;
; 14                                           ; 14                            ;
; 15                                           ; 42                            ;
; 16                                           ; 70                            ;
; 17                                           ; 12                            ;
; 18                                           ; 11                            ;
; 19                                           ; 7                             ;
; 20                                           ; 0                             ;
; 21                                           ; 5                             ;
; 22                                           ; 3                             ;
; 23                                           ; 8                             ;
; 24                                           ; 8                             ;
; 25                                           ; 2                             ;
; 26                                           ; 12                            ;
; 27                                           ; 7                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.07) ; Number of LABs  (Total = 304) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 26                            ;
; 2                                               ; 24                            ;
; 3                                               ; 16                            ;
; 4                                               ; 19                            ;
; 5                                               ; 13                            ;
; 6                                               ; 15                            ;
; 7                                               ; 15                            ;
; 8                                               ; 24                            ;
; 9                                               ; 32                            ;
; 10                                              ; 20                            ;
; 11                                              ; 21                            ;
; 12                                              ; 21                            ;
; 13                                              ; 11                            ;
; 14                                              ; 11                            ;
; 15                                              ; 11                            ;
; 16                                              ; 20                            ;
; 17                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.22) ; Number of LABs  (Total = 304) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 13                            ;
; 4                                            ; 9                             ;
; 5                                            ; 7                             ;
; 6                                            ; 13                            ;
; 7                                            ; 5                             ;
; 8                                            ; 13                            ;
; 9                                            ; 12                            ;
; 10                                           ; 8                             ;
; 11                                           ; 14                            ;
; 12                                           ; 13                            ;
; 13                                           ; 9                             ;
; 14                                           ; 6                             ;
; 15                                           ; 11                            ;
; 16                                           ; 10                            ;
; 17                                           ; 8                             ;
; 18                                           ; 10                            ;
; 19                                           ; 11                            ;
; 20                                           ; 13                            ;
; 21                                           ; 15                            ;
; 22                                           ; 18                            ;
; 23                                           ; 17                            ;
; 24                                           ; 19                            ;
; 25                                           ; 12                            ;
; 26                                           ; 5                             ;
; 27                                           ; 5                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 7                             ;
; 31                                           ; 5                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 86        ; 0            ; 86        ; 0            ; 0            ; 86        ; 86        ; 0            ; 86        ; 86        ; 0            ; 0            ; 0            ; 0            ; 51           ; 0            ; 0            ; 51           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 86        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 86           ; 0         ; 86           ; 86           ; 0         ; 0         ; 86           ; 0         ; 0         ; 86           ; 86           ; 86           ; 86           ; 35           ; 86           ; 86           ; 35           ; 86           ; 86           ; 86           ; 86           ; 86           ; 86           ; 86           ; 86           ; 86           ; 0         ; 86           ; 86           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x_pwm              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; y_pwm              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_bl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rst            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_i[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_i[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_i[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_i[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                  ; Destination Clock(s)                                                                                             ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                                                      ; 16.8              ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                                                      ; 12.1              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                             ; cam_pclk                                                                                                         ; 10.2              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0],lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                                                      ; 9.2               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0],cam_pclk                                                    ; cam_pclk                                                                                                         ; 5.9               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2],i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                                                                     ; 4.6               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                             ; i2c_dri:i2c_dri_inst|dri_clk                                                                                     ; 2.3               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0],i2c_dri:i2c_dri_inst|dri_clk,I/O                            ; cam_pclk                                                                                                         ; 2.2               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2],lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.9               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                             ; 1.6               ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                                                      ; 1.4               ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                  ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 2.291             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.188             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.186             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.186             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.185             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.185             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 2.124             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.917             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.917             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.916             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.916             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 1.686             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.626             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.598             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                                                                                                                                                                       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]                                                                                                                                                                                                                ; 1.584             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_vs                                                                                                                                                                                                                                                ; 1.515             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.448             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.448             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.448             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.448             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.420             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.420             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.415             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.412             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.314             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.314             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.284             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.284             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.284             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.284             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.283             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 1.283             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.270             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.263             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.249             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 1.212             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.208             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.208             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.207             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 1.207             ;
; picture_size:picture_size_inst|cmos_h_pixel[9]                                                                                                                                                                              ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 1.163             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.136             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.136             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.136             ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_vs                                                                                                                                                                                                                                                ; 1.136             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 1.122             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 1.122             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 1.122             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 1.081             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 1.080             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 1.080             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 1.021             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 1.021             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 0.994             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; 0.994             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.836             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.818             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.818             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.814             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.814             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.764             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.764             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.757             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.757             ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                          ; lcd_hs                                                                                                                                                                                                                                                ; 0.657             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 0.651             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.641             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.641             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.627             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.627             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.625             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.625             ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                          ; lcd_hs                                                                                                                                                                                                                                                ; 0.612             ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                          ; lcd_hs                                                                                                                                                                                                                                                ; 0.612             ;
; sys_rst_n                                                                                                                                                                                                                   ; lcd_hs                                                                                                                                                                                                                                                ; 0.612             ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                                                                                                                ; lcd_hs                                                                                                                                                                                                                                                ; 0.612             ;
; ov5640_cfg:ov5640_cfg_inst|init_done                                                                                                                                                                                        ; lcd_hs                                                                                                                                                                                                                                                ; 0.612             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; 0.612             ;
; picture_size:picture_size_inst|cmos_h_pixel[7]                                                                                                                                                                              ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]                                                                                                                                                                                                                ; 0.585             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.541             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.541             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.541             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                              ; 0.541             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 0.525             ;
; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]                                                                                                                                                                                  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]                                                                                                                                                                                                                ; 0.525             ;
; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.402             ;
; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.402             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.402             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.402             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                              ; 0.402             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.316             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.316             ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0     ; 0.316             ;
; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0     ; 0.316             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a16~porta_datain_reg0 ; 0.315             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "cmos_lcd"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (176584): Output pin "sdram_clk" (external output clock of PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|Selector0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lcd_pclk~output
Info (176353): Automatically promoted node i2c_dri:i2c_dri_inst|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_dri:i2c_dri_inst|dri_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lcd_rgb_top:lcd_rgb_top_inst|comb~0
        Info (176357): Destination node sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.39 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 51 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rx uses I/O standard 3.3-V LVCMOS at N5
    Info (169178): Pin cam_sda uses I/O standard 3.3-V LVCMOS at L10
    Info (169178): Pin sdram_data[0] uses I/O standard 3.3-V LVCMOS at P14
    Info (169178): Pin sdram_data[1] uses I/O standard 3.3-V LVCMOS at M12
    Info (169178): Pin sdram_data[2] uses I/O standard 3.3-V LVCMOS at N14
    Info (169178): Pin sdram_data[3] uses I/O standard 3.3-V LVCMOS at L12
    Info (169178): Pin sdram_data[4] uses I/O standard 3.3-V LVCMOS at L13
    Info (169178): Pin sdram_data[5] uses I/O standard 3.3-V LVCMOS at L14
    Info (169178): Pin sdram_data[6] uses I/O standard 3.3-V LVCMOS at L11
    Info (169178): Pin sdram_data[7] uses I/O standard 3.3-V LVCMOS at K12
    Info (169178): Pin sdram_data[8] uses I/O standard 3.3-V LVCMOS at G16
    Info (169178): Pin sdram_data[9] uses I/O standard 3.3-V LVCMOS at J11
    Info (169178): Pin sdram_data[10] uses I/O standard 3.3-V LVCMOS at J16
    Info (169178): Pin sdram_data[11] uses I/O standard 3.3-V LVCMOS at J15
    Info (169178): Pin sdram_data[12] uses I/O standard 3.3-V LVCMOS at K16
    Info (169178): Pin sdram_data[13] uses I/O standard 3.3-V LVCMOS at K15
    Info (169178): Pin sdram_data[14] uses I/O standard 3.3-V LVCMOS at L16
    Info (169178): Pin sdram_data[15] uses I/O standard 3.3-V LVCMOS at L15
    Info (169178): Pin lcd_rgb[0] uses I/O standard 3.3-V LVCMOS at T6
    Info (169178): Pin lcd_rgb[1] uses I/O standard 3.3-V LVCMOS at R5
    Info (169178): Pin lcd_rgb[2] uses I/O standard 3.3-V LVCMOS at T5
    Info (169178): Pin lcd_rgb[3] uses I/O standard 3.3-V LVCMOS at R4
    Info (169178): Pin lcd_rgb[4] uses I/O standard 3.3-V LVCMOS at T4
    Info (169178): Pin lcd_rgb[5] uses I/O standard 3.3-V LVCMOS at T9
    Info (169178): Pin lcd_rgb[6] uses I/O standard 3.3-V LVCMOS at R8
    Info (169178): Pin lcd_rgb[7] uses I/O standard 3.3-V LVCMOS at T8
    Info (169178): Pin lcd_rgb[8] uses I/O standard 3.3-V LVCMOS at R7
    Info (169178): Pin lcd_rgb[9] uses I/O standard 3.3-V LVCMOS at T7
    Info (169178): Pin lcd_rgb[10] uses I/O standard 3.3-V LVCMOS at R6
    Info (169178): Pin lcd_rgb[11] uses I/O standard 3.3-V LVCMOS at R11
    Info (169178): Pin lcd_rgb[12] uses I/O standard 3.3-V LVCMOS at T11
    Info (169178): Pin lcd_rgb[13] uses I/O standard 3.3-V LVCMOS at R10
    Info (169178): Pin lcd_rgb[14] uses I/O standard 3.3-V LVCMOS at T10
    Info (169178): Pin lcd_rgb[15] uses I/O standard 3.3-V LVCMOS at R9
    Info (169178): Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2
    Info (169178): Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1
    Info (169178): Pin cam_pclk uses I/O standard 3.3-V LVCMOS at R13
    Info (169178): Pin key_i[0] uses I/O standard 3.3-V LVCMOS at M16
    Info (169178): Pin key_i[1] uses I/O standard 3.3-V LVCMOS at M15
    Info (169178): Pin key_i[2] uses I/O standard 3.3-V LVCMOS at E15
    Info (169178): Pin key_i[3] uses I/O standard 3.3-V LVCMOS at E16
    Info (169178): Pin cam_data[0] uses I/O standard 3.3-V LVCMOS at K9
    Info (169178): Pin cam_href uses I/O standard 3.3-V LVCMOS at M9
    Info (169178): Pin cam_data[1] uses I/O standard 3.3-V LVCMOS at P8
    Info (169178): Pin cam_data[2] uses I/O standard 3.3-V LVCMOS at N8
    Info (169178): Pin cam_data[3] uses I/O standard 3.3-V LVCMOS at M8
    Info (169178): Pin cam_data[4] uses I/O standard 3.3-V LVCMOS at P6
    Info (169178): Pin cam_data[5] uses I/O standard 3.3-V LVCMOS at N6
    Info (169178): Pin cam_data[6] uses I/O standard 3.3-V LVCMOS at R14
    Info (169178): Pin cam_data[7] uses I/O standard 3.3-V LVCMOS at T14
    Info (169178): Pin cam_vsync uses I/O standard 3.3-V LVCMOS at P9
Info (144001): Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5832 megabytes
    Info: Processing ended: Thu Nov 23 16:07:07 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.fit.smsg.


