---
name: Table 2-39
full_name: Table 2-39. Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, 10th Generation, 11th Generation, and 12th Generation Intel® Core™ Processors, Intel® Xeon® Processor Scalable Family, 2nd and 3rd Generation Intel® Xeon® Processor Scalable Family, 8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors
supported_cpu:
- 06_8DH
- 06_6CH
- 06_7DH
- 06_55H
- 06_6AH
- 06_8CH
- 06_8EH
- 06_7EH
- 06_66H
- 06_9EH
- 06_4EH
- 06_5EH
msr:
- value: 3AH
  name: IA32_FEATURE_CONTROL
  scope: Thread
  access: R/W
  description: Control Features in Intel 64 Processor
  long_description: Control Features in Intel 64 Processor See Table 2-2.
  see_table:
  - 2-2
- value: FEH
  name: IA32_MTRRCAP
  scope: Thread
  description: MTRR Capability
  long_description: MTRR Capability (R/O, Architectural) See Table 2-2
  see_table:
  - 2-2
- value: 19CH
  name: IA32_THERM_STATUS
  bitfields:
  - bit: '0'
    access: R/O
    long_description: Thermal Status See Table 2-2.
    description: Thermal Status
    see_table:
    - 2-2
  - bit: '1'
    access: R/WC0
    long_description: Thermal Status Log See Table 2-2.
    description: Thermal Status Log
    see_table:
    - 2-2
  - bit: '2'
    access: R/O
    long_description: 'PROTCHOT # or FORCEPR# Status See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Status'
    see_table:
    - 2-2
  - bit: '3'
    access: R/WC0
    long_description: 'PROTCHOT # or FORCEPR# Log See Table 2-2.'
    description: 'PROTCHOT # or FORCEPR# Log'
    see_table:
    - 2-2
  - bit: '4'
    access: R/O
    long_description: Critical Temperature Status See Table 2-2.
    description: Critical Temperature Status
    see_table:
    - 2-2
  - bit: '5'
    access: R/WC0
    long_description: Critical Temperature Status Log See Table 2-2.
    description: Critical Temperature Status Log
    see_table:
    - 2-2
  - bit: '6'
    access: R/O
    long_description: 'Thermal threshold #1 Status See Table 2-2.'
    description: 'Thermal threshold #1 Status'
    see_table:
    - 2-2
  - bit: '7'
    access: R/WC0
    long_description: 'Thermal threshold #1 Log See Table 2-2.'
    description: 'Thermal threshold #1 Log'
    see_table:
    - 2-2
  - bit: '8'
    access: R/O
    long_description: 'Thermal Threshold #2 Status See Table 2-2.'
    description: 'Thermal Threshold #2 Status'
    see_table:
    - 2-2
  - bit: '9'
    access: R/WC0
    long_description: 'Thermal Threshold #2 Log See Table 2-2.'
    description: 'Thermal Threshold #2 Log'
    see_table:
    - 2-2
  - bit: '10'
    access: R/O
    long_description: Power Limitation Status See Table 2-2.
    description: Power Limitation Status
    see_table:
    - 2-2
  - bit: '11'
    access: R/WC0
    long_description: Power Limitation Log See Table 2-2.
    description: Power Limitation Log
    see_table:
    - 2-2
  - bit: '12'
    access: R/O
    long_description: Current Limit Status See Table 2-2.
    description: Current Limit Status
    see_table:
    - 2-2
  - bit: '13'
    access: R/WC0
    long_description: Current Limit Log See Table 2-2.
    description: Current Limit Log
    see_table:
    - 2-2
  - bit: '14'
    access: R/O
    long_description: Cross Domain Limit Status See Table 2-2.
    description: Cross Domain Limit Status
    see_table:
    - 2-2
  - bit: '15'
    access: R/WC0
    long_description: Cross Domain Limit Log See Table 2-2.
    description: Cross Domain Limit Log
    see_table:
    - 2-2
  - bit: '22:16'
    access: R/O
    long_description: Digital Readout See Table 2-2.
    description: Digital Readout
    see_table:
    - 2-2
  - bit: '26:23'
    description: Reserved
  - bit: '30:27'
    access: R/O
    long_description: Resolution in Degrees Celsius See Table 2-2.
    description: Resolution in Degrees Celsius
    see_table:
    - 2-2
  - bit: '31'
    access: R/O
    long_description: Reading Valid See Table 2-2.
    description: Reading Valid
    see_table:
    - 2-2
  - bit: '63:32'
    description: Reserved
  scope: Core
  access: R/W
  description: Thermal Monitor Status
  long_description: Thermal Monitor Status See Table 2-2.
  see_table:
  - 2-2
- value: 1ADH
  name: MSR_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    long_description: Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
    description: Maximum Ratio Limit for 1C
  - bit: '15:8'
    long_description: Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
    description: Maximum Ratio Limit for 2C
  - bit: '23:16'
    long_description: Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
    description: Maximum Ratio Limit for 3C
  - bit: '31:24'
    long_description: Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
    description: Maximum Ratio Limit for 4C
  - bit: '63:32'
    description: Reserved
  scope: Package
  description: Maximum Ratio Limit of Turbo Mode
  long_description: Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0, R/W if MSR_PLATFORM_INFO.[28] = 1
- value: 1C9H
  name: MSR_LASTBRANCH_TOS
  scope: Thread
  access: R/W
  description: Last Branch Record Stack TOS
  long_description: Last Branch Record Stack TOS Contains an index (bits 0-4) that points to the MSR containing the most recent branch record.
- value: 1FCH
  name: MSR_POWER_CTL
  bitfields:
  - bit: '0'
    description: Reserved
  - bit: '1'
    access: R/W
    long_description: C1E Enable When set to ‘1’, will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).
    description: C1E Enable
  - bit: '18:2'
    description: Reserved
  - bit: '19'
    access: R/W
    long_description: Disable Energy Efficiency Optimization Setting this bit disables the P-States energy efficiency optimization. Default value is 0. Disable/enable the energy efficiency optimization in P-State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an effect only in the turbo range or into PERF_MIN_CTL value if it is not zero set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance setting.
    description: Disable Energy Efficiency Optimization
  - bit: '20'
    access: R/W
    long_description: Disable Race to Halt Optimization Setting this bit disables the Race to Halt optimization and avoids this optimization limitation to execute below the most efficient frequency ratio. Default value is 0 for processors that support Race to Halt optimization.
    description: Disable Race to Halt Optimization
  - bit: '63:21'
    description: Reserved
  scope: Core
  description: Power Control Register
  long_description: Power Control Register See http://biosbits.org.
- value: 300H
  name: MSR_SGXOWNEREPOCH0
  bitfields:
  - bit: '63:0'
    long_description: Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.
    description: Lower 64 bits of an 128-bit external entropy value for
  scope: Package
  access: W
  description: Lower 64 Bit CR_SGXOWNEREPOCH
  long_description: Lower 64 Bit CR_SGXOWNEREPOCH Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
- value: 301H
  name: MSR_SGXOWNEREPOCH1
  bitfields:
  - bit: '63:0'
    long_description: Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.
    description: Upper 64 bits of an 128-bit external entropy value for
  scope: Package
  access: W
  description: Upper 64 Bit CR_SGXOWNEREPOCH
  long_description: Upper 64 Bit CR_SGXOWNEREPOCH Writes do not update CR_SGXOWNEREPOCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.
- value: 38EH
  name: IA32_PERF_GLOBAL_STATUS
  bitfields:
  - bit: '0'
    description: Ovf_PMC0
  - bit: '1'
    description: Ovf_PMC1
  - bit: '2'
    description: Ovf_PMC2
  - bit: '3'
    description: Ovf_PMC3
  - bit: '4'
    description: Ovf_PMC4
  - bit: '5'
    description: Ovf_PMC5
  - bit: '6'
    description: Ovf_PMC6
  - bit: '7'
    description: Ovf_PMC7
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Ovf_FixedCtr0
  - bit: '33'
    description: Ovf_FixedCtr1
  - bit: '34'
    description: Ovf_FixedCtr2
  - bit: '54:35'
    description: Reserved
  - bit: '55'
    description: Trace_ToPA_PMI
  - bit: '57:56'
    description: Reserved
  - bit: '58'
    description: LBR_Frz
  - bit: '59'
    description: CTR_Frz
  - bit: '60'
    description: ASCI
  - bit: '61'
    description: Ovf_Uncore
  - bit: '62'
    description: Ovf_BufDSSAVE
  - bit: '63'
    description: CondChgd
  description: See Table 2-2. See Section 19.2.4
  long_description: See Table 2-2. See Section 19.2.4, “Architectural Performance Monitoring Version 4.”
  see_table:
  - 2-2
  see_section:
  - 19.2.4
- value: 390H
  name: IA32_PERF_GLOBAL_STATUS_RESET
  bitfields:
  - bit: '0'
    description: Set 1 to clear Ovf_PMC0
  - bit: '1'
    description: Set 1 to clear Ovf_PMC1
  - bit: '2'
    description: Set 1 to clear Ovf_PMC2
  - bit: '3'
    description: Set 1 to clear Ovf_PMC3
  - bit: '4'
    description: Set 1 to clear Ovf_PMC4
  - bit: '5'
    description: Set 1 to clear Ovf_PMC5
  - bit: '6'
    description: Set 1 to clear Ovf_PMC6
  - bit: '7'
    description: Set 1 to clear Ovf_PMC7
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Set 1 to clear Ovf_FixedCtr0
  - bit: '33'
    description: Set 1 to clear Ovf_FixedCtr1
  - bit: '34'
    description: Set 1 to clear Ovf_FixedCtr2
  - bit: '54:35'
    description: Reserved
  - bit: '55'
    description: Set 1 to clear Trace_ToPA_PMI
  - bit: '57:56'
    description: Reserved
  - bit: '58'
    description: Set 1 to clear LBR_Frz
  - bit: '59'
    description: Set 1 to clear CTR_Frz
  - bit: '60'
    description: Set 1 to clear ASCI
  - bit: '61'
    description: Set 1 to clear Ovf_Uncore
  - bit: '62'
    description: Set 1 to clear Ovf_BufDSSAVE
  - bit: '63'
    description: Set 1 to clear CondChgd
  description: See Table 2-2. See Section 19.2.4
  long_description: See Table 2-2. See Section 19.2.4, “Architectural Performance Monitoring Version 4.”
  see_table:
  - 2-2
  see_section:
  - 19.2.4
- value: 391H
  name: IA32_PERF_GLOBAL_STATUS_SET
  bitfields:
  - bit: '0'
    description: Set 1 to cause Ovf_PMC0 = 1
  - bit: '1'
    description: Set 1 to cause Ovf_PMC1 = 1
  - bit: '2'
    description: Set 1 to cause Ovf_PMC2 = 1
  - bit: '3'
    description: Set 1 to cause Ovf_PMC3 = 1
  - bit: '4'
    long_description: Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] > 4).
    description: Set 1 to cause Ovf_PMC4=1
  - bit: '5'
    long_description: Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] > 5).
    description: Set 1 to cause Ovf_PMC5=1
  - bit: '6'
    long_description: Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] > 6).
    description: Set 1 to cause Ovf_PMC6=1
  - bit: '7'
    long_description: Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] > 7).
    description: Set 1 to cause Ovf_PMC7=1
  - bit: '31:8'
    description: Reserved
  - bit: '32'
    description: Set 1 to cause Ovf_FixedCtr0 = 1
  - bit: '33'
    description: Set 1 to cause Ovf_FixedCtr1 = 1
  - bit: '34'
    description: Set 1 to cause Ovf_FixedCtr2 = 1
  - bit: '54:35'
    description: Reserved
  - bit: '55'
    description: Set 1 to cause Trace_ToPA_PMI = 1
  - bit: '57:56'
    description: Reserved
  - bit: '58'
    description: Set 1 to cause LBR_Frz = 1
  - bit: '59'
    description: Set 1 to cause CTR_Frz = 1
  - bit: '60'
    description: Set 1 to cause ASCI = 1
  - bit: '61'
    description: Set 1 to cause Ovf_Uncore
  - bit: '62'
    description: Set 1 to cause Ovf_BufDSSAVE
  - bit: '63'
    description: Reserved
  description: See Table 2-2. See Section 19.2.4
  long_description: See Table 2-2. See Section 19.2.4, “Architectural Performance Monitoring Version 4.”
  see_table:
  - 2-2
  see_section:
  - 19.2.4
- value: 392H
  name: IA32_PERF_GLOBAL_INUSE
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 3F7H
  name: MSR_PEBS_FRONTEND
  bitfields:
  - bit: '2:0'
    description: Event Code Select
  - bit: '3'
    description: Reserved
  - bit: '4'
    description: Event Code Select High
  - bit: '7:5'
    description: Reserved
  - bit: '19:8'
    description: IDQ_Bubble_Length Specifier
  - bit: '22:20'
    description: IDQ_Bubble_Width Specifier
  - bit: '63:23'
    description: Reserved
  scope: Thread
  access: R/W
  description: FrontEnd Precise Event Condition Select
- value: 500H
  name: IA32_SGX_SVN_STATUS
  bitfields:
  - bit: '0'
    long_description: Lock See Section 38.11.3, “Interactions with Authenticated Code Modules (ACMs)”.
    description: Lock
    see_section:
    - 38.11.3
  - bit: '15:1'
    description: Reserved
  - bit: '23:16'
    long_description: SGX_SVN_SINIT See Section 38.11.3, “Interactions with Authenticated Code Modules (ACMs)”.
    description: SGX_SVN_SINIT
    see_section:
    - 38.11.3
  - bit: '63:24'
    description: Reserved
  scope: Thread
  access: R/O
  description: Status and SVN Threshold of SGX Support for ACM
  long_description: Status and SVN Threshold of SGX Support for ACM
- value: 560H
  name: IA32_RTIT_OUTPUT_BASE
  scope: Thread
  access: R/W
  description: Trace Output Base Register
  long_description: Trace Output Base Register See Table 2-2.
  see_table:
  - 2-2
- value: 561H
  name: IA32_RTIT_OUTPUT_MASK_PTRS
  scope: Thread
  access: R/W
  description: Trace Output Mask Pointers Register
  long_description: Trace Output Mask Pointers Register See Table 2-2.
  see_table:
  - 2-2
- value: 570H
  name: IA32_RTIT_CTL
  bitfields:
  - bit: '0'
    description: TraceEn
  - bit: '1'
    description: CYCEn
  - bit: '2'
    description: OS
  - bit: '3'
    description: User
  - bit: '6:4'
    description: Reserved
  - bit: '7'
    description: CR3 filter
  - bit: '8'
    long_description: 'ToPA Writing 0 will #GP if also setting TraceEn.'
    description: ToPA
  - bit: '9'
    description: MTCEn
  - bit: '10'
    description: TSCEn
  - bit: '11'
    description: DisRETC
  - bit: '12'
    description: Reserved
  - bit: '13'
    description: BranchEn
  - bit: '17:14'
    description: MTCFreq
  - bit: '18'
    description: Reserved
  - bit: '22:19'
    description: CYCThresh
  - bit: '23'
    description: Reserved
  - bit: '27:24'
    description: PSBFreq
  - bit: '31:28'
    description: Reserved
  - bit: '35:32'
    description: ADDR0_CFG
  - bit: '39:36'
    description: ADDR1_CFG
  - bit: '63:40'
    description: Reserved
  scope: Thread
  access: R/W
  description: Trace Control Register
- value: 571H
  name: IA32_RTIT_STATUS
  bitfields:
  - bit: '0'
    description: FilterEn
  - bit: '1'
    description: ContexEn
  - bit: '2'
    description: TriggerEn
  - bit: '3'
    description: Reserved
  - bit: '4'
    access: R/W
    description: Error
  - bit: '5'
    description: Stopped
  - bit: '31:6'
    description: Reserved
  - bit: '48:32'
    description: PacketByteCnt
  - bit: '63:49'
    description: Reserved
  scope: Thread
  access: R/W
  description: Tracing Status Register
- value: 572H
  name: IA32_RTIT_CR3_MATCH
  bitfields:
  - bit: '4:0'
    description: Reserved
  - bit: '63:5'
    description: CR3[63:5] value to match
  scope: Thread
  access: R/W
  description: Trace Filter CR3 Match Register
- value: 580H
  name: IA32_RTIT_ADDR0_A
  bitfields:
  - bit: '63:0'
    description: See Table 2-2
    see_table:
    - 2-2
  scope: Thread
  access: R/W
  description: Region 0 Start Address
- value: 581H
  name: IA32_RTIT_ADDR0_B
  bitfields:
  - bit: '63:0'
    description: See Table 2-2
    see_table:
    - 2-2
  scope: Thread
  access: R/W
  description: Region 0 End Address
- value: 582H
  name: IA32_RTIT_ADDR1_A
  bitfields:
  - bit: '63:0'
    description: See Table 2-2
    see_table:
    - 2-2
  scope: Thread
  access: R/W
  description: Region 1 Start Address
- value: 583H
  name: IA32_RTIT_ADDR1_B
  bitfields:
  - bit: '63:0'
    description: See Table 2-2
    see_table:
    - 2-2
  scope: Thread
  access: R/W
  description: Region 1 End Address
- value: 639H
  name: MSR_PP0_ENERGY_STATUS
  scope: Package
  access: R/O
  description: PP0 Energy Status
  long_description: PP0 Energy Status See Section 14.10.4, “PP0/PP1 RAPL Domains.”
  see_section:
  - 14.10.4
- value: 64DH
  name: MSR_PLATFORM_ENERGY_COUNTER
  bitfields:
  - bit: '31:0'
    long_description: Total energy consumed by all devices in the platform that receive power from integrated power delivery mechanism, included platform devices are processor cores, SOC, memory, add-on or peripheral devices that get powered directly from the platform power delivery means. The energy units are specified in the MSR_RAPL_POWER_UNIT.Enery_Status_Unit.
    description: Total energy consumed by all devices in the platform
  - bit: '63:32'
    description: Reserved
  scope: Platform*
  access: R/O
  description: Platform Energy Counter
  long_description: Platform Energy Counter This MSR is valid only if both platform vendor hardware implementation and BIOS enablement support it. This MSR will read 0 if not valid.
- value: 64EH
  name: MSR_PPERF
  bitfields:
  - bit: '63:0'
    long_description: Hardware’s view of workload scalability. See Section 14.4.5.1.
    description: Hardware’s view of workload scalability
    see_section:
    - 14.4.5.1.
  scope: Thread
  access: R/O
  description: Productive Performance Count
- value: 64FH
  name: MSR_CORE_PERF_LIMIT_REASONS
  bitfields:
  - bit: '0'
    access: R0
    long_description: PROCHOT Status When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
    description: PROCHOT Status
  - bit: '1'
    access: R0
    long_description: Thermal Status When set, frequency is reduced below the operating system request due to a thermal event.
    description: Thermal Status
  - bit: '3:2'
    description: Reserved
  - bit: '4'
    access: R0
    long_description: Residency State Regulation Status When set, frequency is reduced below the operating system request due to residency state regulation limit.
    description: Residency State Regulation Status
  - bit: '5'
    access: R0
    long_description: Running Average Thermal Limit Status When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).
    description: Running Average Thermal Limit Status
  - bit: '6'
    access: R0
    long_description: VR Therm Alert Status When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).
    description: VR Therm Alert Status
  - bit: '7'
    access: R0
    long_description: VR Therm Design Current Status When set, frequency is reduced below the operating system request due to VR thermal design current limit.
    description: VR Therm Design Current Status
  - bit: '8'
    access: R0
    long_description: Other Status When set, frequency is reduced below the operating system request due to electrical or other constraints.
    description: Other Status
  - bit: '9'
    description: Reserved
  - bit: '10'
    access: R0
    long_description: Package/Platform-Level Power Limiting PL1 Status When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.
    description: Package/Platform-Level Power Limiting PL1 Status
  - bit: '11'
    access: R0
    long_description: Package/Platform-Level PL2 Power Limiting Status When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.
    description: Package/Platform-Level PL2 Power Limiting Status
  - bit: '12'
    access: R0
    long_description: Max Turbo Limit Status When set, frequency is reduced below the operating system request due to multi-core turbo limits.
    description: Max Turbo Limit Status
  - bit: '13'
    access: R0
    long_description: Turbo Transition Attenuation Status When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.
    description: Turbo Transition Attenuation Status
  - bit: '15:14'
    description: Reserved
  - bit: '16'
    long_description: PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: PROCHOT Log
  - bit: '17'
    long_description: Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Thermal Log
  - bit: '19:18'
    description: Reserved
  - bit: '20'
    long_description: Residency State Regulation Log When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Residency State Regulation Log
  - bit: '21'
    long_description: Running Average Thermal Limit Log When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Running Average Thermal Limit Log
  - bit: '22'
    long_description: VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Therm Alert Log
  - bit: '23'
    long_description: VR Thermal Design Current Log When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Thermal Design Current Log
  - bit: '24'
    long_description: Other Log When set, indicates that the Other Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Other Log
  - bit: '25'
    description: Reserved
  - bit: '26'
    long_description: Package/Platform-Level PL1 Power Limiting Log When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL1 Power Limiting Log
  - bit: '27'
    long_description: Package/Platform-Level PL2 Power Limiting Log When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL2 Power Limiting Log
  - bit: '28'
    long_description: Max Turbo Limit Log When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Max Turbo Limit Log
  - bit: '29'
    long_description: Turbo Transition Attenuation Log When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Turbo Transition Attenuation Log
  - bit: '63:30'
    description: Reserved
  scope: Package
  access: R/W
  description: Indicator of Frequency Clipping in Processor Cores
  long_description: Indicator of Frequency Clipping in Processor Cores (Frequency refers to processor core frequency.)
- value: 652H
  name: MSR_PKG_HDC_CONFIG
  bitfields:
  - bit: '2:0'
    long_description: PKG_Cx_Monitor Configures Package Cx state threshold for MSR_PKG_HDC_DEEP_RESIDENCY.
    description: PKG_Cx_Monitor
  - bit: '63: 3'
    description: Reserved
  scope: Package
  access: R/W
  description: HDC Configuration
- value: 653H
  name: MSR_CORE_HDC_RESIDENCY
  bitfields:
  - bit: '63:0'
    description: Core_Cx_Duty_Cycle_Cnt
  scope: Core
  access: R/O
  description: Core HDC Idle Residency
- value: 655H
  name: MSR_PKG_HDC_SHALLOW_RESIDENCY
  bitfields:
  - bit: '63:0'
    description: Pkg_C2_Duty_Cycle_Cnt
  scope: Package
  access: R/O
  description: Accumulate the cycles the package was in C2 state and
  long_description: Accumulate the cycles the package was in C2 state and at least one logical processor was in forced idle
- value: 656H
  name: MSR_PKG_HDC_DEEP_RESIDENCY
  bitfields:
  - bit: '63:0'
    description: Pkg_Cx_Duty_Cycle_Cnt
  scope: Package
  access: R/O
  description: Package Cx HDC Idle Residency
- value: 658H
  name: MSR_WEIGHTED_CORE_C0
  bitfields:
  - bit: '63:0'
    long_description: Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in C0. If N cores are simultaneously in C0, then each cycle the counter increments by N.
    description: Increment at the same rate as the TSC
  scope: Package
  access: R/O
  description: Core-count Weighted C0 Residency
- value: 659H
  name: MSR_ANY_CORE_C0
  bitfields:
  - bit: '63:0'
    long_description: Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in C0.
    description: Increment at the same rate as the TSC
  scope: Package
  access: R/O
  description: Any Core C0 Residency
- value: 65AH
  name: MSR_ANY_GFXE_C0
  bitfields:
  - bit: '63:0'
    long_description: Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device’s compute engines are in C0.
    description: Increment at the same rate as the TSC
  scope: Package
  access: R/O
  description: Any Graphics Engine C0 Residency
- value: 65BH
  name: MSR_CORE_GFXE_OVERLAP_C0
  bitfields:
  - bit: '63:0'
    long_description: Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in C0 and at least one processor core in the package is also in C0.
    description: Increment at the same rate as the TSC
  scope: Package
  access: R/O
  description: Core and Graphics Engine Overlapped C0 Residency
  long_description: Core and Graphics Engine Overlapped C0 Residency
- value: 65CH
  name: MSR_PLATFORM_POWER_LIMIT
  bitfields:
  - bit: '14:0'
    long_description: 'Platform Power Limit #1 Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field. The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.'
    description: 'Platform Power Limit #1'
  - bit: '15'
    long_description: 'Enable Platform Power Limit #1 When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #1 over the time window specified by Power Limit #1 Time Window.'
    description: 'Enable Platform Power Limit #1'
  - bit: '16'
    long_description: 'Platform Clamping Limitation #1 When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #1 value. This bit is writeable only when CPUID (EAX=6):EAX[4] is set.'
    description: 'Platform Clamping Limitation #1'
  - bit: '23:17'
    long_description: 'Time Window for Platform Power Limit #1 Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation: Time Window = (float) ((1+(X/4))*(2^Y)), where: X = POWER_LIMIT_1_TIME[23:22] Y = POWER_LIMIT_1_TIME[21:17] The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN]. The default value is 0DH, The unit is specified in MSR_RAPLPOWER_UNIT[Time Unit].'
    description: 'Time Window for Platform Power Limit #1'
  - bit: '31:24'
    description: Reserved
  - bit: '46:32'
    long_description: 'Platform Power Limit #2 Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor. The recommended default value is 1.25 times the Long Duration Power Limit (i.e., Platform Power Limit # 1).'
    description: 'Platform Power Limit #2'
  - bit: '47'
    long_description: 'Enable Platform Power Limit #2 When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.'
    description: 'Enable Platform Power Limit #2'
  - bit: '48'
    long_description: 'Platform Clamping Limitation #2 When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.'
    description: 'Platform Clamping Limitation #2'
  - bit: '62:49'
    description: Reserved
  - bit: '63'
    long_description: Lock. Setting this bit will lock all other bits of this MSR until system RESET.
    description: Lock
  scope: Platform*
  access: R/W-L
  description: Platform Power Limit Control
  long_description: Platform Power Limit Control Allows platform BIOS to limit power consumption of the platform devices to the specified values. The Long Duration power consumption is specified via Platform_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration power consumption limit is specified via the Platform_Power_Limit_2 with duration chosen by the processor. The processor implements an exponential-weighted algorithm in the placement of the time windows.
- value: 690H
  name: MSR_LASTBRANCH_16_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 16 From IP
  long_description: 'Last Branch Record 16 From IP One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.12.'
  see_section:
  - 17.12.
- value: 691H
  name: MSR_LASTBRANCH_17_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 17 From IP
  long_description: Last Branch Record 17 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 692H
  name: MSR_LASTBRANCH_18_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 18 From IP
  long_description: Last Branch Record 18 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 693H
  name: MSR_LASTBRANCH_19_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 19From IP
  long_description: Last Branch Record 19From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 694H
  name: MSR_LASTBRANCH_20_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 20 From IP
  long_description: Last Branch Record 20 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 695H
  name: MSR_LASTBRANCH_21_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 21 From IP
  long_description: Last Branch Record 21 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 696H
  name: MSR_LASTBRANCH_22_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 22 From IP
  long_description: Last Branch Record 22 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 697H
  name: MSR_LASTBRANCH_23_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 23 From IP
  long_description: Last Branch Record 23 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 698H
  name: MSR_LASTBRANCH_24_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 24 From IP
  long_description: Last Branch Record 24 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 699H
  name: MSR_LASTBRANCH_25_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 25 From IP
  long_description: Last Branch Record 25 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69AH
  name: MSR_LASTBRANCH_26_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 26 From IP
  long_description: Last Branch Record 26 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69BH
  name: MSR_LASTBRANCH_27_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 27 From IP
  long_description: Last Branch Record 27 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69CH
  name: MSR_LASTBRANCH_28_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 28 From IP
  long_description: Last Branch Record 28 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69DH
  name: MSR_LASTBRANCH_29_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 29 From IP
  long_description: Last Branch Record 29 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69EH
  name: MSR_LASTBRANCH_30_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 30 From IP
  long_description: Last Branch Record 30 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 69FH
  name: MSR_LASTBRANCH_31_FROM_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 31 From IP
  long_description: Last Branch Record 31 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 6B0H
  name: MSR_GRAPHICS_PERF_LIMIT_REASONS
  bitfields:
  - bit: '0'
    access: R0
    long_description: PROCHOT Status When set, frequency is reduced due to assertion of external PROCHOT.
    description: PROCHOT Status
  - bit: '1'
    access: R0
    long_description: Thermal Status When set, frequency is reduced due to a thermal event.
    description: Thermal Status
  - bit: '4:2'
    description: Reserved
  - bit: '5'
    access: R0
    long_description: Running Average Thermal Limit Status When set, frequency is reduced due to running average thermal limit.
    description: Running Average Thermal Limit Status
  - bit: '6'
    access: R0
    long_description: VR Therm Alert Status When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.
    description: VR Therm Alert Status
  - bit: '7'
    access: R0
    long_description: VR Thermal Design Current Status When set, frequency is reduced due to VR TDC limit.
    description: VR Thermal Design Current Status
  - bit: '8'
    access: R0
    long_description: Other Status When set, frequency is reduced due to electrical or other constraints.
    description: Other Status
  - bit: '9'
    description: Reserved
  - bit: '10'
    access: R0
    long_description: Package/Platform-Level Power Limiting PL1 Status When set, frequency is reduced due to package/platform-level power limiting PL1.
    description: Package/Platform-Level Power Limiting PL1 Status
  - bit: '11'
    access: R0
    long_description: Package/Platform-Level PL2 Power Limiting Status When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.
    description: Package/Platform-Level PL2 Power Limiting Status
  - bit: '12'
    access: R0
    long_description: Inefficient Operation Status When set, processor graphics frequency is operating below target frequency.
    description: Inefficient Operation Status
  - bit: '15:13'
    description: Reserved
  - bit: '16'
    long_description: PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: PROCHOT Log
  - bit: '17'
    long_description: Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Thermal Log
  - bit: '20:18'
    description: Reserved
  - bit: '21'
    long_description: Running Average Thermal Limit Log When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Running Average Thermal Limit Log
  - bit: '22'
    long_description: VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Therm Alert Log
  - bit: '23'
    long_description: VR Thermal Design Current Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Thermal Design Current Log
  - bit: '24'
    long_description: Other Log When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Other Log
  - bit: '25'
    description: Reserved
  - bit: '26'
    long_description: Package/Platform-Level PL1 Power Limiting Log When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL1 Power Limiting Log
  - bit: '27'
    long_description: Package/Platform-Level PL2 Power Limiting Log When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL2 Power Limiting Log
  - bit: '28'
    long_description: Inefficient Operation Log When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Inefficient Operation Log
  - bit: '63:29'
    description: Reserved
  scope: Package
  access: R/W
  description: Indicator of Frequency Clipping in the Processor
  long_description: Indicator of Frequency Clipping in the Processor Graphics (Frequency refers to processor graphics frequency.)
- value: 6B1H
  name: MSR_RING_PERF_LIMIT_REASONS
  bitfields:
  - bit: '0'
    access: R0
    long_description: PROCHOT Status When set, frequency is reduced due to assertion of external PROCHOT.
    description: PROCHOT Status
  - bit: '1'
    access: R0
    long_description: Thermal Status When set, frequency is reduced due to a thermal event.
    description: Thermal Status
  - bit: '4:2'
    description: Reserved
  - bit: '5'
    access: R0
    long_description: Running Average Thermal Limit Status When set, frequency is reduced due to running average thermal limit.
    description: Running Average Thermal Limit Status
  - bit: '6'
    access: R0
    long_description: VR Therm Alert Status When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.
    description: VR Therm Alert Status
  - bit: '7'
    access: R0
    long_description: VR Thermal Design Current Status When set, frequency is reduced due to VR TDC limit.
    description: VR Thermal Design Current Status
  - bit: '8'
    access: R0
    long_description: Other Status When set, frequency is reduced due to electrical or other constraints.
    description: Other Status
  - bit: '9'
    description: Reserved
  - bit: '10'
    access: R0
    long_description: Package/Platform-Level Power Limiting PL1 Status When set, frequency is reduced due to package/Platform-level power limiting PL1.
    description: Package/Platform-Level Power Limiting PL1 Status
  - bit: '11'
    access: R0
    long_description: Package/Platform-Level PL2 Power Limiting Status When set, frequency is reduced due to package/Platform-level power limiting PL2/PL3.
    description: Package/Platform-Level PL2 Power Limiting Status
  - bit: '15:12'
    description: Reserved
  - bit: '16'
    long_description: PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: PROCHOT Log
  - bit: '17'
    long_description: Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Thermal Log
  - bit: '20:18'
    description: Reserved
  - bit: '21'
    long_description: Running Average Thermal Limit Log When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Running Average Thermal Limit Log
  - bit: '22'
    long_description: VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Therm Alert Log
  - bit: '23'
    long_description: VR Thermal Design Current Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: VR Thermal Design Current Log
  - bit: '24'
    long_description: Other Log When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Other Log
  - bit: '25'
    description: Reserved
  - bit: '26'
    long_description: Package/Platform-Level PL1 Power Limiting Log When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL1 Power Limiting Log
  - bit: '27'
    long_description: Package/Platform-Level PL2 Power Limiting Log When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
    description: Package/Platform-Level PL2 Power Limiting Log
  - bit: '63:28'
    description: Reserved
  scope: Package
  access: R/W
  description: Indicator of Frequency Clipping in the Ring Interconnect
  long_description: Indicator of Frequency Clipping in the Ring Interconnect (Frequency refers to ring interconnect in the uncore.)
- value: 6D0H
  name: MSR_LASTBRANCH_16_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 16 To IP
  long_description: 'Last Branch Record 16 To IP One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.12.'
  see_section:
  - 17.12.
- value: 6D1H
  name: MSR_LASTBRANCH_17_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 17 To IP
  long_description: Last Branch Record 17 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D2H
  name: MSR_LASTBRANCH_18_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 18 To IP
  long_description: Last Branch Record 18 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D3H
  name: MSR_LASTBRANCH_19_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 19To IP
  long_description: Last Branch Record 19To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D4H
  name: MSR_LASTBRANCH_20_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 20 To IP
  long_description: Last Branch Record 20 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D5H
  name: MSR_LASTBRANCH_21_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 21 To IP
  long_description: Last Branch Record 21 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D6H
  name: MSR_LASTBRANCH_22_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 22 To IP
  long_description: Last Branch Record 22 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D7H
  name: MSR_LASTBRANCH_23_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 23 To IP
  long_description: Last Branch Record 23 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D8H
  name: MSR_LASTBRANCH_24_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 24 To IP
  long_description: Last Branch Record 24 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6D9H
  name: MSR_LASTBRANCH_25_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 25 To IP
  long_description: Last Branch Record 25 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DAH
  name: MSR_LASTBRANCH_26_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 26 To IP
  long_description: Last Branch Record 26 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DBH
  name: MSR_LASTBRANCH_27_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 27 To IP
  long_description: Last Branch Record 27 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DCH
  name: MSR_LASTBRANCH_28_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 28 To IP
  long_description: Last Branch Record 28 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DDH
  name: MSR_LASTBRANCH_29_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 29 To IP
  long_description: Last Branch Record 29 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DEH
  name: MSR_LASTBRANCH_30_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 30 To IP
  long_description: Last Branch Record 30 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 6DFH
  name: MSR_LASTBRANCH_31_TO_IP
  scope: Thread
  access: R/W
  description: Last Branch Record 31 To IP
  long_description: Last Branch Record 31 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 770H
  name: IA32_PM_ENABLE
  scope: Package
  description: See Section 14.4.2
  see_section:
  - 14.4.2
- value: 771H
  name: IA32_HWP_CAPABILITIES
  scope: Thread
  description: See Section 14.4.3
  long_description: See Section 14.4.3, “HWP Performance Range and Dynamic Capabilities”.
  see_section:
  - 14.4.3
- value: 772H
  name: IA32_HWP_REQUEST_PKG
  scope: Package
  description: See Section 14.4.4
  see_section:
  - 14.4.4
- value: 773H
  name: IA32_HWP_INTERRUPT
  scope: Thread
  description: See Section 14.4.6
  see_section:
  - 14.4.6
- value: 774H
  name: IA32_HWP_REQUEST
  bitfields:
  - bit: '7:0'
    access: R/W
    description: Minimum Performance
  - bit: '15:8'
    access: R/W
    description: Maximum Performance
  - bit: '23:16'
    access: R/W
    description: Desired Performance
  - bit: '31:24'
    access: R/W
    description: Energy/Performance Preference
  - bit: '41:32'
    access: R/W
    description: Activity Window
  - bit: '42'
    access: R/W
    description: Package Control
  - bit: '63:43'
    description: Reserved
  scope: Thread
  description: See Section 14.4.4
  see_section:
  - 14.4.4
- value: 777H
  name: IA32_HWP_STATUS
  scope: Thread
  description: See Section 14.4.5
  see_section:
  - 14.4.5
- value: D90H
  name: IA32_BNDCFGS
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: DA0H
  name: IA32_XSS
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: DB0H
  name: IA32_PKG_HDC_CTL
  scope: Package
  description: See Section 14.5.2
  see_section:
  - 14.5.2
- value: DB1H
  name: IA32_PM_CTL1
  scope: Thread
  description: See Section 14.5.3
  long_description: See Section 14.5.3, “Logical-Processor Level HDC Control”.
  see_section:
  - 14.5.3
- value: DB2H
  name: IA32_THREAD_STALL
  scope: Thread
  description: See Section 14.5.4.1
  see_section:
  - 14.5.4.1
- value: DC0H
  name: MSR_LBR_INFO_0
  scope: Thread
  access: R/W
  description: Last Branch Record 0 Additional Information
  long_description: 'Last Branch Record 0 Additional Information One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also: • Last Branch Record Stack TOS at 1C9H. • Section 17.9.1, “LBR Stack.”'
  see_section:
  - 17.9.1
- value: DC1H
  name: MSR_LBR_INFO_1
  scope: Thread
  access: R/W
  description: Last Branch Record 1 Additional Information
  long_description: Last Branch Record 1 Additional Information See description of MSR_LBR_INFO_0.
- value: DC2H
  name: MSR_LBR_INFO_2
  scope: Thread
  access: R/W
  description: Last Branch Record 2 Additional Information
  long_description: Last Branch Record 2 Additional Information See description of MSR_LBR_INFO_0.
- value: DC3H
  name: MSR_LBR_INFO_3
  scope: Thread
  access: R/W
  description: Last Branch Record 3 Additional Information
  long_description: Last Branch Record 3 Additional Information See description of MSR_LBR_INFO_0.
- value: DC4H
  name: MSR_LBR_INFO_4
  scope: Thread
  access: R/W
  description: Last Branch Record 4 Additional Information
  long_description: Last Branch Record 4 Additional Information See description of MSR_LBR_INFO_0.
- value: DC5H
  name: MSR_LBR_INFO_5
  scope: Thread
  access: R/W
  description: Last Branch Record 5 Additional Information
  long_description: Last Branch Record 5 Additional Information See description of MSR_LBR_INFO_0.
- value: DC6H
  name: MSR_LBR_INFO_6
  scope: Thread
  access: R/W
  description: Last Branch Record 6 Additional Information
  long_description: Last Branch Record 6 Additional Information See description of MSR_LBR_INFO_0.
- value: DC7H
  name: MSR_LBR_INFO_7
  scope: Thread
  access: R/W
  description: Last Branch Record 7 Additional Information
  long_description: Last Branch Record 7 Additional Information See description of MSR_LBR_INFO_0.
- value: DC8H
  name: MSR_LBR_INFO_8
  scope: Thread
  access: R/W
  description: Last Branch Record 8 Additional Information
  long_description: Last Branch Record 8 Additional Information See description of MSR_LBR_INFO_0.
- value: DC9H
  name: MSR_LBR_INFO_9
  scope: Thread
  access: R/W
  description: Last Branch Record 9 Additional Information
  long_description: Last Branch Record 9 Additional Information See description of MSR_LBR_INFO_0.
- value: DCAH
  name: MSR_LBR_INFO_10
  scope: Thread
  access: R/W
  description: Last Branch Record 10 Additional Information
  long_description: Last Branch Record 10 Additional Information See description of MSR_LBR_INFO_0.
- value: DCBH
  name: MSR_LBR_INFO_11
  scope: Thread
  access: R/W
  description: Last Branch Record 11 Additional Information
  long_description: Last Branch Record 11 Additional Information See description of MSR_LBR_INFO_0.
- value: DCCH
  name: MSR_LBR_INFO_12
  scope: Thread
  access: R/W
  description: Last Branch Record 12 Additional Information
  long_description: Last Branch Record 12 Additional Information See description of MSR_LBR_INFO_0.
- value: DCDH
  name: MSR_LBR_INFO_13
  scope: Thread
  access: R/W
  description: Last Branch Record 13 Additional Information
  long_description: Last Branch Record 13 Additional Information See description of MSR_LBR_INFO_0.
- value: DCEH
  name: MSR_LBR_INFO_14
  scope: Thread
  access: R/W
  description: Last Branch Record 14 Additional Information
  long_description: Last Branch Record 14 Additional Information See description of MSR_LBR_INFO_0.
- value: DCFH
  name: MSR_LBR_INFO_15
  scope: Thread
  access: R/W
  description: Last Branch Record 15 Additional Information
  long_description: Last Branch Record 15 Additional Information See description of MSR_LBR_INFO_0.
- value: DD0H
  name: MSR_LBR_INFO_16
  scope: Thread
  access: R/W
  description: Last Branch Record 16 Additional Information
  long_description: Last Branch Record 16 Additional Information See description of MSR_LBR_INFO_0.
- value: DD1H
  name: MSR_LBR_INFO_17
  scope: Thread
  access: R/W
  description: Last Branch Record 17 Additional Information
  long_description: Last Branch Record 17 Additional Information See description of MSR_LBR_INFO_0.
- value: DD2H
  name: MSR_LBR_INFO_18
  scope: Thread
  access: R/W
  description: Last Branch Record 18 Additional Information
  long_description: Last Branch Record 18 Additional Information See description of MSR_LBR_INFO_0.
- value: DD3H
  name: MSR_LBR_INFO_19
  scope: Thread
  access: R/W
  description: Last Branch Record 19 Additional Information
  long_description: Last Branch Record 19 Additional Information See description of MSR_LBR_INFO_0.
- value: DD4H
  name: MSR_LBR_INFO_20
  scope: Thread
  access: R/W
  description: Last Branch Record 20 Additional Information
  long_description: Last Branch Record 20 Additional Information See description of MSR_LBR_INFO_0.
- value: DD5H
  name: MSR_LBR_INFO_21
  scope: Thread
  access: R/W
  description: Last Branch Record 21 Additional Information
  long_description: Last Branch Record 21 Additional Information See description of MSR_LBR_INFO_0.
- value: DD6H
  name: MSR_LBR_INFO_22
  scope: Thread
  access: R/W
  description: Last Branch Record 22 Additional Information
  long_description: Last Branch Record 22 Additional Information See description of MSR_LBR_INFO_0.
- value: DD7H
  name: MSR_LBR_INFO_23
  scope: Thread
  access: R/W
  description: Last Branch Record 23 Additional Information
  long_description: Last Branch Record 23 Additional Information See description of MSR_LBR_INFO_0.
- value: DD8H
  name: MSR_LBR_INFO_24
  scope: Thread
  access: R/W
  description: Last Branch Record 24 Additional Information
  long_description: Last Branch Record 24 Additional Information See description of MSR_LBR_INFO_0.
- value: DD9H
  name: MSR_LBR_INFO_25
  scope: Thread
  access: R/W
  description: Last Branch Record 25 Additional Information
  long_description: Last Branch Record 25 Additional Information See description of MSR_LBR_INFO_0.
- value: DDAH
  name: MSR_LBR_INFO_26
  scope: Thread
  access: R/W
  description: Last Branch Record 26 Additional Information
  long_description: Last Branch Record 26 Additional Information See description of MSR_LBR_INFO_0.
- value: DDBH
  name: MSR_LBR_INFO_27
  scope: Thread
  access: R/W
  description: Last Branch Record 27 Additional Information
  long_description: Last Branch Record 27 Additional Information See description of MSR_LBR_INFO_0.
- value: DDCH
  name: MSR_LBR_INFO_28
  scope: Thread
  access: R/W
  description: Last Branch Record 28 Additional Information
  long_description: Last Branch Record 28 Additional Information See description of MSR_LBR_INFO_0.
- value: DDDH
  name: MSR_LBR_INFO_29
  scope: Thread
  access: R/W
  description: Last Branch Record 29 Additional Information
  long_description: Last Branch Record 29 Additional Information See description of MSR_LBR_INFO_0.
- value: DDEH
  name: MSR_LBR_INFO_30
  scope: Thread
  access: R/W
  description: Last Branch Record 30 Additional Information
  long_description: Last Branch Record 30 Additional Information See description of MSR_LBR_INFO_0.
- value: DDFH
  name: MSR_LBR_INFO_31
  scope: Thread
  access: R/W
  description: Last Branch Record 31 Additional Information
  long_description: Last Branch Record 31 Additional Information See description of MSR_LBR_INFO_0.
