
==============================================================================
XRT Build Version: 2.15.0 (Vitis)
       Build Date: 2023-01-17 15:08:40
          Hash ID: e9fc047c277d2d5b1991962729f4b5ed76110bb6
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.0
   Kernels:                atax_0_0
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          b6109952-9223-bba3-a681-273e0e4fcf48
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 07:42:58 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 300 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: atax_0_0

Definition
----------
   Signature: atax_0_0 (void* __tmp0_0, void* fpga_A_0, void* fpga___return_0, void* fpga_x_0)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1040
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        atax_0_0_1
   Base Address: 0x1c010000

   Argument:          __tmp0_0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          fpga_A_0
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank1 (MEM_DDR4)

   Argument:          fpga___return_0
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank3 (MEM_DRAM)

   Argument:          fpga_x_0
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            bank2 (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg --connectivity.slr atax_0_0_1:SLR0 --connectivity.sp atax_0_0_1.m_axi_gmem0:DDR[0] --connectivity.sp atax_0_0_1.m_axi_gmem1:DDR[1] --connectivity.sp atax_0_0_1.m_axi_gmem2:DDR[3] --connectivity.sp atax_0_0_1.m_axi_gmem3:DDR[2] --input_files /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw_emu.xo --link --optimize 3 --output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw_emu.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 0 --target hw_emu 
   Options:       --config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg
                  --connectivity.slr atax_0_0_1:SLR0
                  --connectivity.sp atax_0_0_1.m_axi_gmem0:DDR[0]
                  --connectivity.sp atax_0_0_1.m_axi_gmem1:DDR[1]
                  --connectivity.sp atax_0_0_1.m_axi_gmem2:DDR[3]
                  --connectivity.sp atax_0_0_1.m_axi_gmem3:DDR[2]
                  --input_files /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw_emu.xo
                  --link
                  --optimize 3
                  --output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw_emu.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 0
                  --target hw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
