-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_aw_AWVALID : OUT STD_LOGIC;
    m_axi_aw_AWREADY : IN STD_LOGIC;
    m_axi_aw_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WVALID : OUT STD_LOGIC;
    m_axi_aw_WREADY : IN STD_LOGIC;
    m_axi_aw_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WLAST : OUT STD_LOGIC;
    m_axi_aw_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_ARVALID : OUT STD_LOGIC;
    m_axi_aw_ARREADY : IN STD_LOGIC;
    m_axi_aw_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_aw_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_aw_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_aw_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RVALID : IN STD_LOGIC;
    m_axi_aw_RREADY : OUT STD_LOGIC;
    m_axi_aw_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_aw_RLAST : IN STD_LOGIC;
    m_axi_aw_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_aw_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BVALID : IN STD_LOGIC;
    m_axi_aw_BREADY : OUT STD_LOGIC;
    m_axi_aw_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_aw_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_aw_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_AWVALID : OUT STD_LOGIC;
    m_axi_bi_AWREADY : IN STD_LOGIC;
    m_axi_bi_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WVALID : OUT STD_LOGIC;
    m_axi_bi_WREADY : IN STD_LOGIC;
    m_axi_bi_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WLAST : OUT STD_LOGIC;
    m_axi_bi_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_ARVALID : OUT STD_LOGIC;
    m_axi_bi_ARREADY : IN STD_LOGIC;
    m_axi_bi_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_bi_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_bi_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_bi_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RVALID : IN STD_LOGIC;
    m_axi_bi_RREADY : OUT STD_LOGIC;
    m_axi_bi_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_bi_RLAST : IN STD_LOGIC;
    m_axi_bi_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_bi_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BVALID : IN STD_LOGIC;
    m_axi_bi_BREADY : OUT STD_LOGIC;
    m_axi_bi_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_bi_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_bi_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sub52 : IN STD_LOGIC_VECTOR (16 downto 0);
    zext_ln109_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln113_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    m : IN STD_LOGIC_VECTOR (15 downto 0);
    shl_ln22_1_mid2 : IN STD_LOGIC_VECTOR (31 downto 0);
    addr_a0 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln50 : IN STD_LOGIC_VECTOR (15 downto 0);
    addr_b0 : IN STD_LOGIC_VECTOR (31 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (15 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld : OUT STD_LOGIC;
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i : IN STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of shell_top_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv18_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv16_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal icmp_ln145_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1657 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op120_readreq_state4 : BOOLEAN;
    signal icmp_ln21_reg_1648 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op121_readreq_state4 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal icmp_ln145_reg_1644_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1657_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op252_read_state12 : BOOLEAN;
    signal icmp_ln21_reg_1648_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op255_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal aw_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal aw_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln17_1_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_1_reg_1661_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln145_reg_1644_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1670 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1670_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1644_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1670_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bi_blk_n_AR : STD_LOGIC;
    signal bi_blk_n_R : STD_LOGIC;
    signal and_ln17_1_reg_1661_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_1_reg_1661_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_a_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_a_3_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op133_readreq_state5 : BOOLEAN;
    signal ap_predicate_op135_readreq_state5 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_predicate_op286_read_state13 : BOOLEAN;
    signal ap_predicate_op290_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln50_cast_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_cast_reg_1618 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln109_1_cast_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln109_1_cast_reg_1623 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_2_reg_1632 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln145_1_fu_461_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln145_1_reg_1637 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln145_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_reg_1648_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_fu_483_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln22_reg_1652 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln17_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1657_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_reg_1657_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_1_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_8_fu_575_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_8_reg_1665 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln17_2_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln17_2_reg_1670_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_fu_605_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_reg_1674 : STD_LOGIC_VECTOR (16 downto 0);
    signal aw_addr_reg_1679 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op147_readreq_state6 : BOOLEAN;
    signal ap_predicate_op150_readreq_state6 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_predicate_op318_read_state14 : BOOLEAN;
    signal ap_predicate_op321_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal aw_addr_1_reg_1685 : STD_LOGIC_VECTOR (31 downto 0);
    signal aw_addr_2_reg_1691 : STD_LOGIC_VECTOR (31 downto 0);
    signal aw_addr_3_reg_1697 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_reg_1703 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_fu_757_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_reg_1711 : STD_LOGIC_VECTOR (16 downto 0);
    signal bi_addr_reg_1716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op108_readreq_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_predicate_op164_readreq_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_predicate_op222_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_predicate_op358_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal mul_ln43_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_reg_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_1_fu_799_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_1_reg_1727 : STD_LOGIC_VECTOR (16 downto 0);
    signal bi_addr_1_reg_1732 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal mul_ln43_1_fu_842_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_1_reg_1738 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln43_2_fu_847_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln43_2_reg_1743 : STD_LOGIC_VECTOR (16 downto 0);
    signal bi_addr_2_reg_1748 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_2_fu_885_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_2_reg_1754 : STD_LOGIC_VECTOR (31 downto 0);
    signal bi_addr_3_reg_1759 : STD_LOGIC_VECTOR (31 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_read_reg_1815 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_1_read_reg_1860 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_read_reg_1865 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_2_read_reg_1900 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_1_read_reg_1905 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930 : STD_LOGIC_VECTOR (7 downto 0);
    signal aw_addr_3_read_reg_1950 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_2_read_reg_1955 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985 : STD_LOGIC_VECTOR (7 downto 0);
    signal bi_addr_3_read_reg_2010 : STD_LOGIC_VECTOR (7 downto 0);
    signal shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter2_in_a_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_in_a_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_a_1_phi_fu_362_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_b_phi_fu_373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_a_phi_fu_384_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_2_phi_fu_395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_a_3_phi_fu_406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_in_a_3_reg_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_1_phi_fu_418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_value_b_phi_fu_429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln22_fu_632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_1_fu_665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_2_fu_690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln22_3_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_fu_779_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_1_fu_828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_2_fu_871_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln50_3_fu_909_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1495_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1513_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1540_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1549_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1504_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1459_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1477_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1522_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1531_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1468_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1432_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1450_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1558_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1486_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1441_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1423_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal phi_mul_fu_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln43_3_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal t_fu_192 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal k_fu_471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_t_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln113_1_cast_fu_440_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln21_fu_495_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln2_fu_513_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_525_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln21_1_fu_541_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_1_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_2_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln22_5_fu_559_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln22_1_fu_565_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln17_fu_521_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_6_fu_569_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_2_fu_587_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln17_2_fu_581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_3_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln22_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_1_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_2_fu_627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln145_fu_616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_644_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln22_fu_655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_3_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_4_fu_659_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln22_1_fu_681_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_7_fu_677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_9_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln15_1_fu_702_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln22_fu_713_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln_fu_719_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln22_2_fu_727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_10_fu_709_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln22_11_fu_731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_fu_752_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln50_4_fu_770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_fu_794_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln50_fu_809_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_5_fu_818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_1_fu_823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_1_fu_842_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln50_1_fu_852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_1_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_6_fu_861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_2_fu_866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln43_2_fu_885_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln50_2_fu_890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_2_fu_895_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_7_fu_899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_3_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1423_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1432_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1441_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1450_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1459_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1468_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1477_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1486_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1495_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1504_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1513_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1522_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1531_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1558_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1423_ce : STD_LOGIC;
    signal grp_fu_1432_ce : STD_LOGIC;
    signal grp_fu_1441_ce : STD_LOGIC;
    signal grp_fu_1450_ce : STD_LOGIC;
    signal grp_fu_1459_ce : STD_LOGIC;
    signal grp_fu_1468_ce : STD_LOGIC;
    signal grp_fu_1477_ce : STD_LOGIC;
    signal grp_fu_1486_ce : STD_LOGIC;
    signal grp_fu_1495_ce : STD_LOGIC;
    signal grp_fu_1504_ce : STD_LOGIC;
    signal grp_fu_1513_ce : STD_LOGIC;
    signal grp_fu_1522_ce : STD_LOGIC;
    signal grp_fu_1531_ce : STD_LOGIC;
    signal grp_fu_1540_ce : STD_LOGIC;
    signal grp_fu_1549_ce : STD_LOGIC;
    signal grp_fu_1558_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter3_stage2 : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal grp_fu_1423_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1432_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1441_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1450_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1459_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1468_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1477_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1486_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1495_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1504_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1513_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1522_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1531_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1540_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1549_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1558_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_743 : BOOLEAN;
    signal ap_condition_793 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component shell_top_mul_17s_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component shell_top_mac_muladd_8ns_8s_20s_20_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component shell_top_mac_muladd_8s_8ns_20s_20_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component shell_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_17s_16ns_32_1_1_U1 : component shell_top_mul_17s_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => sub_i_reg_1674,
        din1 => mul_i_fu_752_p1,
        dout => mul_i_fu_752_p2);

    mul_17s_16ns_32_1_1_U2 : component shell_top_mul_17s_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => add_ln43_reg_1711,
        din1 => mul_ln43_fu_794_p1,
        dout => mul_ln43_fu_794_p2);

    mul_17s_16ns_32_1_1_U3 : component shell_top_mul_17s_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => add_ln43_1_reg_1727,
        din1 => mul_ln43_1_fu_842_p1,
        dout => mul_ln43_1_fu_842_p2);

    mul_17s_16ns_32_1_1_U4 : component shell_top_mul_17s_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => add_ln43_2_reg_1743,
        din1 => mul_ln43_2_fu_885_p1,
        dout => mul_ln43_2_fu_885_p2);

    mac_muladd_8ns_8s_20s_20_4_1_U5 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1423_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i,
        ce => grp_fu_1423_ce,
        dout => grp_fu_1423_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U6 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1432_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i,
        ce => grp_fu_1432_ce,
        dout => grp_fu_1432_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U7 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1441_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i,
        ce => grp_fu_1441_ce,
        dout => grp_fu_1441_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U8 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1450_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i,
        ce => grp_fu_1450_ce,
        dout => grp_fu_1450_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U9 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1459_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i,
        ce => grp_fu_1459_ce,
        dout => grp_fu_1459_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U10 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1468_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i,
        ce => grp_fu_1468_ce,
        dout => grp_fu_1468_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U11 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1477_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i,
        ce => grp_fu_1477_ce,
        dout => grp_fu_1477_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U12 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1486_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i,
        ce => grp_fu_1486_ce,
        dout => grp_fu_1486_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U13 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1495_p0,
        din1 => ap_phi_reg_pp0_iter3_in_a_reg_346,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i,
        ce => grp_fu_1495_ce,
        dout => grp_fu_1495_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U14 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1504_p0,
        din1 => ap_phi_mux_value_a_1_phi_fu_362_p4,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i,
        ce => grp_fu_1504_ce,
        dout => grp_fu_1504_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U15 : component shell_top_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5,
        din1 => grp_fu_1513_p1,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i,
        ce => grp_fu_1513_ce,
        dout => grp_fu_1513_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U16 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1522_p0,
        din1 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i,
        ce => grp_fu_1522_ce,
        dout => grp_fu_1522_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U17 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1531_p0,
        din1 => ap_phi_mux_value_a_phi_fu_384_p4,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i,
        ce => grp_fu_1531_ce,
        dout => grp_fu_1531_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U18 : component shell_top_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4,
        din1 => grp_fu_1540_p1,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i,
        ce => grp_fu_1540_ce,
        dout => grp_fu_1540_p3);

    mac_muladd_8s_8ns_20s_20_4_1_U19 : component shell_top_mac_muladd_8s_8ns_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3,
        din1 => grp_fu_1549_p1,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i,
        ce => grp_fu_1549_ce,
        dout => grp_fu_1549_p3);

    mac_muladd_8ns_8s_20s_20_4_1_U20 : component shell_top_mac_muladd_8ns_8s_20s_20_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 20,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1558_p0,
        din1 => in_a_3_reg_402,
        din2 => shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i,
        ce => grp_fu_1558_ce,
        dout => grp_fu_1558_p3);

    flow_control_loop_pipe_sequential_init_U : component shell_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage2) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage2) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage2) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_in_a_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_743)) then
                if (((icmp_ln21_reg_1648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_in_a_reg_346 <= aw_addr_read_reg_1815;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_in_a_reg_346 <= ap_phi_reg_pp0_iter2_in_a_reg_346;
                end if;
            end if; 
        end if;
    end process;

    in_a_3_reg_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_793)) then
                if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg))) then 
                    in_a_3_reg_402 <= aw_addr_3_read_reg_1950;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    in_a_3_reg_402 <= ap_phi_reg_pp0_iter3_in_a_3_reg_402;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                phi_mul_fu_188 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln145_reg_1644 = ap_const_lv1_1))) then 
                phi_mul_fu_188 <= add_ln43_3_fu_765_p2;
            end if; 
        end if;
    end process;

    t_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln145_fu_465_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    t_fu_192 <= k_fu_471_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    t_fu_192 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln22_8_reg_1665 <= add_ln22_8_fu_575_p2;
                add_ln22_reg_1652 <= add_ln22_fu_483_p2;
                and_ln17_1_reg_1661 <= and_ln17_1_fu_553_p2;
                and_ln17_1_reg_1661_pp0_iter1_reg <= and_ln17_1_reg_1661;
                and_ln17_1_reg_1661_pp0_iter2_reg <= and_ln17_1_reg_1661_pp0_iter1_reg;
                and_ln17_1_reg_1661_pp0_iter3_reg <= and_ln17_1_reg_1661_pp0_iter2_reg;
                and_ln17_2_reg_1670 <= and_ln17_2_fu_599_p2;
                and_ln17_2_reg_1670_pp0_iter1_reg <= and_ln17_2_reg_1670;
                and_ln17_2_reg_1670_pp0_iter2_reg <= and_ln17_2_reg_1670_pp0_iter1_reg;
                and_ln17_2_reg_1670_pp0_iter3_reg <= and_ln17_2_reg_1670_pp0_iter2_reg;
                and_ln17_reg_1657 <= and_ln17_fu_507_p2;
                and_ln17_reg_1657_pp0_iter1_reg <= and_ln17_reg_1657;
                and_ln17_reg_1657_pp0_iter2_reg <= and_ln17_reg_1657_pp0_iter1_reg;
                and_ln17_reg_1657_pp0_iter3_reg <= and_ln17_reg_1657_pp0_iter2_reg;
                aw_addr_2_read_reg_1900 <= m_axi_aw_RDATA;
                bi_addr_1_read_reg_1905 <= m_axi_bi_RDATA;
                bi_addr_2_reg_1748 <= sub_ln50_2_fu_871_p2;
                icmp_ln145_reg_1644 <= icmp_ln145_fu_465_p2;
                icmp_ln145_reg_1644_pp0_iter1_reg <= icmp_ln145_reg_1644;
                icmp_ln145_reg_1644_pp0_iter2_reg <= icmp_ln145_reg_1644_pp0_iter1_reg;
                icmp_ln145_reg_1644_pp0_iter3_reg <= icmp_ln145_reg_1644_pp0_iter2_reg;
                icmp_ln21_reg_1648 <= icmp_ln21_fu_477_p2;
                icmp_ln21_reg_1648_pp0_iter1_reg <= icmp_ln21_reg_1648;
                icmp_ln21_reg_1648_pp0_iter2_reg <= icmp_ln21_reg_1648_pp0_iter1_reg;
                mul_ln43_2_reg_1754 <= mul_ln43_2_fu_885_p2;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
                sub_i_reg_1674 <= sub_i_fu_605_p2;
                t_2_reg_1632 <= ap_sig_allocacmp_t_2;
                    zext_ln109_1_cast_reg_1623(15 downto 0) <= zext_ln109_1_cast_fu_444_p1(15 downto 0);
                    zext_ln145_1_reg_1637(15 downto 0) <= zext_ln145_1_fu_461_p1(15 downto 0);
                    zext_ln50_cast_reg_1618(15 downto 0) <= zext_ln50_cast_fu_436_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln43_1_reg_1727 <= add_ln43_1_fu_799_p2;
                aw_addr_read_reg_1815 <= m_axi_aw_RDATA;
                bi_addr_3_read_reg_2010 <= m_axi_bi_RDATA;
                bi_addr_reg_1716 <= sub_ln50_fu_779_p2;
                mul_ln43_reg_1722 <= mul_ln43_fu_794_p2;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                add_ln43_2_reg_1743 <= add_ln43_2_fu_847_p2;
                aw_addr_1_read_reg_1860 <= m_axi_aw_RDATA;
                bi_addr_1_reg_1732 <= sub_ln50_1_fu_828_p2;
                bi_addr_read_reg_1865 <= m_axi_bi_RDATA;
                mul_ln43_1_reg_1738 <= mul_ln43_1_fu_842_p2;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                add_ln43_reg_1711 <= add_ln43_fu_757_p2;
                aw_addr_1_reg_1685 <= sub_ln22_1_fu_665_p2;
                aw_addr_2_reg_1691 <= sub_ln22_2_fu_690_p2;
                aw_addr_3_read_reg_1950 <= m_axi_aw_RDATA;
                aw_addr_3_reg_1697 <= sub_ln22_3_fu_737_p2;
                aw_addr_reg_1679 <= sub_ln22_fu_632_p2;
                bi_addr_2_read_reg_1955 <= m_axi_bi_RDATA;
                bi_addr_3_reg_1759 <= sub_ln50_3_fu_909_p2;
                mul_i_reg_1703 <= mul_i_fu_752_p2;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                in_a_reg_346 <= ap_phi_reg_pp0_iter3_in_a_reg_346;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_2 <= ap_phi_mux_value_a_1_phi_fu_362_p4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33 <= ap_phi_mux_in_b_phi_fu_373_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_61_reg_1875;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_68_reg_1920;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32 <= ap_phi_mux_value_b_2_phi_fu_395_p4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39 <= ap_phi_mux_value_a_phi_fu_384_p4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_5 <= in_a_reg_346;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_1 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_57_reg_1820;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_73_reg_1840;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_37 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_62_reg_1775;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_34 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_35;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_72_reg_1985;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_3 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_60_reg_2015;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_30 <= ap_phi_mux_value_b_phi_fu_429_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_38 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_39;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31 <= ap_phi_mux_value_b_1_phi_fu_418_p4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_36 <= ap_phi_mux_in_a_3_phi_fu_406_p4;
                shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_4 <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_56_reg_1960;
            end if;
        end if;
    end process;
    zext_ln50_cast_reg_1618(31 downto 16) <= "0000000000000000";
    zext_ln109_1_cast_reg_1623(31 downto 16) <= "0000000000000000";
    zext_ln145_1_reg_1637(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter3_stage2, ap_idle_pp0_0to2, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to4, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage2) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln21_1_fu_541_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_2));
    add_ln21_2_fu_587_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_3));
    add_ln21_fu_495_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_1));
    add_ln22_10_fu_709_p2 <= std_logic_vector(unsigned(shl_ln22_1_mid2) + unsigned(addr_a0));
    add_ln22_11_fu_731_p2 <= std_logic_vector(unsigned(zext_ln22_2_fu_727_p1) + unsigned(add_ln22_10_fu_709_p2));
    add_ln22_1_fu_622_p2 <= std_logic_vector(unsigned(shl_ln22_1_mid2) + unsigned(sext_ln22_fu_619_p1));
    add_ln22_2_fu_627_p2 <= std_logic_vector(unsigned(add_ln22_1_fu_622_p2) + unsigned(addr_a0));
    add_ln22_3_fu_651_p2 <= std_logic_vector(unsigned(shl_ln22_1_mid2) + unsigned(addr_a0));
    add_ln22_4_fu_659_p2 <= std_logic_vector(unsigned(zext_ln22_fu_655_p1) + unsigned(add_ln22_3_fu_651_p2));
    add_ln22_5_fu_559_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln22_6_fu_569_p2 <= std_logic_vector(signed(sext_ln22_1_fu_565_p1) + signed(zext_ln17_fu_521_p1));
    add_ln22_7_fu_677_p2 <= std_logic_vector(unsigned(shl_ln22_1_mid2) + unsigned(addr_a0));
    add_ln22_8_fu_575_p2 <= std_logic_vector(unsigned(add_ln22_6_fu_569_p2) + unsigned(ap_const_lv18_2));
    add_ln22_9_fu_684_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_681_p1) + unsigned(add_ln22_7_fu_677_p2));
    add_ln22_fu_483_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln43_1_fu_799_p2 <= std_logic_vector(unsigned(zext_ln145_1_reg_1637) + unsigned(ap_const_lv17_1FFFE));
    add_ln43_2_fu_847_p2 <= std_logic_vector(unsigned(zext_ln145_1_reg_1637) + unsigned(ap_const_lv17_1FFFD));
    add_ln43_3_fu_765_p2 <= std_logic_vector(unsigned(phi_mul_fu_188) + unsigned(zext_ln109_1_cast_reg_1623));
    add_ln43_fu_757_p2 <= std_logic_vector(unsigned(zext_ln145_1_reg_1637) + unsigned(ap_const_lv17_1FFFF));
    add_ln50_1_fu_823_p2 <= std_logic_vector(unsigned(add_ln50_5_fu_818_p2) + unsigned(mul_i_reg_1703));
    add_ln50_2_fu_866_p2 <= std_logic_vector(unsigned(add_ln50_6_fu_861_p2) + unsigned(mul_i_reg_1703));
    add_ln50_3_fu_904_p2 <= std_logic_vector(unsigned(add_ln50_7_fu_899_p2) + unsigned(mul_i_reg_1703));
    add_ln50_4_fu_770_p2 <= std_logic_vector(unsigned(zext_ln50_cast_reg_1618) + unsigned(addr_b0));
    add_ln50_5_fu_818_p2 <= std_logic_vector(unsigned(zext_ln43_fu_814_p1) + unsigned(addr_b0));
    add_ln50_6_fu_861_p2 <= std_logic_vector(unsigned(zext_ln43_1_fu_857_p1) + unsigned(addr_b0));
    add_ln50_7_fu_899_p2 <= std_logic_vector(unsigned(zext_ln43_2_fu_895_p1) + unsigned(addr_b0));
    add_ln50_fu_774_p2 <= std_logic_vector(unsigned(add_ln50_4_fu_770_p2) + unsigned(mul_i_reg_1703));
    and_ln17_1_fu_553_p2 <= (icmp_ln21_2_fu_547_p2 and icmp_ln17_1_fu_535_p2);
    and_ln17_2_fu_599_p2 <= (icmp_ln21_3_fu_593_p2 and icmp_ln17_2_fu_581_p2);
    and_ln17_fu_507_p2 <= (icmp_ln21_1_fu_501_p2 and icmp_ln17_fu_489_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state5_io, ap_block_state13_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state5_io, ap_block_state13_pp0_stage0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state3_io, ap_block_state7_io, ap_block_state11_pp0_stage2_iter2, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage2_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_state3_io, ap_block_state7_io, ap_block_state11_pp0_stage2_iter2, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage2_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state4_io, ap_block_state12_pp0_stage3_iter2)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage3_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_state4_io, ap_block_state12_pp0_stage3_iter2)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage3_iter2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_state11_pp0_stage2_iter2_assign_proc : process(m_axi_aw_RVALID, ap_predicate_op222_read_state11)
    begin
                ap_block_state11_pp0_stage2_iter2 <= ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op222_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage3_iter2_assign_proc : process(m_axi_aw_RVALID, m_axi_bi_RVALID, ap_predicate_op252_read_state12, ap_predicate_op255_read_state12)
    begin
                ap_block_state12_pp0_stage3_iter2 <= (((ap_predicate_op255_read_state12 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0)) or ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op252_read_state12 = ap_const_boolean_1)));
    end process;


    ap_block_state13_pp0_stage0_iter3_assign_proc : process(m_axi_aw_RVALID, m_axi_bi_RVALID, ap_predicate_op286_read_state13, ap_predicate_op290_read_state13)
    begin
                ap_block_state13_pp0_stage0_iter3 <= (((ap_predicate_op290_read_state13 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0)) or ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op286_read_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state14_pp0_stage1_iter3_assign_proc : process(m_axi_aw_RVALID, m_axi_bi_RVALID, ap_predicate_op318_read_state14, ap_predicate_op321_read_state14)
    begin
                ap_block_state14_pp0_stage1_iter3 <= (((ap_predicate_op321_read_state14 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0)) or ((m_axi_aw_RVALID = ap_const_logic_0) and (ap_predicate_op318_read_state14 = ap_const_boolean_1)));
    end process;


    ap_block_state15_pp0_stage2_iter3_assign_proc : process(m_axi_bi_RVALID, ap_predicate_op358_read_state15)
    begin
                ap_block_state15_pp0_stage2_iter3 <= ((ap_predicate_op358_read_state15 = ap_const_boolean_1) and (m_axi_bi_RVALID = ap_const_logic_0));
    end process;


    ap_block_state3_io_assign_proc : process(m_axi_aw_ARREADY, ap_predicate_op108_readreq_state3)
    begin
                ap_block_state3_io <= ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op108_readreq_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_assign_proc : process(m_axi_aw_ARREADY, m_axi_bi_ARREADY, ap_predicate_op120_readreq_state4, ap_predicate_op121_readreq_state4)
    begin
                ap_block_state4_io <= (((ap_predicate_op121_readreq_state4 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0)) or ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op120_readreq_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_io_assign_proc : process(m_axi_aw_ARREADY, m_axi_bi_ARREADY, ap_predicate_op133_readreq_state5, ap_predicate_op135_readreq_state5)
    begin
                ap_block_state5_io <= (((ap_predicate_op135_readreq_state5 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0)) or ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op133_readreq_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_io_assign_proc : process(m_axi_aw_ARREADY, m_axi_bi_ARREADY, ap_predicate_op147_readreq_state6, ap_predicate_op150_readreq_state6)
    begin
                ap_block_state6_io <= (((ap_predicate_op150_readreq_state6 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0)) or ((m_axi_aw_ARREADY = ap_const_logic_0) and (ap_predicate_op147_readreq_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state7_io_assign_proc : process(m_axi_bi_ARREADY, ap_predicate_op164_readreq_state7)
    begin
                ap_block_state7_io <= ((ap_predicate_op164_readreq_state7 = ap_const_boolean_1) and (m_axi_bi_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_743_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_743 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_793_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_793 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln145_reg_1644, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (icmp_ln145_reg_1644 = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage2_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, icmp_ln145_reg_1644_pp0_iter3_reg, ap_block_pp0_stage2_subdone)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_condition_exit_pp0_iter3_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_phi_mux_in_a_3_phi_fu_406_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg, aw_addr_3_read_reg_1950)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg))) then 
            ap_phi_mux_in_a_3_phi_fu_406_p4 <= aw_addr_3_read_reg_1950;
        else 
            ap_phi_mux_in_a_3_phi_fu_406_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_in_b_phi_fu_373_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, icmp_ln21_reg_1648_pp0_iter2_reg, bi_addr_read_reg_1865)
    begin
        if (((icmp_ln21_reg_1648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_in_b_phi_fu_373_p4 <= bi_addr_read_reg_1865;
        else 
            ap_phi_mux_in_b_phi_fu_373_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_a_1_phi_fu_362_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, and_ln17_reg_1657_pp0_iter2_reg, aw_addr_1_read_reg_1860)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1657_pp0_iter2_reg))) then 
            ap_phi_mux_value_a_1_phi_fu_362_p4 <= aw_addr_1_read_reg_1860;
        else 
            ap_phi_mux_value_a_1_phi_fu_362_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_a_phi_fu_384_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_1_reg_1661_pp0_iter3_reg, aw_addr_2_read_reg_1900)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter3_reg))) then 
            ap_phi_mux_value_a_phi_fu_384_p4 <= aw_addr_2_read_reg_1900;
        else 
            ap_phi_mux_value_a_phi_fu_384_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_1_phi_fu_418_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_1_reg_1661_pp0_iter3_reg, bi_addr_2_read_reg_1955)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_1_phi_fu_418_p4 <= bi_addr_2_read_reg_1955;
        else 
            ap_phi_mux_value_b_1_phi_fu_418_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_2_phi_fu_395_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_reg_1657_pp0_iter3_reg, bi_addr_1_read_reg_1905)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1657_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_2_phi_fu_395_p4 <= bi_addr_1_read_reg_1905;
        else 
            ap_phi_mux_value_b_2_phi_fu_395_p4 <= ap_const_lv8_0;
        end if; 
    end process;


    ap_phi_mux_value_b_phi_fu_429_p4_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg, bi_addr_3_read_reg_2010)
    begin
        if (((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg))) then 
            ap_phi_mux_value_b_phi_fu_429_p4 <= bi_addr_3_read_reg_2010;
        else 
            ap_phi_mux_value_b_phi_fu_429_p4 <= ap_const_lv8_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter2_in_a_reg_346 <= ap_const_lv8_0;
    ap_phi_reg_pp0_iter3_in_a_3_reg_402 <= ap_const_lv8_0;

    ap_predicate_op108_readreq_state3_assign_proc : process(icmp_ln145_reg_1644, icmp_ln21_reg_1648)
    begin
                ap_predicate_op108_readreq_state3 <= ((icmp_ln21_reg_1648 = ap_const_lv1_1) and (icmp_ln145_reg_1644 = ap_const_lv1_1));
    end process;


    ap_predicate_op120_readreq_state4_assign_proc : process(icmp_ln145_reg_1644, and_ln17_reg_1657)
    begin
                ap_predicate_op120_readreq_state4 <= ((ap_const_lv1_1 = and_ln17_reg_1657) and (icmp_ln145_reg_1644 = ap_const_lv1_1));
    end process;


    ap_predicate_op121_readreq_state4_assign_proc : process(icmp_ln145_reg_1644, icmp_ln21_reg_1648)
    begin
                ap_predicate_op121_readreq_state4 <= ((icmp_ln21_reg_1648 = ap_const_lv1_1) and (icmp_ln145_reg_1644 = ap_const_lv1_1));
    end process;


    ap_predicate_op133_readreq_state5_assign_proc : process(icmp_ln145_reg_1644, and_ln17_1_reg_1661)
    begin
                ap_predicate_op133_readreq_state5 <= ((ap_const_lv1_1 = and_ln17_1_reg_1661) and (icmp_ln145_reg_1644 = ap_const_lv1_1));
    end process;


    ap_predicate_op135_readreq_state5_assign_proc : process(icmp_ln145_reg_1644, and_ln17_reg_1657)
    begin
                ap_predicate_op135_readreq_state5 <= ((ap_const_lv1_1 = and_ln17_reg_1657) and (icmp_ln145_reg_1644 = ap_const_lv1_1));
    end process;


    ap_predicate_op147_readreq_state6_assign_proc : process(icmp_ln145_reg_1644_pp0_iter1_reg, and_ln17_2_reg_1670_pp0_iter1_reg)
    begin
                ap_predicate_op147_readreq_state6 <= ((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter1_reg));
    end process;


    ap_predicate_op150_readreq_state6_assign_proc : process(icmp_ln145_reg_1644_pp0_iter1_reg, and_ln17_1_reg_1661_pp0_iter1_reg)
    begin
                ap_predicate_op150_readreq_state6 <= ((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter1_reg));
    end process;


    ap_predicate_op164_readreq_state7_assign_proc : process(icmp_ln145_reg_1644_pp0_iter1_reg, and_ln17_2_reg_1670_pp0_iter1_reg)
    begin
                ap_predicate_op164_readreq_state7 <= ((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter1_reg));
    end process;


    ap_predicate_op222_read_state11_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, icmp_ln21_reg_1648_pp0_iter2_reg)
    begin
                ap_predicate_op222_read_state11 <= ((icmp_ln21_reg_1648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op252_read_state12_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, and_ln17_reg_1657_pp0_iter2_reg)
    begin
                ap_predicate_op252_read_state12 <= ((icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1657_pp0_iter2_reg));
    end process;


    ap_predicate_op255_read_state12_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, icmp_ln21_reg_1648_pp0_iter2_reg)
    begin
                ap_predicate_op255_read_state12 <= ((icmp_ln21_reg_1648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op286_read_state13_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, and_ln17_1_reg_1661_pp0_iter2_reg)
    begin
                ap_predicate_op286_read_state13 <= ((icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter2_reg));
    end process;


    ap_predicate_op290_read_state13_assign_proc : process(icmp_ln145_reg_1644_pp0_iter2_reg, and_ln17_reg_1657_pp0_iter2_reg)
    begin
                ap_predicate_op290_read_state13 <= ((icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1657_pp0_iter2_reg));
    end process;


    ap_predicate_op318_read_state14_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg)
    begin
                ap_predicate_op318_read_state14 <= ((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg));
    end process;


    ap_predicate_op321_read_state14_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_1_reg_1661_pp0_iter3_reg)
    begin
                ap_predicate_op321_read_state14 <= ((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter3_reg));
    end process;


    ap_predicate_op358_read_state15_assign_proc : process(icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg)
    begin
                ap_predicate_op358_read_state15 <= ((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_t_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, t_fu_192)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_t_2 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_t_2 <= t_fu_192;
        end if; 
    end process;


    aw_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, m_axi_aw_ARREADY, icmp_ln145_reg_1644, ap_predicate_op120_readreq_state4, icmp_ln21_reg_1648, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, and_ln17_1_reg_1661, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln145_reg_1644_pp0_iter1_reg, and_ln17_2_reg_1670_pp0_iter1_reg)
    begin
        if ((((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln17_1_reg_1661) and (icmp_ln145_reg_1644 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op120_readreq_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln21_reg_1648 = ap_const_lv1_1) and (icmp_ln145_reg_1644 = ap_const_lv1_1)))) then 
            aw_blk_n_AR <= m_axi_aw_ARREADY;
        else 
            aw_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    aw_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, m_axi_aw_RVALID, icmp_ln145_reg_1644_pp0_iter2_reg, ap_predicate_op252_read_state12, icmp_ln21_reg_1648_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, and_ln17_1_reg_1661_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg)
    begin
        if ((((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op252_read_state12 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln21_reg_1648_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1)))) then 
            aw_blk_n_R <= m_axi_aw_RVALID;
        else 
            aw_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    bi_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, m_axi_bi_ARREADY, icmp_ln145_reg_1644, and_ln17_reg_1657, ap_predicate_op121_readreq_state4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln145_reg_1644_pp0_iter1_reg, and_ln17_2_reg_1670_pp0_iter1_reg, and_ln17_1_reg_1661_pp0_iter1_reg)
    begin
        if ((((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter1_reg)) or ((icmp_ln145_reg_1644_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln17_reg_1657) and (icmp_ln145_reg_1644 = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op121_readreq_state4 = ap_const_boolean_1)))) then 
            bi_blk_n_AR <= m_axi_bi_ARREADY;
        else 
            bi_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    bi_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, m_axi_bi_RVALID, icmp_ln145_reg_1644_pp0_iter2_reg, and_ln17_reg_1657_pp0_iter2_reg, ap_predicate_op255_read_state12, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln145_reg_1644_pp0_iter3_reg, and_ln17_2_reg_1670_pp0_iter3_reg, and_ln17_1_reg_1661_pp0_iter3_reg)
    begin
        if ((((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln17_1_reg_1661_pp0_iter3_reg)) or ((icmp_ln145_reg_1644_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln17_2_reg_1670_pp0_iter3_reg)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln145_reg_1644_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln17_reg_1657_pp0_iter2_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op255_read_state12 = ap_const_boolean_1)))) then 
            bi_blk_n_R <= m_axi_bi_RVALID;
        else 
            bi_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1423_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1423_ce <= ap_const_logic_1;
        else 
            grp_fu_1423_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1423_p0 <= grp_fu_1423_p00(8 - 1 downto 0);
    grp_fu_1423_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_22),16));

    grp_fu_1432_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1432_ce <= ap_const_logic_1;
        else 
            grp_fu_1432_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1432_p0 <= grp_fu_1432_p00(8 - 1 downto 0);
    grp_fu_1432_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_27),16));

    grp_fu_1441_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1441_ce <= ap_const_logic_1;
        else 
            grp_fu_1441_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1441_p0 <= grp_fu_1441_p00(8 - 1 downto 0);
    grp_fu_1441_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_23),16));

    grp_fu_1450_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1450_ce <= ap_const_logic_1;
        else 
            grp_fu_1450_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1450_p0 <= grp_fu_1450_p00(8 - 1 downto 0);
    grp_fu_1450_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_26),16));

    grp_fu_1459_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1459_ce <= ap_const_logic_1;
        else 
            grp_fu_1459_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1459_p0 <= grp_fu_1459_p00(8 - 1 downto 0);
    grp_fu_1459_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_32),16));

    grp_fu_1468_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1468_ce <= ap_const_logic_1;
        else 
            grp_fu_1468_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1468_p0 <= grp_fu_1468_p00(8 - 1 downto 0);
    grp_fu_1468_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_28),16));

    grp_fu_1477_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1477_ce <= ap_const_logic_1;
        else 
            grp_fu_1477_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1477_p0 <= grp_fu_1477_p00(8 - 1 downto 0);
    grp_fu_1477_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_31),16));

    grp_fu_1486_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1486_ce <= ap_const_logic_1;
        else 
            grp_fu_1486_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1486_p0 <= grp_fu_1486_p00(8 - 1 downto 0);
    grp_fu_1486_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_24),16));

    grp_fu_1495_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1495_ce <= ap_const_logic_1;
        else 
            grp_fu_1495_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1495_p0 <= grp_fu_1495_p00(8 - 1 downto 0);
    grp_fu_1495_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_b_phi_fu_373_p4),16));

    grp_fu_1504_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1504_ce <= ap_const_logic_1;
        else 
            grp_fu_1504_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1504_p0 <= grp_fu_1504_p00(8 - 1 downto 0);
    grp_fu_1504_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_33),16));

    grp_fu_1513_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1513_ce <= ap_const_logic_1;
        else 
            grp_fu_1513_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1513_p1 <= grp_fu_1513_p10(8 - 1 downto 0);
    grp_fu_1513_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_2_phi_fu_395_p4),16));

    grp_fu_1522_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1522_ce <= ap_const_logic_1;
        else 
            grp_fu_1522_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1522_p0 <= grp_fu_1522_p00(8 - 1 downto 0);
    grp_fu_1522_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_71_reg_1930),16));

    grp_fu_1531_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1531_ce <= ap_const_logic_1;
        else 
            grp_fu_1531_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1531_p0 <= grp_fu_1531_p00(8 - 1 downto 0);
    grp_fu_1531_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_29),16));

    grp_fu_1540_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1540_ce <= ap_const_logic_1;
        else 
            grp_fu_1540_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1540_p1 <= grp_fu_1540_p10(8 - 1 downto 0);
    grp_fu_1540_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_1_phi_fu_418_p4),16));

    grp_fu_1549_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1549_ce <= ap_const_logic_1;
        else 
            grp_fu_1549_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1549_p1 <= grp_fu_1549_p10(8 - 1 downto 0);
    grp_fu_1549_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_value_b_phi_fu_429_p4),16));

    grp_fu_1558_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_1558_ce <= ap_const_logic_1;
        else 
            grp_fu_1558_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1558_p0 <= grp_fu_1558_p00(8 - 1 downto 0);
    grp_fu_1558_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_25),16));
    icmp_ln145_fu_465_p2 <= "1" when (unsigned(sub52) > unsigned(zext_ln145_1_fu_461_p1)) else "0";
    icmp_ln17_1_fu_535_p2 <= "0" when (tmp_fu_525_p4 = ap_const_lv15_0) else "1";
    icmp_ln17_2_fu_581_p2 <= "1" when (unsigned(ap_sig_allocacmp_t_2) > unsigned(ap_const_lv16_2)) else "0";
    icmp_ln17_fu_489_p2 <= "0" when (ap_sig_allocacmp_t_2 = ap_const_lv16_0) else "1";
    icmp_ln21_1_fu_501_p2 <= "1" when (unsigned(add_ln21_fu_495_p2) > unsigned(zext_ln145_1_fu_461_p1)) else "0";
    icmp_ln21_2_fu_547_p2 <= "1" when (unsigned(add_ln21_1_fu_541_p2) > unsigned(zext_ln145_1_fu_461_p1)) else "0";
    icmp_ln21_3_fu_593_p2 <= "1" when (unsigned(add_ln21_2_fu_587_p2) > unsigned(zext_ln145_1_fu_461_p1)) else "0";
    icmp_ln21_fu_477_p2 <= "1" when (unsigned(ap_sig_allocacmp_t_2) < unsigned(m)) else "0";
    k_fu_471_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_t_2) + unsigned(ap_const_lv16_1));

    m_axi_aw_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op120_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op133_readreq_state5, ap_block_pp0_stage0_11001, aw_addr_reg_1679, ap_predicate_op147_readreq_state6, ap_block_pp0_stage1_11001, aw_addr_1_reg_1685, aw_addr_2_reg_1691, aw_addr_3_reg_1697, ap_predicate_op108_readreq_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if (((ap_predicate_op147_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_3_reg_1697;
        elsif (((ap_predicate_op133_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_2_reg_1691;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op120_readreq_state4 = ap_const_boolean_1))) then 
            m_axi_aw_ARADDR <= aw_addr_1_reg_1685;
        elsif (((ap_predicate_op108_readreq_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_aw_ARADDR <= aw_addr_reg_1679;
        else 
            m_axi_aw_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_aw_ARBURST <= ap_const_lv2_0;
    m_axi_aw_ARCACHE <= ap_const_lv4_0;
    m_axi_aw_ARID <= ap_const_lv1_0;
    m_axi_aw_ARLEN <= ap_const_lv32_1;
    m_axi_aw_ARLOCK <= ap_const_lv2_0;
    m_axi_aw_ARPROT <= ap_const_lv3_0;
    m_axi_aw_ARQOS <= ap_const_lv4_0;
    m_axi_aw_ARREGION <= ap_const_lv4_0;
    m_axi_aw_ARSIZE <= ap_const_lv3_0;
    m_axi_aw_ARUSER <= ap_const_lv1_0;

    m_axi_aw_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op120_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op133_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op147_readreq_state6, ap_block_pp0_stage1_11001, ap_predicate_op108_readreq_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_predicate_op108_readreq_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op147_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op133_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op120_readreq_state4 = ap_const_boolean_1)))) then 
            m_axi_aw_ARVALID <= ap_const_logic_1;
        else 
            m_axi_aw_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_aw_AWADDR <= ap_const_lv32_0;
    m_axi_aw_AWBURST <= ap_const_lv2_0;
    m_axi_aw_AWCACHE <= ap_const_lv4_0;
    m_axi_aw_AWID <= ap_const_lv1_0;
    m_axi_aw_AWLEN <= ap_const_lv32_0;
    m_axi_aw_AWLOCK <= ap_const_lv2_0;
    m_axi_aw_AWPROT <= ap_const_lv3_0;
    m_axi_aw_AWQOS <= ap_const_lv4_0;
    m_axi_aw_AWREGION <= ap_const_lv4_0;
    m_axi_aw_AWSIZE <= ap_const_lv3_0;
    m_axi_aw_AWUSER <= ap_const_lv1_0;
    m_axi_aw_AWVALID <= ap_const_logic_0;
    m_axi_aw_BREADY <= ap_const_logic_0;

    m_axi_aw_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_predicate_op252_read_state12, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op286_read_state13, ap_block_pp0_stage0_11001, ap_predicate_op318_read_state14, ap_block_pp0_stage1_11001, ap_predicate_op222_read_state11, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_predicate_op222_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op318_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op286_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op252_read_state12 = ap_const_boolean_1)))) then 
            m_axi_aw_RREADY <= ap_const_logic_1;
        else 
            m_axi_aw_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_aw_WDATA <= ap_const_lv8_0;
    m_axi_aw_WID <= ap_const_lv1_0;
    m_axi_aw_WLAST <= ap_const_logic_0;
    m_axi_aw_WSTRB <= ap_const_lv1_0;
    m_axi_aw_WUSER <= ap_const_lv1_0;
    m_axi_aw_WVALID <= ap_const_logic_0;

    m_axi_bi_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op121_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op135_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op150_readreq_state6, ap_block_pp0_stage1_11001, bi_addr_reg_1716, ap_predicate_op164_readreq_state7, ap_block_pp0_stage2_11001, bi_addr_1_reg_1732, ap_block_pp0_stage3_11001, bi_addr_2_reg_1748, bi_addr_3_reg_1759)
    begin
        if (((ap_predicate_op164_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_bi_ARADDR <= bi_addr_3_reg_1759;
        elsif (((ap_predicate_op150_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_bi_ARADDR <= bi_addr_2_reg_1748;
        elsif (((ap_predicate_op135_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_bi_ARADDR <= bi_addr_1_reg_1732;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op121_readreq_state4 = ap_const_boolean_1))) then 
            m_axi_bi_ARADDR <= bi_addr_reg_1716;
        else 
            m_axi_bi_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_bi_ARBURST <= ap_const_lv2_0;
    m_axi_bi_ARCACHE <= ap_const_lv4_0;
    m_axi_bi_ARID <= ap_const_lv1_0;
    m_axi_bi_ARLEN <= ap_const_lv32_1;
    m_axi_bi_ARLOCK <= ap_const_lv2_0;
    m_axi_bi_ARPROT <= ap_const_lv3_0;
    m_axi_bi_ARQOS <= ap_const_lv4_0;
    m_axi_bi_ARREGION <= ap_const_lv4_0;
    m_axi_bi_ARSIZE <= ap_const_lv3_0;
    m_axi_bi_ARUSER <= ap_const_lv1_0;

    m_axi_bi_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op121_readreq_state4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op135_readreq_state5, ap_block_pp0_stage0_11001, ap_predicate_op150_readreq_state6, ap_block_pp0_stage1_11001, ap_predicate_op164_readreq_state7, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_predicate_op164_readreq_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op150_readreq_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op135_readreq_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op121_readreq_state4 = ap_const_boolean_1)))) then 
            m_axi_bi_ARVALID <= ap_const_logic_1;
        else 
            m_axi_bi_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bi_AWADDR <= ap_const_lv32_0;
    m_axi_bi_AWBURST <= ap_const_lv2_0;
    m_axi_bi_AWCACHE <= ap_const_lv4_0;
    m_axi_bi_AWID <= ap_const_lv1_0;
    m_axi_bi_AWLEN <= ap_const_lv32_0;
    m_axi_bi_AWLOCK <= ap_const_lv2_0;
    m_axi_bi_AWPROT <= ap_const_lv3_0;
    m_axi_bi_AWQOS <= ap_const_lv4_0;
    m_axi_bi_AWREGION <= ap_const_lv4_0;
    m_axi_bi_AWSIZE <= ap_const_lv3_0;
    m_axi_bi_AWUSER <= ap_const_lv1_0;
    m_axi_bi_AWVALID <= ap_const_logic_0;
    m_axi_bi_BREADY <= ap_const_logic_0;

    m_axi_bi_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_predicate_op255_read_state12, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_predicate_op290_read_state13, ap_block_pp0_stage0_11001, ap_predicate_op321_read_state14, ap_block_pp0_stage1_11001, ap_predicate_op358_read_state15, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_predicate_op358_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op321_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_predicate_op290_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op255_read_state12 = ap_const_boolean_1)))) then 
            m_axi_bi_RREADY <= ap_const_logic_1;
        else 
            m_axi_bi_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_bi_WDATA <= ap_const_lv8_0;
    m_axi_bi_WID <= ap_const_lv1_0;
    m_axi_bi_WLAST <= ap_const_logic_0;
    m_axi_bi_WSTRB <= ap_const_lv1_0;
    m_axi_bi_WUSER <= ap_const_lv1_0;
    m_axi_bi_WVALID <= ap_const_logic_0;
    mul_i_fu_752_p1 <= zext_ln109_1_cast_reg_1623(16 - 1 downto 0);
    mul_ln43_1_fu_842_p1 <= zext_ln109_1_cast_reg_1623(16 - 1 downto 0);
    mul_ln43_2_fu_885_p1 <= zext_ln109_1_cast_reg_1623(16 - 1 downto 0);
    mul_ln43_fu_794_p1 <= zext_ln109_1_cast_reg_1623(16 - 1 downto 0);
    or_ln22_fu_713_p2 <= (shl_ln15_1_fu_702_p3 or ap_const_lv18_2);
    or_ln50_1_fu_852_p2 <= (shl_ln or ap_const_lv16_2);
    or_ln50_2_fu_890_p2 <= (shl_ln or ap_const_lv16_3);
    or_ln50_fu_809_p2 <= (shl_ln or ap_const_lv16_1);
    or_ln_fu_719_p3 <= (ap_const_lv1_0 & or_ln22_fu_713_p2);
        sext_ln22_1_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_5_fu_559_p2),18));

        sext_ln22_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_reg_1652),32));


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i, ap_block_pp0_stage0, grp_fu_1450_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o <= grp_fu_1450_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i, ap_block_pp0_stage3, grp_fu_1432_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o <= grp_fu_1432_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_assign_proc : process(ap_enable_reg_pp0_iter3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1468_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o <= grp_fu_1468_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i, ap_block_pp0_stage0, grp_fu_1531_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o <= grp_fu_1531_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i, ap_block_pp0_stage0, grp_fu_1522_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o <= grp_fu_1522_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_assign_proc : process(ap_enable_reg_pp0_iter3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1477_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o <= grp_fu_1477_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_15_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_assign_proc : process(ap_enable_reg_pp0_iter3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1459_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o <= grp_fu_1459_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_16_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i, ap_block_pp0_stage3, grp_fu_1504_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o <= grp_fu_1504_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_17_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_assign_proc : process(ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1549_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o <= grp_fu_1549_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_18_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_assign_proc : process(ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1540_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o <= grp_fu_1540_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_19_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i, ap_block_pp0_stage0, grp_fu_1513_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o <= grp_fu_1513_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_20_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i, ap_block_pp0_stage3, grp_fu_1495_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o <= grp_fu_1495_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_21_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_assign_proc : process(ap_enable_reg_pp0_iter2, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_1423_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o <= grp_fu_1423_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i, ap_block_pp0_stage3, grp_fu_1441_p3)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o <= grp_fu_1441_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_assign_proc : process(ap_enable_reg_pp0_iter3, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1486_p3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o <= grp_fu_1486_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_assign_proc : process(ap_enable_reg_pp0_iter4, shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, grp_fu_1558_p3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o <= grp_fu_1558_p3;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o <= shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_i;
        end if; 
    end process;


    shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld <= ap_const_logic_1;
        else 
            shell_top_signed_char_unsigned_short_unsigned_char_unsigned_short_int_un_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln15_1_fu_702_p3 <= (m & ap_const_lv2_0);
    shl_ln1_fu_644_p3 <= (m & ap_const_lv1_0);
    shl_ln2_fu_513_p3 <= (m & ap_const_lv1_0);
    sub_i_fu_605_p2 <= std_logic_vector(unsigned(zext_ln113_1_cast_fu_440_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln22_1_fu_665_p2 <= std_logic_vector(unsigned(add_ln22_4_fu_659_p2) - unsigned(zext_ln145_fu_616_p1));
    sub_ln22_2_fu_690_p2 <= std_logic_vector(unsigned(add_ln22_9_fu_684_p2) - unsigned(zext_ln145_fu_616_p1));
    sub_ln22_3_fu_737_p2 <= std_logic_vector(unsigned(add_ln22_11_fu_731_p2) - unsigned(zext_ln145_fu_616_p1));
    sub_ln22_fu_632_p2 <= std_logic_vector(unsigned(add_ln22_2_fu_627_p2) - unsigned(zext_ln145_fu_616_p1));
    sub_ln50_1_fu_828_p2 <= std_logic_vector(unsigned(add_ln50_1_fu_823_p2) - unsigned(mul_ln43_reg_1722));
    sub_ln50_2_fu_871_p2 <= std_logic_vector(unsigned(add_ln50_2_fu_866_p2) - unsigned(mul_ln43_1_reg_1738));
    sub_ln50_3_fu_909_p2 <= std_logic_vector(unsigned(add_ln50_3_fu_904_p2) - unsigned(mul_ln43_2_reg_1754));
    sub_ln50_fu_779_p2 <= std_logic_vector(unsigned(add_ln50_fu_774_p2) - unsigned(phi_mul_fu_188));
    tmp_fu_525_p4 <= ap_sig_allocacmp_t_2(15 downto 1);
    zext_ln109_1_cast_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln109_1),32));
    zext_ln113_1_cast_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln113_1),17));
    zext_ln145_1_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_t_2),17));
    zext_ln145_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_2_reg_1632),32));
    zext_ln17_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_513_p3),18));
    zext_ln22_1_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln22_8_reg_1665),32));
    zext_ln22_2_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_719_p3),32));
    zext_ln22_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_644_p3),32));
    zext_ln43_1_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_1_fu_852_p2),32));
    zext_ln43_2_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_2_fu_890_p2),32));
    zext_ln43_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln50_fu_809_p2),32));
    zext_ln50_cast_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln50),32));
end behav;
