LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY FPGA_testbench IS
END FPGA_testbench;

ARCHITECTURE test OF FPGA_testbench IS
	SIGNAL clk : STD_LOGIC := '0';
	SIGNAL reset : STD_LOGIC := '0';
	SIGNAL gpio_i : STD_LOGIC_VECTOR(3 DOWNTO 0) := (OTHERS => 'Z');
	SIGNAL gpio_o : STD_LOGIC_VECTOR(3 DOWNTO 0) := (OTHERS => 'Z');
BEGIN

	UUT : ENTITY work.TOP_ENTITY
		PORT MAP(
			fpga_gpio_clock => clk,
			fpga_gpio_rst => reset,
			fpga_gpio_i => gpio_i,
			fpga_gpio_o => gpio_o
		);

	stimuli : PROCESS

		PROCEDURE rst IS
		BEGIN
			reset <= '1';
			clk <= '1';
			WAIT FOR 10 ps;
			reset <= '0';
			clk <= '0';
			WAIT FOR 10 ps;
		END rst;

		PROCEDURE go(i : IN STD_LOGIC_VECTOR(3 DOWNTO 0)) IS
		BEGIN
			gpio_i <= i;
			clk <= '1';
			WAIT FOR 10 ps;
			clk <= '0';
			WAIT FOR 10 ps;
		END go;

	BEGIN
		rst;
		go("1010");
		go("1110");
		go("1111");
		go("0100");
		go("0000");
		go("0000");
		WAIT;
	END PROCESS;

END test;