<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx88 › cx88-reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx88-reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>

<span class="cm">    cx88x-hw.h - CX2388x register offsets</span>

<span class="cm">    Copyright (C) 1996,97,98 Ralph Metzler (rjkm@thp.uni-koeln.de)</span>
<span class="cm">		  2001 Michael Eskin</span>
<span class="cm">		  2002 Yurij Sysoev &lt;yurij@naturesoft.net&gt;</span>
<span class="cm">		  2003 Gerd Knorr &lt;kraxel@bytesex.org&gt;</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef _CX88_REG_H_</span>
<span class="cp">#define _CX88_REG_H_</span>

<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* PCI IDs and config space                                               */</span>

<span class="cp">#ifndef PCI_VENDOR_ID_CONEXANT</span>
<span class="cp"># define PCI_VENDOR_ID_CONEXANT		0x14F1</span>
<span class="cp">#endif</span>
<span class="cp">#ifndef PCI_DEVICE_ID_CX2300_VID</span>
<span class="cp"># define PCI_DEVICE_ID_CX2300_VID	0x8800</span>
<span class="cp">#endif</span>

<span class="cp">#define CX88X_DEVCTRL 0x40</span>
<span class="cp">#define CX88X_EN_TBFX 0x02</span>
<span class="cp">#define CX88X_EN_VSFX 0x04</span>

<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* PCI controller registers                                               */</span>

<span class="cm">/* Command and Status Register */</span>
<span class="cp">#define F0_CMD_STAT_MM      0x2f0004</span>
<span class="cp">#define F1_CMD_STAT_MM      0x2f0104</span>
<span class="cp">#define F2_CMD_STAT_MM      0x2f0204</span>
<span class="cp">#define F3_CMD_STAT_MM      0x2f0304</span>
<span class="cp">#define F4_CMD_STAT_MM      0x2f0404</span>

<span class="cm">/* Device Control #1 */</span>
<span class="cp">#define F0_DEV_CNTRL1_MM    0x2f0040</span>
<span class="cp">#define F1_DEV_CNTRL1_MM    0x2f0140</span>
<span class="cp">#define F2_DEV_CNTRL1_MM    0x2f0240</span>
<span class="cp">#define F3_DEV_CNTRL1_MM    0x2f0340</span>
<span class="cp">#define F4_DEV_CNTRL1_MM    0x2f0440</span>

<span class="cm">/* Device Control #1 */</span>
<span class="cp">#define F0_BAR0_MM          0x2f0010</span>
<span class="cp">#define F1_BAR0_MM          0x2f0110</span>
<span class="cp">#define F2_BAR0_MM          0x2f0210</span>
<span class="cp">#define F3_BAR0_MM          0x2f0310</span>
<span class="cp">#define F4_BAR0_MM          0x2f0410</span>

<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* DMA Controller registers                                               */</span>

<span class="cp">#define MO_PDMA_STHRSH      0x200000 </span><span class="c1">// Source threshold</span>
<span class="cp">#define MO_PDMA_STADRS      0x200004 </span><span class="c1">// Source target address</span>
<span class="cp">#define MO_PDMA_SIADRS      0x200008 </span><span class="c1">// Source internal address</span>
<span class="cp">#define MO_PDMA_SCNTRL      0x20000C </span><span class="c1">// Source control</span>
<span class="cp">#define MO_PDMA_DTHRSH      0x200010 </span><span class="c1">// Destination threshold</span>
<span class="cp">#define MO_PDMA_DTADRS      0x200014 </span><span class="c1">// Destination target address</span>
<span class="cp">#define MO_PDMA_DIADRS      0x200018 </span><span class="c1">// Destination internal address</span>
<span class="cp">#define MO_PDMA_DCNTRL      0x20001C </span><span class="c1">// Destination control</span>
<span class="cp">#define MO_LD_SSID          0x200030 </span><span class="c1">// Load subsystem ID</span>
<span class="cp">#define MO_DEV_CNTRL2       0x200034 </span><span class="c1">// Device control</span>
<span class="cp">#define MO_PCI_INTMSK       0x200040 </span><span class="c1">// PCI interrupt mask</span>
<span class="cp">#define MO_PCI_INTSTAT      0x200044 </span><span class="c1">// PCI interrupt status</span>
<span class="cp">#define MO_PCI_INTMSTAT     0x200048 </span><span class="c1">// PCI interrupt masked status</span>
<span class="cp">#define MO_VID_INTMSK       0x200050 </span><span class="c1">// Video interrupt mask</span>
<span class="cp">#define MO_VID_INTSTAT      0x200054 </span><span class="c1">// Video interrupt status</span>
<span class="cp">#define MO_VID_INTMSTAT     0x200058 </span><span class="c1">// Video interrupt masked status</span>
<span class="cp">#define MO_VID_INTSSTAT     0x20005C </span><span class="c1">// Video interrupt set status</span>
<span class="cp">#define MO_AUD_INTMSK       0x200060 </span><span class="c1">// Audio interrupt mask</span>
<span class="cp">#define MO_AUD_INTSTAT      0x200064 </span><span class="c1">// Audio interrupt status</span>
<span class="cp">#define MO_AUD_INTMSTAT     0x200068 </span><span class="c1">// Audio interrupt masked status</span>
<span class="cp">#define MO_AUD_INTSSTAT     0x20006C </span><span class="c1">// Audio interrupt set status</span>
<span class="cp">#define MO_TS_INTMSK        0x200070 </span><span class="c1">// Transport stream interrupt mask</span>
<span class="cp">#define MO_TS_INTSTAT       0x200074 </span><span class="c1">// Transport stream interrupt status</span>
<span class="cp">#define MO_TS_INTMSTAT      0x200078 </span><span class="c1">// Transport stream interrupt mask status</span>
<span class="cp">#define MO_TS_INTSSTAT      0x20007C </span><span class="c1">// Transport stream interrupt set status</span>
<span class="cp">#define MO_VIP_INTMSK       0x200080 </span><span class="c1">// VIP interrupt mask</span>
<span class="cp">#define MO_VIP_INTSTAT      0x200084 </span><span class="c1">// VIP interrupt status</span>
<span class="cp">#define MO_VIP_INTMSTAT     0x200088 </span><span class="c1">// VIP interrupt masked status</span>
<span class="cp">#define MO_VIP_INTSSTAT     0x20008C </span><span class="c1">// VIP interrupt set status</span>
<span class="cp">#define MO_GPHST_INTMSK     0x200090 </span><span class="c1">// Host interrupt mask</span>
<span class="cp">#define MO_GPHST_INTSTAT    0x200094 </span><span class="c1">// Host interrupt status</span>
<span class="cp">#define MO_GPHST_INTMSTAT   0x200098 </span><span class="c1">// Host interrupt masked status</span>
<span class="cp">#define MO_GPHST_INTSSTAT   0x20009C </span><span class="c1">// Host interrupt set status</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>DMA Channels 1-6 belong to SPIPE</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MO_DMA7_PTR1        0x300018 </span><span class="c1">// {24}RW* DMA Current Ptr : Ch#7</span>
<span class="cp">#define MO_DMA8_PTR1        0x30001C </span><span class="c1">// {24}RW* DMA Current Ptr : Ch#8</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>DMA Channels 9-20 belong to SPIPE</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MO_DMA21_PTR1       0x300080 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#21</span>
<span class="cp">#define MO_DMA22_PTR1       0x300084 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#22</span>
<span class="cp">#define MO_DMA23_PTR1       0x300088 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#23</span>
<span class="cp">#define MO_DMA24_PTR1       0x30008C </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#24</span>
<span class="cp">#define MO_DMA25_PTR1       0x300090 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#25</span>
<span class="cp">#define MO_DMA26_PTR1       0x300094 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#26</span>
<span class="cp">#define MO_DMA27_PTR1       0x300098 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#27</span>
<span class="cp">#define MO_DMA28_PTR1       0x30009C </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#28</span>
<span class="cp">#define MO_DMA29_PTR1       0x3000A0 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#29</span>
<span class="cp">#define MO_DMA30_PTR1       0x3000A4 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#30</span>
<span class="cp">#define MO_DMA31_PTR1       0x3000A8 </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#31</span>
<span class="cp">#define MO_DMA32_PTR1       0x3000AC </span><span class="c1">// {24}R0* DMA Current Ptr : Ch#32</span>

<span class="cp">#define MO_DMA21_PTR2       0x3000C0 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#21</span>
<span class="cp">#define MO_DMA22_PTR2       0x3000C4 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#22</span>
<span class="cp">#define MO_DMA23_PTR2       0x3000C8 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#23</span>
<span class="cp">#define MO_DMA24_PTR2       0x3000CC </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#24</span>
<span class="cp">#define MO_DMA25_PTR2       0x3000D0 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#25</span>
<span class="cp">#define MO_DMA26_PTR2       0x3000D4 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#26</span>
<span class="cp">#define MO_DMA27_PTR2       0x3000D8 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#27</span>
<span class="cp">#define MO_DMA28_PTR2       0x3000DC </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#28</span>
<span class="cp">#define MO_DMA29_PTR2       0x3000E0 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#29</span>
<span class="cp">#define MO_DMA30_PTR2       0x3000E4 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#30</span>
<span class="cp">#define MO_DMA31_PTR2       0x3000E8 </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#31</span>
<span class="cp">#define MO_DMA32_PTR2       0x3000EC </span><span class="c1">// {24}RW* DMA Tab Ptr : Ch#32</span>

<span class="cp">#define MO_DMA21_CNT1       0x300100 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#21</span>
<span class="cp">#define MO_DMA22_CNT1       0x300104 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#22</span>
<span class="cp">#define MO_DMA23_CNT1       0x300108 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#23</span>
<span class="cp">#define MO_DMA24_CNT1       0x30010C </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#24</span>
<span class="cp">#define MO_DMA25_CNT1       0x300110 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#25</span>
<span class="cp">#define MO_DMA26_CNT1       0x300114 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#26</span>
<span class="cp">#define MO_DMA27_CNT1       0x300118 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#27</span>
<span class="cp">#define MO_DMA28_CNT1       0x30011C </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#28</span>
<span class="cp">#define MO_DMA29_CNT1       0x300120 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#29</span>
<span class="cp">#define MO_DMA30_CNT1       0x300124 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#30</span>
<span class="cp">#define MO_DMA31_CNT1       0x300128 </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#31</span>
<span class="cp">#define MO_DMA32_CNT1       0x30012C </span><span class="c1">// {11}RW* DMA Buffer Size : Ch#32</span>

<span class="cp">#define MO_DMA21_CNT2       0x300140 </span><span class="c1">// {11}RW* DMA Table Size : Ch#21</span>
<span class="cp">#define MO_DMA22_CNT2       0x300144 </span><span class="c1">// {11}RW* DMA Table Size : Ch#22</span>
<span class="cp">#define MO_DMA23_CNT2       0x300148 </span><span class="c1">// {11}RW* DMA Table Size : Ch#23</span>
<span class="cp">#define MO_DMA24_CNT2       0x30014C </span><span class="c1">// {11}RW* DMA Table Size : Ch#24</span>
<span class="cp">#define MO_DMA25_CNT2       0x300150 </span><span class="c1">// {11}RW* DMA Table Size : Ch#25</span>
<span class="cp">#define MO_DMA26_CNT2       0x300154 </span><span class="c1">// {11}RW* DMA Table Size : Ch#26</span>
<span class="cp">#define MO_DMA27_CNT2       0x300158 </span><span class="c1">// {11}RW* DMA Table Size : Ch#27</span>
<span class="cp">#define MO_DMA28_CNT2       0x30015C </span><span class="c1">// {11}RW* DMA Table Size : Ch#28</span>
<span class="cp">#define MO_DMA29_CNT2       0x300160 </span><span class="c1">// {11}RW* DMA Table Size : Ch#29</span>
<span class="cp">#define MO_DMA30_CNT2       0x300164 </span><span class="c1">// {11}RW* DMA Table Size : Ch#30</span>
<span class="cp">#define MO_DMA31_CNT2       0x300168 </span><span class="c1">// {11}RW* DMA Table Size : Ch#31</span>
<span class="cp">#define MO_DMA32_CNT2       0x30016C </span><span class="c1">// {11}RW* DMA Table Size : Ch#32</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* Video registers                                                        */</span>

<span class="cp">#define MO_VIDY_DMA         0x310000 </span><span class="c1">// {64}RWp Video Y</span>
<span class="cp">#define MO_VIDU_DMA         0x310008 </span><span class="c1">// {64}RWp Video U</span>
<span class="cp">#define MO_VIDV_DMA         0x310010 </span><span class="c1">// {64}RWp Video V</span>
<span class="cp">#define MO_VBI_DMA          0x310018 </span><span class="c1">// {64}RWp VBI (Vertical blanking interval)</span>

<span class="cp">#define MO_DEVICE_STATUS    0x310100</span>
<span class="cp">#define MO_INPUT_FORMAT     0x310104</span>
<span class="cp">#define MO_AGC_BURST        0x31010c</span>
<span class="cp">#define MO_CONTR_BRIGHT     0x310110</span>
<span class="cp">#define MO_UV_SATURATION    0x310114</span>
<span class="cp">#define MO_HUE              0x310118</span>
<span class="cp">#define MO_HTOTAL           0x310120</span>
<span class="cp">#define MO_HDELAY_EVEN      0x310124</span>
<span class="cp">#define MO_HDELAY_ODD       0x310128</span>
<span class="cp">#define MO_VDELAY_ODD       0x31012c</span>
<span class="cp">#define MO_VDELAY_EVEN      0x310130</span>
<span class="cp">#define MO_HACTIVE_EVEN     0x31013c</span>
<span class="cp">#define MO_HACTIVE_ODD      0x310140</span>
<span class="cp">#define MO_VACTIVE_EVEN     0x310144</span>
<span class="cp">#define MO_VACTIVE_ODD      0x310148</span>
<span class="cp">#define MO_HSCALE_EVEN      0x31014c</span>
<span class="cp">#define MO_HSCALE_ODD       0x310150</span>
<span class="cp">#define MO_VSCALE_EVEN      0x310154</span>
<span class="cp">#define MO_FILTER_EVEN      0x31015c</span>
<span class="cp">#define MO_VSCALE_ODD       0x310158</span>
<span class="cp">#define MO_FILTER_ODD       0x310160</span>
<span class="cp">#define MO_OUTPUT_FORMAT    0x310164</span>

<span class="cp">#define MO_PLL_REG          0x310168 </span><span class="c1">// PLL register</span>
<span class="cp">#define MO_PLL_ADJ_CTRL     0x31016c </span><span class="c1">// PLL adjust control register</span>
<span class="cp">#define MO_SCONV_REG        0x310170 </span><span class="c1">// sample rate conversion register</span>
<span class="cp">#define MO_SCONV_FIFO       0x310174 </span><span class="c1">// sample rate conversion fifo</span>
<span class="cp">#define MO_SUB_STEP         0x310178 </span><span class="c1">// subcarrier step size</span>
<span class="cp">#define MO_SUB_STEP_DR      0x31017c </span><span class="c1">// subcarrier step size for DR line</span>

<span class="cp">#define MO_CAPTURE_CTRL     0x310180 </span><span class="c1">// capture control</span>
<span class="cp">#define MO_COLOR_CTRL       0x310184</span>
<span class="cp">#define MO_VBI_PACKET       0x310188 </span><span class="c1">// vbi packet size / delay</span>
<span class="cp">#define MO_FIELD_COUNT      0x310190 </span><span class="c1">// field counter</span>
<span class="cp">#define MO_VIP_CONFIG       0x310194</span>
<span class="cp">#define MO_VBOS_CONTROL	    0x3101a8</span>

<span class="cp">#define MO_AGC_BACK_VBI     0x310200</span>
<span class="cp">#define MO_AGC_SYNC_TIP1    0x310208</span>

<span class="cp">#define MO_VIDY_GPCNT       0x31C020 </span><span class="c1">// {16}RO Video Y general purpose counter</span>
<span class="cp">#define MO_VIDU_GPCNT       0x31C024 </span><span class="c1">// {16}RO Video U general purpose counter</span>
<span class="cp">#define MO_VIDV_GPCNT       0x31C028 </span><span class="c1">// {16}RO Video V general purpose counter</span>
<span class="cp">#define MO_VBI_GPCNT        0x31C02C </span><span class="c1">// {16}RO VBI general purpose counter</span>
<span class="cp">#define MO_VIDY_GPCNTRL     0x31C030 </span><span class="c1">// {2}WO Video Y general purpose control</span>
<span class="cp">#define MO_VIDU_GPCNTRL     0x31C034 </span><span class="c1">// {2}WO Video U general purpose control</span>
<span class="cp">#define MO_VIDV_GPCNTRL     0x31C038 </span><span class="c1">// {2}WO Video V general purpose control</span>
<span class="cp">#define MO_VBI_GPCNTRL      0x31C03C </span><span class="c1">// {2}WO VBI general purpose counter</span>
<span class="cp">#define MO_VID_DMACNTRL     0x31C040 </span><span class="c1">// {8}RW Video DMA control</span>
<span class="cp">#define MO_VID_XFR_STAT     0x31C044 </span><span class="c1">// {1}RO Video transfer status</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* audio registers                                                        */</span>

<span class="cp">#define MO_AUDD_DMA         0x320000 </span><span class="c1">// {64}RWp Audio downstream</span>
<span class="cp">#define MO_AUDU_DMA         0x320008 </span><span class="c1">// {64}RWp Audio upstream</span>
<span class="cp">#define MO_AUDR_DMA         0x320010 </span><span class="c1">// {64}RWp Audio RDS (downstream)</span>
<span class="cp">#define MO_AUDD_GPCNT       0x32C020 </span><span class="c1">// {16}RO Audio down general purpose counter</span>
<span class="cp">#define MO_AUDU_GPCNT       0x32C024 </span><span class="c1">// {16}RO Audio up general purpose counter</span>
<span class="cp">#define MO_AUDR_GPCNT       0x32C028 </span><span class="c1">// {16}RO Audio RDS general purpose counter</span>
<span class="cp">#define MO_AUDD_GPCNTRL     0x32C030 </span><span class="c1">// {2}WO Audio down general purpose control</span>
<span class="cp">#define MO_AUDU_GPCNTRL     0x32C034 </span><span class="c1">// {2}WO Audio up general purpose control</span>
<span class="cp">#define MO_AUDR_GPCNTRL     0x32C038 </span><span class="c1">// {2}WO Audio RDS general purpose control</span>
<span class="cp">#define MO_AUD_DMACNTRL     0x32C040 </span><span class="c1">// {6}RW Audio DMA control</span>
<span class="cp">#define MO_AUD_XFR_STAT     0x32C044 </span><span class="c1">// {1}RO Audio transfer status</span>
<span class="cp">#define MO_AUDD_LNGTH       0x32C048 </span><span class="c1">// {12}RW Audio down line length</span>
<span class="cp">#define MO_AUDR_LNGTH       0x32C04C </span><span class="c1">// {12}RW Audio RDS line length</span>

<span class="cp">#define AUD_INIT                 0x320100</span>
<span class="cp">#define AUD_INIT_LD              0x320104</span>
<span class="cp">#define AUD_SOFT_RESET           0x320108</span>
<span class="cp">#define AUD_I2SINPUTCNTL         0x320120</span>
<span class="cp">#define AUD_BAUDRATE             0x320124</span>
<span class="cp">#define AUD_I2SOUTPUTCNTL        0x320128</span>
<span class="cp">#define AAGC_HYST                0x320134</span>
<span class="cp">#define AAGC_GAIN                0x320138</span>
<span class="cp">#define AAGC_DEF                 0x32013c</span>
<span class="cp">#define AUD_IIR1_0_SEL           0x320150</span>
<span class="cp">#define AUD_IIR1_0_SHIFT         0x320154</span>
<span class="cp">#define AUD_IIR1_1_SEL           0x320158</span>
<span class="cp">#define AUD_IIR1_1_SHIFT         0x32015c</span>
<span class="cp">#define AUD_IIR1_2_SEL           0x320160</span>
<span class="cp">#define AUD_IIR1_2_SHIFT         0x320164</span>
<span class="cp">#define AUD_IIR1_3_SEL           0x320168</span>
<span class="cp">#define AUD_IIR1_3_SHIFT         0x32016c</span>
<span class="cp">#define AUD_IIR1_4_SEL           0x320170</span>
<span class="cp">#define AUD_IIR1_4_SHIFT         0x32017c</span>
<span class="cp">#define AUD_IIR1_5_SEL           0x320180</span>
<span class="cp">#define AUD_IIR1_5_SHIFT         0x320184</span>
<span class="cp">#define AUD_IIR2_0_SEL           0x320190</span>
<span class="cp">#define AUD_IIR2_0_SHIFT         0x320194</span>
<span class="cp">#define AUD_IIR2_1_SEL           0x320198</span>
<span class="cp">#define AUD_IIR2_1_SHIFT         0x32019c</span>
<span class="cp">#define AUD_IIR2_2_SEL           0x3201a0</span>
<span class="cp">#define AUD_IIR2_2_SHIFT         0x3201a4</span>
<span class="cp">#define AUD_IIR2_3_SEL           0x3201a8</span>
<span class="cp">#define AUD_IIR2_3_SHIFT         0x3201ac</span>
<span class="cp">#define AUD_IIR3_0_SEL           0x3201c0</span>
<span class="cp">#define AUD_IIR3_0_SHIFT         0x3201c4</span>
<span class="cp">#define AUD_IIR3_1_SEL           0x3201c8</span>
<span class="cp">#define AUD_IIR3_1_SHIFT         0x3201cc</span>
<span class="cp">#define AUD_IIR3_2_SEL           0x3201d0</span>
<span class="cp">#define AUD_IIR3_2_SHIFT         0x3201d4</span>
<span class="cp">#define AUD_IIR4_0_SEL           0x3201e0</span>
<span class="cp">#define AUD_IIR4_0_SHIFT         0x3201e4</span>
<span class="cp">#define AUD_IIR4_1_SEL           0x3201e8</span>
<span class="cp">#define AUD_IIR4_1_SHIFT         0x3201ec</span>
<span class="cp">#define AUD_IIR4_2_SEL           0x3201f0</span>
<span class="cp">#define AUD_IIR4_2_SHIFT         0x3201f4</span>
<span class="cp">#define AUD_IIR4_0_CA0           0x320200</span>
<span class="cp">#define AUD_IIR4_0_CA1           0x320204</span>
<span class="cp">#define AUD_IIR4_0_CA2           0x320208</span>
<span class="cp">#define AUD_IIR4_0_CB0           0x32020c</span>
<span class="cp">#define AUD_IIR4_0_CB1           0x320210</span>
<span class="cp">#define AUD_IIR4_1_CA0           0x320214</span>
<span class="cp">#define AUD_IIR4_1_CA1           0x320218</span>
<span class="cp">#define AUD_IIR4_1_CA2           0x32021c</span>
<span class="cp">#define AUD_IIR4_1_CB0           0x320220</span>
<span class="cp">#define AUD_IIR4_1_CB1           0x320224</span>
<span class="cp">#define AUD_IIR4_2_CA0           0x320228</span>
<span class="cp">#define AUD_IIR4_2_CA1           0x32022c</span>
<span class="cp">#define AUD_IIR4_2_CA2           0x320230</span>
<span class="cp">#define AUD_IIR4_2_CB0           0x320234</span>
<span class="cp">#define AUD_IIR4_2_CB1           0x320238</span>
<span class="cp">#define AUD_HP_MD_IIR4_1         0x320250</span>
<span class="cp">#define AUD_HP_PROG_IIR4_1       0x320254</span>
<span class="cp">#define AUD_FM_MODE_ENABLE       0x320258</span>
<span class="cp">#define AUD_POLY0_DDS_CONSTANT   0x320270</span>
<span class="cp">#define AUD_DN0_FREQ             0x320274</span>
<span class="cp">#define AUD_DN1_FREQ             0x320278</span>
<span class="cp">#define AUD_DN1_FREQ_SHIFT       0x32027c</span>
<span class="cp">#define AUD_DN1_AFC              0x320280</span>
<span class="cp">#define AUD_DN1_SRC_SEL          0x320284</span>
<span class="cp">#define AUD_DN1_SHFT             0x320288</span>
<span class="cp">#define AUD_DN2_FREQ             0x32028c</span>
<span class="cp">#define AUD_DN2_FREQ_SHIFT       0x320290</span>
<span class="cp">#define AUD_DN2_AFC              0x320294</span>
<span class="cp">#define AUD_DN2_SRC_SEL          0x320298</span>
<span class="cp">#define AUD_DN2_SHFT             0x32029c</span>
<span class="cp">#define AUD_CRDC0_SRC_SEL        0x320300</span>
<span class="cp">#define AUD_CRDC0_SHIFT          0x320304</span>
<span class="cp">#define AUD_CORDIC_SHIFT_0       0x320308</span>
<span class="cp">#define AUD_CRDC1_SRC_SEL        0x32030c</span>
<span class="cp">#define AUD_CRDC1_SHIFT          0x320310</span>
<span class="cp">#define AUD_CORDIC_SHIFT_1       0x320314</span>
<span class="cp">#define AUD_DCOC_0_SRC           0x320320</span>
<span class="cp">#define AUD_DCOC0_SHIFT          0x320324</span>
<span class="cp">#define AUD_DCOC_0_SHIFT_IN0     0x320328</span>
<span class="cp">#define AUD_DCOC_0_SHIFT_IN1     0x32032c</span>
<span class="cp">#define AUD_DCOC_1_SRC           0x320330</span>
<span class="cp">#define AUD_DCOC1_SHIFT          0x320334</span>
<span class="cp">#define AUD_DCOC_1_SHIFT_IN0     0x320338</span>
<span class="cp">#define AUD_DCOC_1_SHIFT_IN1     0x32033c</span>
<span class="cp">#define AUD_DCOC_2_SRC           0x320340</span>
<span class="cp">#define AUD_DCOC2_SHIFT          0x320344</span>
<span class="cp">#define AUD_DCOC_2_SHIFT_IN0     0x320348</span>
<span class="cp">#define AUD_DCOC_2_SHIFT_IN1     0x32034c</span>
<span class="cp">#define AUD_DCOC_PASS_IN         0x320350</span>
<span class="cp">#define AUD_PDET_SRC             0x320370</span>
<span class="cp">#define AUD_PDET_SHIFT           0x320374</span>
<span class="cp">#define AUD_PILOT_BQD_1_K0       0x320380</span>
<span class="cp">#define AUD_PILOT_BQD_1_K1       0x320384</span>
<span class="cp">#define AUD_PILOT_BQD_1_K2       0x320388</span>
<span class="cp">#define AUD_PILOT_BQD_1_K3       0x32038c</span>
<span class="cp">#define AUD_PILOT_BQD_1_K4       0x320390</span>
<span class="cp">#define AUD_PILOT_BQD_2_K0       0x320394</span>
<span class="cp">#define AUD_PILOT_BQD_2_K1       0x320398</span>
<span class="cp">#define AUD_PILOT_BQD_2_K2       0x32039c</span>
<span class="cp">#define AUD_PILOT_BQD_2_K3       0x3203a0</span>
<span class="cp">#define AUD_PILOT_BQD_2_K4       0x3203a4</span>
<span class="cp">#define AUD_THR_FR               0x3203c0</span>
<span class="cp">#define AUD_X_PROG               0x3203c4</span>
<span class="cp">#define AUD_Y_PROG               0x3203c8</span>
<span class="cp">#define AUD_HARMONIC_MULT        0x3203cc</span>
<span class="cp">#define AUD_C1_UP_THR            0x3203d0</span>
<span class="cp">#define AUD_C1_LO_THR            0x3203d4</span>
<span class="cp">#define AUD_C2_UP_THR            0x3203d8</span>
<span class="cp">#define AUD_C2_LO_THR            0x3203dc</span>
<span class="cp">#define AUD_PLL_EN               0x320400</span>
<span class="cp">#define AUD_PLL_SRC              0x320404</span>
<span class="cp">#define AUD_PLL_SHIFT            0x320408</span>
<span class="cp">#define AUD_PLL_IF_SEL           0x32040c</span>
<span class="cp">#define AUD_PLL_IF_SHIFT         0x320410</span>
<span class="cp">#define AUD_BIQUAD_PLL_K0        0x320414</span>
<span class="cp">#define AUD_BIQUAD_PLL_K1        0x320418</span>
<span class="cp">#define AUD_BIQUAD_PLL_K2        0x32041c</span>
<span class="cp">#define AUD_BIQUAD_PLL_K3        0x320420</span>
<span class="cp">#define AUD_BIQUAD_PLL_K4        0x320424</span>
<span class="cp">#define AUD_DEEMPH0_SRC_SEL      0x320440</span>
<span class="cp">#define AUD_DEEMPH0_SHIFT        0x320444</span>
<span class="cp">#define AUD_DEEMPH0_G0           0x320448</span>
<span class="cp">#define AUD_DEEMPH0_A0           0x32044c</span>
<span class="cp">#define AUD_DEEMPH0_B0           0x320450</span>
<span class="cp">#define AUD_DEEMPH0_A1           0x320454</span>
<span class="cp">#define AUD_DEEMPH0_B1           0x320458</span>
<span class="cp">#define AUD_DEEMPH1_SRC_SEL      0x32045c</span>
<span class="cp">#define AUD_DEEMPH1_SHIFT        0x320460</span>
<span class="cp">#define AUD_DEEMPH1_G0           0x320464</span>
<span class="cp">#define AUD_DEEMPH1_A0           0x320468</span>
<span class="cp">#define AUD_DEEMPH1_B0           0x32046c</span>
<span class="cp">#define AUD_DEEMPH1_A1           0x320470</span>
<span class="cp">#define AUD_DEEMPH1_B1           0x320474</span>
<span class="cp">#define AUD_OUT0_SEL             0x320490</span>
<span class="cp">#define AUD_OUT0_SHIFT           0x320494</span>
<span class="cp">#define AUD_OUT1_SEL             0x320498</span>
<span class="cp">#define AUD_OUT1_SHIFT           0x32049c</span>
<span class="cp">#define AUD_RDSI_SEL             0x3204a0</span>
<span class="cp">#define AUD_RDSI_SHIFT           0x3204a4</span>
<span class="cp">#define AUD_RDSQ_SEL             0x3204a8</span>
<span class="cp">#define AUD_RDSQ_SHIFT           0x3204ac</span>
<span class="cp">#define AUD_DBX_IN_GAIN          0x320500</span>
<span class="cp">#define AUD_DBX_WBE_GAIN         0x320504</span>
<span class="cp">#define AUD_DBX_SE_GAIN          0x320508</span>
<span class="cp">#define AUD_DBX_RMS_WBE          0x32050c</span>
<span class="cp">#define AUD_DBX_RMS_SE           0x320510</span>
<span class="cp">#define AUD_DBX_SE_BYPASS        0x320514</span>
<span class="cp">#define AUD_FAWDETCTL            0x320530</span>
<span class="cp">#define AUD_FAWDETWINCTL         0x320534</span>
<span class="cp">#define AUD_DEEMPHGAIN_R         0x320538</span>
<span class="cp">#define AUD_DEEMPHNUMER1_R       0x32053c</span>
<span class="cp">#define AUD_DEEMPHNUMER2_R       0x320540</span>
<span class="cp">#define AUD_DEEMPHDENOM1_R       0x320544</span>
<span class="cp">#define AUD_DEEMPHDENOM2_R       0x320548</span>
<span class="cp">#define AUD_ERRLOGPERIOD_R       0x32054c</span>
<span class="cp">#define AUD_ERRINTRPTTHSHLD1_R   0x320550</span>
<span class="cp">#define AUD_ERRINTRPTTHSHLD2_R   0x320554</span>
<span class="cp">#define AUD_ERRINTRPTTHSHLD3_R   0x320558</span>
<span class="cp">#define AUD_NICAM_STATUS1        0x32055c</span>
<span class="cp">#define AUD_NICAM_STATUS2        0x320560</span>
<span class="cp">#define AUD_ERRLOG1              0x320564</span>
<span class="cp">#define AUD_ERRLOG2              0x320568</span>
<span class="cp">#define AUD_ERRLOG3              0x32056c</span>
<span class="cp">#define AUD_DAC_BYPASS_L         0x320580</span>
<span class="cp">#define AUD_DAC_BYPASS_R         0x320584</span>
<span class="cp">#define AUD_DAC_BYPASS_CTL       0x320588</span>
<span class="cp">#define AUD_CTL                  0x32058c</span>
<span class="cp">#define AUD_STATUS               0x320590</span>
<span class="cp">#define AUD_VOL_CTL              0x320594</span>
<span class="cp">#define AUD_BAL_CTL              0x320598</span>
<span class="cp">#define AUD_START_TIMER          0x3205b0</span>
<span class="cp">#define AUD_MODE_CHG_TIMER       0x3205b4</span>
<span class="cp">#define AUD_POLYPH80SCALEFAC     0x3205b8</span>
<span class="cp">#define AUD_DMD_RA_DDS           0x3205bc</span>
<span class="cp">#define AUD_I2S_RA_DDS           0x3205c0</span>
<span class="cp">#define AUD_RATE_THRES_DMD       0x3205d0</span>
<span class="cp">#define AUD_RATE_THRES_I2S       0x3205d4</span>
<span class="cp">#define AUD_RATE_ADJ1            0x3205d8</span>
<span class="cp">#define AUD_RATE_ADJ2            0x3205dc</span>
<span class="cp">#define AUD_RATE_ADJ3            0x3205e0</span>
<span class="cp">#define AUD_RATE_ADJ4            0x3205e4</span>
<span class="cp">#define AUD_RATE_ADJ5            0x3205e8</span>
<span class="cp">#define AUD_APB_IN_RATE_ADJ      0x3205ec</span>
<span class="cp">#define AUD_I2SCNTL              0x3205ec</span>
<span class="cp">#define AUD_PHASE_FIX_CTL        0x3205f0</span>
<span class="cp">#define AUD_PLL_PRESCALE         0x320600</span>
<span class="cp">#define AUD_PLL_DDS              0x320604</span>
<span class="cp">#define AUD_PLL_INT              0x320608</span>
<span class="cp">#define AUD_PLL_FRAC             0x32060c</span>
<span class="cp">#define AUD_PLL_JTAG             0x320620</span>
<span class="cp">#define AUD_PLL_SPMP             0x320624</span>
<span class="cp">#define AUD_AFE_12DB_EN          0x320628</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>Audio QAM Register Addresses</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define AUD_PDF_DDS_CNST_BYTE2   0x320d01</span>
<span class="cp">#define AUD_PDF_DDS_CNST_BYTE1   0x320d02</span>
<span class="cp">#define AUD_PDF_DDS_CNST_BYTE0   0x320d03</span>
<span class="cp">#define AUD_PHACC_FREQ_8MSB      0x320d2a</span>
<span class="cp">#define AUD_PHACC_FREQ_8LSB      0x320d2b</span>
<span class="cp">#define AUD_QAM_MODE             0x320d04</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* transport stream registers                                             */</span>

<span class="cp">#define MO_TS_DMA           0x330000 </span><span class="c1">// {64}RWp Transport stream downstream</span>
<span class="cp">#define MO_TS_GPCNT         0x33C020 </span><span class="c1">// {16}RO TS general purpose counter</span>
<span class="cp">#define MO_TS_GPCNTRL       0x33C030 </span><span class="c1">// {2}WO TS general purpose control</span>
<span class="cp">#define MO_TS_DMACNTRL      0x33C040 </span><span class="c1">// {6}RW TS DMA control</span>
<span class="cp">#define MO_TS_XFR_STAT      0x33C044 </span><span class="c1">// {1}RO TS transfer status</span>
<span class="cp">#define MO_TS_LNGTH         0x33C048 </span><span class="c1">// {12}RW TS line length</span>

<span class="cp">#define TS_HW_SOP_CNTRL     0x33C04C</span>
<span class="cp">#define TS_GEN_CNTRL        0x33C050</span>
<span class="cp">#define TS_BD_PKT_STAT      0x33C054</span>
<span class="cp">#define TS_SOP_STAT         0x33C058</span>
<span class="cp">#define TS_FIFO_OVFL_STAT   0x33C05C</span>
<span class="cp">#define TS_VALERR_CNTRL     0x33C060</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* VIP registers                                                          */</span>

<span class="cp">#define MO_VIPD_DMA         0x340000 </span><span class="c1">// {64}RWp VIP downstream</span>
<span class="cp">#define MO_VIPU_DMA         0x340008 </span><span class="c1">// {64}RWp VIP upstream</span>
<span class="cp">#define MO_VIPD_GPCNT       0x34C020 </span><span class="c1">// {16}RO VIP down general purpose counter</span>
<span class="cp">#define MO_VIPU_GPCNT       0x34C024 </span><span class="c1">// {16}RO VIP up general purpose counter</span>
<span class="cp">#define MO_VIPD_GPCNTRL     0x34C030 </span><span class="c1">// {2}WO VIP down general purpose control</span>
<span class="cp">#define MO_VIPU_GPCNTRL     0x34C034 </span><span class="c1">// {2}WO VIP up general purpose control</span>
<span class="cp">#define MO_VIP_DMACNTRL     0x34C040 </span><span class="c1">// {6}RW VIP DMA control</span>
<span class="cp">#define MO_VIP_XFR_STAT     0x34C044 </span><span class="c1">// {1}RO VIP transfer status</span>
<span class="cp">#define MO_VIP_CFG          0x340048 </span><span class="c1">// VIP configuration</span>
<span class="cp">#define MO_VIPU_CNTRL       0x34004C </span><span class="c1">// VIP upstream control #1</span>
<span class="cp">#define MO_VIPD_CNTRL       0x340050 </span><span class="c1">// VIP downstream control #2</span>
<span class="cp">#define MO_VIPD_LNGTH       0x340054 </span><span class="c1">// VIP downstream line length</span>
<span class="cp">#define MO_VIP_BRSTLN       0x340058 </span><span class="c1">// VIP burst length</span>
<span class="cp">#define MO_VIP_INTCNTRL     0x34C05C </span><span class="c1">// VIP Interrupt Control</span>
<span class="cp">#define MO_VIP_XFTERM       0x340060 </span><span class="c1">// VIP transfer terminate</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* misc registers                                                         */</span>

<span class="cp">#define MO_M2M_DMA          0x350000 </span><span class="c1">// {64}RWp Mem2Mem DMA Bfr</span>
<span class="cp">#define MO_GP0_IO           0x350010 </span><span class="c1">// {32}RW* GPIOoutput enablesdata I/O</span>
<span class="cp">#define MO_GP1_IO           0x350014 </span><span class="c1">// {32}RW* GPIOoutput enablesdata I/O</span>
<span class="cp">#define MO_GP2_IO           0x350018 </span><span class="c1">// {32}RW* GPIOoutput enablesdata I/O</span>
<span class="cp">#define MO_GP3_IO           0x35001C </span><span class="c1">// {32}RW* GPIO Mode/Ctrloutput enables</span>
<span class="cp">#define MO_GPIO             0x350020 </span><span class="c1">// {32}RW* GPIO I2C Ctrldata I/O</span>
<span class="cp">#define MO_GPOE             0x350024 </span><span class="c1">// {32}RW  GPIO I2C Ctrloutput enables</span>
<span class="cp">#define MO_GP_ISM           0x350028 </span><span class="c1">// {16}WO  GPIO Intr Sens/Pol</span>

<span class="cp">#define MO_PLL_B            0x35C008 </span><span class="c1">// {32}RW* PLL Control for ASB bus clks</span>
<span class="cp">#define MO_M2M_CNT          0x35C024 </span><span class="c1">// {32}RW  Mem2Mem DMA Cnt</span>
<span class="cp">#define MO_M2M_XSUM         0x35C028 </span><span class="c1">// {32}RO  M2M XOR-Checksum</span>
<span class="cp">#define MO_CRC              0x35C02C </span><span class="c1">// {16}RW  CRC16 init/result</span>
<span class="cp">#define MO_CRC_D            0x35C030 </span><span class="c1">// {32}WO  CRC16 new data in</span>
<span class="cp">#define MO_TM_CNT_LDW       0x35C034 </span><span class="c1">// {32}RO  Timer : Counter low dword</span>
<span class="cp">#define MO_TM_CNT_UW        0x35C038 </span><span class="c1">// {16}RO  Timer : Counter high word</span>
<span class="cp">#define MO_TM_LMT_LDW       0x35C03C </span><span class="c1">// {32}RW  Timer : Limit low dword</span>
<span class="cp">#define MO_TM_LMT_UW        0x35C040 </span><span class="c1">// {32}RW  Timer : Limit high word</span>
<span class="cp">#define MO_PINMUX_IO        0x35C044 </span><span class="c1">// {8}RW  Pin Mux Control</span>
<span class="cp">#define MO_TSTSEL_IO        0x35C048 </span><span class="c1">// {2}RW  Pin Mux Control</span>
<span class="cp">#define MO_AFECFG_IO        0x35C04C </span><span class="c1">// AFE configuration reg</span>
<span class="cp">#define MO_DDS_IO           0x35C050 </span><span class="c1">// DDS Increment reg</span>
<span class="cp">#define MO_DDSCFG_IO        0x35C054 </span><span class="c1">// DDS Configuration reg</span>
<span class="cp">#define MO_SAMPLE_IO        0x35C058 </span><span class="c1">// IRIn sample reg</span>
<span class="cp">#define MO_SRST_IO          0x35C05C </span><span class="c1">// Output system reset reg</span>

<span class="cp">#define MO_INT1_MSK         0x35C060 </span><span class="c1">// DMA RISC interrupt mask</span>
<span class="cp">#define MO_INT1_STAT        0x35C064 </span><span class="c1">// DMA RISC interrupt status</span>
<span class="cp">#define MO_INT1_MSTAT       0x35C068 </span><span class="c1">// DMA RISC interrupt masked status</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* i2c bus registers                                                      */</span>

<span class="cp">#define MO_I2C              0x368000 </span><span class="c1">// I2C data/control</span>
<span class="cp">#define MO_I2C_DIV          (0xf&lt;&lt;4)</span>
<span class="cp">#define MO_I2C_SYNC         (1&lt;&lt;3)</span>
<span class="cp">#define MO_I2C_W3B          (1&lt;&lt;2)</span>
<span class="cp">#define MO_I2C_SCL          (1&lt;&lt;1)</span>
<span class="cp">#define MO_I2C_SDA          (1&lt;&lt;0)</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* general purpose host registers                                         */</span>
<span class="cm">/* FIXME: tyops?  s/0x35/0x38/ ??                                         */</span>

<span class="cp">#define MO_GPHSTD_DMA       0x350000 </span><span class="c1">// {64}RWp Host downstream</span>
<span class="cp">#define MO_GPHSTU_DMA       0x350008 </span><span class="c1">// {64}RWp Host upstream</span>
<span class="cp">#define MO_GPHSTU_CNTRL     0x380048 </span><span class="c1">// Host upstream control #1</span>
<span class="cp">#define MO_GPHSTD_CNTRL     0x38004C </span><span class="c1">// Host downstream control #2</span>
<span class="cp">#define MO_GPHSTD_LNGTH     0x380050 </span><span class="c1">// Host downstream line length</span>
<span class="cp">#define MO_GPHST_WSC        0x380054 </span><span class="c1">// Host wait state control</span>
<span class="cp">#define MO_GPHST_XFR        0x380058 </span><span class="c1">// Host transfer control</span>
<span class="cp">#define MO_GPHST_WDTH       0x38005C </span><span class="c1">// Host interface width</span>
<span class="cp">#define MO_GPHST_HDSHK      0x380060 </span><span class="c1">// Host peripheral handshake</span>
<span class="cp">#define MO_GPHST_MUX16      0x380064 </span><span class="c1">// Host muxed 16-bit transfer parameters</span>
<span class="cp">#define MO_GPHST_MODE       0x380068 </span><span class="c1">// Host mode select</span>

<span class="cp">#define MO_GPHSTD_GPCNT     0x35C020 </span><span class="c1">// Host down general purpose counter</span>
<span class="cp">#define MO_GPHSTU_GPCNT     0x35C024 </span><span class="c1">// Host up general purpose counter</span>
<span class="cp">#define MO_GPHSTD_GPCNTRL   0x38C030 </span><span class="c1">// Host down general purpose control</span>
<span class="cp">#define MO_GPHSTU_GPCNTRL   0x38C034 </span><span class="c1">// Host up general purpose control</span>
<span class="cp">#define MO_GPHST_DMACNTRL   0x38C040 </span><span class="c1">// Host DMA control</span>
<span class="cp">#define MO_GPHST_XFR_STAT   0x38C044 </span><span class="c1">// Host transfer status</span>
<span class="cp">#define MO_GPHST_SOFT_RST   0x38C06C </span><span class="c1">// Host software reset</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* RISC instructions                                                      */</span>

<span class="cp">#define RISC_SYNC		 0x80000000</span>
<span class="cp">#define RISC_SYNC_ODD		 0x80000000</span>
<span class="cp">#define RISC_SYNC_EVEN		 0x80000200</span>
<span class="cp">#define RISC_RESYNC		 0x80008000</span>
<span class="cp">#define RISC_RESYNC_ODD		 0x80008000</span>
<span class="cp">#define RISC_RESYNC_EVEN	 0x80008200</span>
<span class="cp">#define RISC_WRITE		 0x10000000</span>
<span class="cp">#define RISC_WRITEC		 0x50000000</span>
<span class="cp">#define RISC_READ		 0x90000000</span>
<span class="cp">#define RISC_READC		 0xA0000000</span>
<span class="cp">#define RISC_JUMP		 0x70000000</span>
<span class="cp">#define RISC_SKIP		 0x20000000</span>
<span class="cp">#define RISC_WRITERM		 0xB0000000</span>
<span class="cp">#define RISC_WRITECM		 0xC0000000</span>
<span class="cp">#define RISC_WRITECR		 0xD0000000</span>
<span class="cp">#define RISC_IMM		 0x00000001</span>

<span class="cp">#define RISC_SOL		 0x08000000</span>
<span class="cp">#define RISC_EOL		 0x04000000</span>

<span class="cp">#define RISC_IRQ2		 0x02000000</span>
<span class="cp">#define RISC_IRQ1		 0x01000000</span>

<span class="cp">#define RISC_CNT_NONE		 0x00000000</span>
<span class="cp">#define RISC_CNT_INC		 0x00010000</span>
<span class="cp">#define RISC_CNT_RSVR		 0x00020000</span>
<span class="cp">#define RISC_CNT_RESET		 0x00030000</span>
<span class="cp">#define RISC_JMP_SRP         	 0x01</span>


<span class="cm">/* ---------------------------------------------------------------------- */</span>
<span class="cm">/* various constants                                                      */</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><p>DMA</p></td><td class="code"><div class="highlight"><pre><span class="cm">/* Interrupt mask/status */</span>
<span class="cp">#define PCI_INT_VIDINT		(1 &lt;&lt;  0)</span>
<span class="cp">#define PCI_INT_AUDINT		(1 &lt;&lt;  1)</span>
<span class="cp">#define PCI_INT_TSINT		(1 &lt;&lt;  2)</span>
<span class="cp">#define PCI_INT_VIPINT		(1 &lt;&lt;  3)</span>
<span class="cp">#define PCI_INT_HSTINT		(1 &lt;&lt;  4)</span>
<span class="cp">#define PCI_INT_TM1INT		(1 &lt;&lt;  5)</span>
<span class="cp">#define PCI_INT_SRCDMAINT	(1 &lt;&lt;  6)</span>
<span class="cp">#define PCI_INT_DSTDMAINT	(1 &lt;&lt;  7)</span>
<span class="cp">#define PCI_INT_RISC_RD_BERRINT	(1 &lt;&lt; 10)</span>
<span class="cp">#define PCI_INT_RISC_WR_BERRINT	(1 &lt;&lt; 11)</span>
<span class="cp">#define PCI_INT_BRDG_BERRINT	(1 &lt;&lt; 12)</span>
<span class="cp">#define PCI_INT_SRC_DMA_BERRINT	(1 &lt;&lt; 13)</span>
<span class="cp">#define PCI_INT_DST_DMA_BERRINT	(1 &lt;&lt; 14)</span>
<span class="cp">#define PCI_INT_IPB_DMA_BERRINT	(1 &lt;&lt; 15)</span>
<span class="cp">#define PCI_INT_I2CDONE		(1 &lt;&lt; 16)</span>
<span class="cp">#define PCI_INT_I2CRACK		(1 &lt;&lt; 17)</span>
<span class="cp">#define PCI_INT_IR_SMPINT	(1 &lt;&lt; 18)</span>
<span class="cp">#define PCI_INT_GPIO_INT0	(1 &lt;&lt; 19)</span>
<span class="cp">#define PCI_INT_GPIO_INT1	(1 &lt;&lt; 20)</span>

<span class="cp">#define SEL_BTSC     0x01</span>
<span class="cp">#define SEL_EIAJ     0x02</span>
<span class="cp">#define SEL_A2       0x04</span>
<span class="cp">#define SEL_SAP      0x08</span>
<span class="cp">#define SEL_NICAM    0x10</span>
<span class="cp">#define SEL_FMRADIO  0x20</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>AUD_CTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define AUD_INT_DN_RISCI1	(1 &lt;&lt;  0)</span>
<span class="cp">#define AUD_INT_UP_RISCI1	(1 &lt;&lt;  1)</span>
<span class="cp">#define AUD_INT_RDS_DN_RISCI1	(1 &lt;&lt;  2)</span>
<span class="cp">#define AUD_INT_DN_RISCI2	(1 &lt;&lt;  4) </span><span class="cm">/* yes, 3 is skipped */</span><span class="cp"></span>
<span class="cp">#define AUD_INT_UP_RISCI2	(1 &lt;&lt;  5)</span>
<span class="cp">#define AUD_INT_RDS_DN_RISCI2	(1 &lt;&lt;  6)</span>
<span class="cp">#define AUD_INT_DN_SYNC		(1 &lt;&lt; 12)</span>
<span class="cp">#define AUD_INT_UP_SYNC		(1 &lt;&lt; 13)</span>
<span class="cp">#define AUD_INT_RDS_DN_SYNC	(1 &lt;&lt; 14)</span>
<span class="cp">#define AUD_INT_OPC_ERR		(1 &lt;&lt; 16)</span>
<span class="cp">#define AUD_INT_BER_IRQ		(1 &lt;&lt; 20)</span>
<span class="cp">#define AUD_INT_MCHG_IRQ	(1 &lt;&lt; 21)</span>

<span class="cp">#define EN_BTSC_FORCE_MONO      0</span>
<span class="cp">#define EN_BTSC_FORCE_STEREO    1</span>
<span class="cp">#define EN_BTSC_FORCE_SAP       2</span>
<span class="cp">#define EN_BTSC_AUTO_STEREO     3</span>
<span class="cp">#define EN_BTSC_AUTO_SAP        4</span>

<span class="cp">#define EN_A2_FORCE_MONO1       8</span>
<span class="cp">#define EN_A2_FORCE_MONO2       9</span>
<span class="cp">#define EN_A2_FORCE_STEREO      10</span>
<span class="cp">#define EN_A2_AUTO_MONO2        11</span>
<span class="cp">#define EN_A2_AUTO_STEREO       12</span>

<span class="cp">#define EN_EIAJ_FORCE_MONO1     16</span>
<span class="cp">#define EN_EIAJ_FORCE_MONO2     17</span>
<span class="cp">#define EN_EIAJ_FORCE_STEREO    18</span>
<span class="cp">#define EN_EIAJ_AUTO_MONO2      19</span>
<span class="cp">#define EN_EIAJ_AUTO_STEREO     20</span>

<span class="cp">#define EN_NICAM_FORCE_MONO1    32</span>
<span class="cp">#define EN_NICAM_FORCE_MONO2    33</span>
<span class="cp">#define EN_NICAM_FORCE_STEREO   34</span>
<span class="cp">#define EN_NICAM_AUTO_MONO2     35</span>
<span class="cp">#define EN_NICAM_AUTO_STEREO    36</span>

<span class="cp">#define EN_FMRADIO_FORCE_MONO   24</span>
<span class="cp">#define EN_FMRADIO_FORCE_STEREO 25</span>
<span class="cp">#define EN_FMRADIO_AUTO_STEREO  26</span>

<span class="cp">#define EN_NICAM_AUTO_FALLBACK  0x00000040</span>
<span class="cp">#define EN_FMRADIO_EN_RDS       0x00000200</span>
<span class="cp">#define EN_NICAM_TRY_AGAIN_BIT  0x00000400</span>
<span class="cp">#define EN_DAC_ENABLE           0x00001000</span>
<span class="cp">#define EN_I2SOUT_ENABLE        0x00002000</span>
<span class="cp">#define EN_I2SIN_STR2DAC        0x00004000</span>
<span class="cp">#define EN_I2SIN_ENABLE         0x00008000</span>

<span class="cp">#define EN_DMTRX_SUMDIFF        (0 &lt;&lt; 7)</span>
<span class="cp">#define EN_DMTRX_SUMR           (1 &lt;&lt; 7)</span>
<span class="cp">#define EN_DMTRX_LR             (2 &lt;&lt; 7)</span>
<span class="cp">#define EN_DMTRX_MONO           (3 &lt;&lt; 7)</span>
<span class="cp">#define EN_DMTRX_BYPASS         (1 &lt;&lt; 11)</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>Video</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define VID_CAPTURE_CONTROL		0x310180</span>

<span class="cp">#define CX23880_CAP_CTL_CAPTURE_VBI_ODD  (1&lt;&lt;3)</span>
<span class="cp">#define CX23880_CAP_CTL_CAPTURE_VBI_EVEN (1&lt;&lt;2)</span>
<span class="cp">#define CX23880_CAP_CTL_CAPTURE_ODD      (1&lt;&lt;1)</span>
<span class="cp">#define CX23880_CAP_CTL_CAPTURE_EVEN     (1&lt;&lt;0)</span>

<span class="cp">#define VideoInputMux0		 0x0</span>
<span class="cp">#define VideoInputMux1		 0x1</span>
<span class="cp">#define VideoInputMux2		 0x2</span>
<span class="cp">#define VideoInputMux3		 0x3</span>
<span class="cp">#define VideoInputTuner		 0x0</span>
<span class="cp">#define VideoInputComposite	 0x1</span>
<span class="cp">#define VideoInputSVideo	 0x2</span>
<span class="cp">#define VideoInputOther		 0x3</span>

<span class="cp">#define Xtal0		 0x1</span>
<span class="cp">#define Xtal1		 0x2</span>
<span class="cp">#define XtalAuto	 0x3</span>

<span class="cp">#define VideoFormatAuto		 0x0</span>
<span class="cp">#define VideoFormatNTSC		 0x1</span>
<span class="cp">#define VideoFormatNTSCJapan	 0x2</span>
<span class="cp">#define VideoFormatNTSC443	 0x3</span>
<span class="cp">#define VideoFormatPAL		 0x4</span>
<span class="cp">#define VideoFormatPALB		 0x4</span>
<span class="cp">#define VideoFormatPALD		 0x4</span>
<span class="cp">#define VideoFormatPALG		 0x4</span>
<span class="cp">#define VideoFormatPALH		 0x4</span>
<span class="cp">#define VideoFormatPALI		 0x4</span>
<span class="cp">#define VideoFormatPALBDGHI	 0x4</span>
<span class="cp">#define VideoFormatPALM		 0x5</span>
<span class="cp">#define VideoFormatPALN		 0x6</span>
<span class="cp">#define VideoFormatPALNC	 0x7</span>
<span class="cp">#define VideoFormatPAL60	 0x8</span>
<span class="cp">#define VideoFormatSECAM	 0x9</span>

<span class="cp">#define VideoFormatAuto27MHz		 0x10</span>
<span class="cp">#define VideoFormatNTSC27MHz		 0x11</span>
<span class="cp">#define VideoFormatNTSCJapan27MHz	 0x12</span>
<span class="cp">#define VideoFormatNTSC44327MHz		 0x13</span>
<span class="cp">#define VideoFormatPAL27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALB27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALD27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALG27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALH27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALI27MHz		 0x14</span>
<span class="cp">#define VideoFormatPALBDGHI27MHz	 0x14</span>
<span class="cp">#define VideoFormatPALM27MHz		 0x15</span>
<span class="cp">#define VideoFormatPALN27MHz		 0x16</span>
<span class="cp">#define VideoFormatPALNC27MHz		 0x17</span>
<span class="cp">#define VideoFormatPAL6027MHz		 0x18</span>
<span class="cp">#define VideoFormatSECAM27MHz		 0x19</span>

<span class="cp">#define NominalUSECAM	 0x87</span>
<span class="cp">#define NominalVSECAM	 0x85</span>
<span class="cp">#define NominalUNTSC	 0xFE</span>
<span class="cp">#define NominalVNTSC	 0xB4</span>

<span class="cp">#define NominalContrast  0xD8</span>

<span class="cp">#define HFilterAutoFormat	 0x0</span>
<span class="cp">#define HFilterCIF		 0x1</span>
<span class="cp">#define HFilterQCIF		 0x2</span>
<span class="cp">#define HFilterICON		 0x3</span>

<span class="cp">#define VFilter2TapInterpolate  0</span>
<span class="cp">#define VFilter3TapInterpolate  1</span>
<span class="cp">#define VFilter4TapInterpolate  2</span>
<span class="cp">#define VFilter5TapInterpolate  3</span>
<span class="cp">#define VFilter2TapNoInterpolate  4</span>
<span class="cp">#define VFilter3TapNoInterpolate  5</span>
<span class="cp">#define VFilter4TapNoInterpolate  6</span>
<span class="cp">#define VFilter5TapNoInterpolate  7</span>

<span class="cp">#define ColorFormatRGB32	 0x0000</span>
<span class="cp">#define ColorFormatRGB24	 0x0011</span>
<span class="cp">#define ColorFormatRGB16	 0x0022</span>
<span class="cp">#define ColorFormatRGB15	 0x0033</span>
<span class="cp">#define ColorFormatYUY2		 0x0044</span>
<span class="cp">#define ColorFormatBTYUV	 0x0055</span>
<span class="cp">#define ColorFormatY8		 0x0066</span>
<span class="cp">#define ColorFormatRGB8		 0x0077</span>
<span class="cp">#define ColorFormatPL422	 0x0088</span>
<span class="cp">#define ColorFormatPL411	 0x0099</span>
<span class="cp">#define ColorFormatYUV12	 0x00AA</span>
<span class="cp">#define ColorFormatYUV9		 0x00BB</span>
<span class="cp">#define ColorFormatRAW		 0x00EE</span>
<span class="cp">#define ColorFormatBSWAP         0x0300</span>
<span class="cp">#define ColorFormatWSWAP         0x0c00</span>
<span class="cp">#define ColorFormatEvenMask      0x050f</span>
<span class="cp">#define ColorFormatOddMask       0x0af0</span>
<span class="cp">#define ColorFormatGamma         0x1000</span>

<span class="cp">#define Interlaced		 0x1</span>
<span class="cp">#define NonInterlaced		 0x0</span>

<span class="cp">#define FieldEven		 0x1</span>
<span class="cp">#define FieldOdd		 0x0</span>

<span class="cp">#define TGReadWriteMode		 0x0</span>
<span class="cp">#define TGEnableMode		 0x1</span>

<span class="cp">#define DV_CbAlign		 0x0</span>
<span class="cp">#define DV_Y0Align		 0x1</span>
<span class="cp">#define DV_CrAlign		 0x2</span>
<span class="cp">#define DV_Y1Align		 0x3</span>

<span class="cp">#define DVF_Analog		 0x0</span>
<span class="cp">#define DVF_CCIR656		 0x1</span>
<span class="cp">#define DVF_ByteStream		 0x2</span>
<span class="cp">#define DVF_ExtVSYNC		 0x4</span>
<span class="cp">#define DVF_ExtField		 0x5</span>

<span class="cp">#define CHANNEL_VID_Y		 0x1</span>
<span class="cp">#define CHANNEL_VID_U		 0x2</span>
<span class="cp">#define CHANNEL_VID_V		 0x3</span>
<span class="cp">#define CHANNEL_VID_VBI		 0x4</span>
<span class="cp">#define CHANNEL_AUD_DN		 0x5</span>
<span class="cp">#define CHANNEL_AUD_UP		 0x6</span>
<span class="cp">#define CHANNEL_AUD_RDS_DN	 0x7</span>
<span class="cp">#define CHANNEL_MPEG_DN		 0x8</span>
<span class="cp">#define CHANNEL_VIP_DN		 0x9</span>
<span class="cp">#define CHANNEL_VIP_UP		 0xA</span>
<span class="cp">#define CHANNEL_HOST_DN		 0xB</span>
<span class="cp">#define CHANNEL_HOST_UP		 0xC</span>
<span class="cp">#define CHANNEL_FIRST		 0x1</span>
<span class="cp">#define CHANNEL_LAST		 0xC</span>

<span class="cp">#define GP_COUNT_CONTROL_NONE		 0x0</span>
<span class="cp">#define GP_COUNT_CONTROL_INC		 0x1</span>
<span class="cp">#define GP_COUNT_CONTROL_RESERVED	 0x2</span>
<span class="cp">#define GP_COUNT_CONTROL_RESET		 0x3</span>

<span class="cp">#define PLL_PRESCALE_BY_2  2</span>
<span class="cp">#define PLL_PRESCALE_BY_3  3</span>
<span class="cp">#define PLL_PRESCALE_BY_4  4</span>
<span class="cp">#define PLL_PRESCALE_BY_5  5</span>

<span class="cp">#define HLNotchFilter4xFsc	 0</span>
<span class="cp">#define HLNotchFilterSquare	 1</span>
<span class="cp">#define HLNotchFilter135NTSC	 2</span>
<span class="cp">#define HLNotchFilter135PAL	 3</span>

<span class="cp">#define NTSC_8x_SUB_CARRIER  28.63636E6</span>
<span class="cp">#define PAL_8x_SUB_CARRIER  35.46895E6</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>Default analog settings</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define DEFAULT_HUE_NTSC			0x00</span>
<span class="cp">#define DEFAULT_BRIGHTNESS_NTSC			0x00</span>
<span class="cp">#define DEFAULT_CONTRAST_NTSC			0x39</span>
<span class="cp">#define DEFAULT_SAT_U_NTSC			0x7F</span>
<span class="cp">#define DEFAULT_SAT_V_NTSC			0x5A</span>

<span class="k">typedef</span> <span class="k">enum</span>
<span class="p">{</span>
	<span class="n">SOURCE_TUNER</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SOURCE_COMPOSITE</span><span class="p">,</span>
	<span class="n">SOURCE_SVIDEO</span><span class="p">,</span>
	<span class="n">SOURCE_OTHER1</span><span class="p">,</span>
	<span class="n">SOURCE_OTHER2</span><span class="p">,</span>
	<span class="n">SOURCE_COMPVIASVIDEO</span><span class="p">,</span>
	<span class="n">SOURCE_CCIR656</span>
<span class="p">}</span> <span class="n">VIDEOSOURCETYPE</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* _CX88_REG_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
