;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #30, @129
	SUB #72, @201
	SPL <-640, <810
	SLT #270, <1
	SPL <-640, <810
	ADD 210, 60
	ADD 210, 60
	SUB #30, @129
	SPL <-640, <810
	SPL <-640, <810
	SUB 12, @10
	SLT 210, 60
	CMP -207, <-120
	SUB 24, @12
	SUB #30, @129
	SLT 12, @10
	CMP -207, <-120
	CMP @-127, 100
	SUB 12, @10
	ADD 210, 60
	ADD #270, <1
	SUB @121, 106
	CMP 20, @12
	SUB @121, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB @127, 106
	MOV -1, <-20
	CMP @127, 105
	SUB @0, @2
	CMP -207, <-120
	CMP @-127, 100
	CMP -207, <-120
	ADD #474, <1
	CMP #22, 0
	SUB @0, @2
	CMP -207, <-120
	ADD #270, <1
	SPL 0, <753
	ADD #270, <1
	SPL 0, <753
	CMP -207, <-120
	ADD #270, <1
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
