INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2458] undeclared symbol cen, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:38]
INFO: [VRFC 10-2458] undeclared symbol w1, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:40]
INFO: [VRFC 10-2458] undeclared symbol w2, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:42]
INFO: [VRFC 10-2458] undeclared symbol w3, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:43]
INFO: [VRFC 10-2458] undeclared symbol w4, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:44]
INFO: [VRFC 10-2458] undeclared symbol w5, assumed default net type wire [C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Final_Project/Final_Project/Final_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
