<html><body><samp><pre>
<!@TC:1457820912>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457820914> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457820914> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module sram_test
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1457820914> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1457820914> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1457820914> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1457820914> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_1MHZ\CLK_1MHZ.v:5:7:5:15:@N:CG364:@XP_MSG">CLK_1MHZ.v(5)</a><!@TM:1457820914> | Synthesizing module CLK_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_1KHZ.v(13)</a><!@TM:1457820914> | Synthesizing module clock_div_1MHZ_1KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1457820914> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v:13:7:13:28:@N:CG364:@XP_MSG">clock_div_1MHZ_100KHZ.v(13)</a><!@TM:1457820914> | Synthesizing module clock_div_1MHZ_100KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:13:7:13:25:@N:CG364:@XP_MSG">geig_data_handling.v(13)</a><!@TM:1457820914> | Synthesizing module geig_data_handling

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:CL265:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1457820914> | Pruning bit 1 of shift_reg[1:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL113:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Feedback mux created for signal ID_GEIG[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[48] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[50] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[52] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[54] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[56] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[58] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[60] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[62] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[64] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[66] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[68] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[70] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[72] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[74] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[76] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Optimizing register bit G_DATA_STACK[78] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 78 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 76 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 74 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 72 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 70 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 68 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 66 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 64 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 62 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 60 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 58 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 56 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 54 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 52 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 50 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 48 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bit 7 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bits 5 to 3 of G_DATA_STACK[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:22:7:22:24:@N:CG364:@XP_MSG">memory_controller.v(22)</a><!@TM:1457820914> | Synthesizing module memory_controller

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL190:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820914> | Optimizing register bit num_cycles[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL260:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820914> | Pruning register bit 1 of num_cycles[2:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v:27:7:27:29:@N:CG364:@XP_MSG">read_address_traversal.v(27)</a><!@TM:1457820914> | Synthesizing module read_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1457820914> | Synthesizing module read_buffer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1457820914> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:21:7:21:21:@N:CG364:@XP_MSG">sram_interface.v(21)</a><!@TM:1457820914> | Synthesizing module sram_interface

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit ce to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL169:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Pruning register ce </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:21:7:21:20:@N:CG364:@XP_MSG">sram_test_sim.v(21)</a><!@TM:1457820914> | Synthesizing module sram_test_sim

<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 1 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 4 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 5 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 7 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 32 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 34 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 35 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 36 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 38 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 40 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 42 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 44 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 46 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 48 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 50 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 52 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 54 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 56 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 58 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 60 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 62 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 64 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 66 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 68 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 70 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 72 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 74 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 76 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL208:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | All reachable assignments to bit 78 of mag_data[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL279:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | Pruning register bits 79 to 57 of mag_data[79:29] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_test_sim.v:51:0:51:6:@W:CL279:@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820914> | Pruning register bits 32 to 30 of mag_data[79:29] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:7:13:16:@N:CG364:@XP_MSG">timestamp.v(13)</a><!@TM:1457820914> | Synthesizing module timestamp

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:33:13:42:@W:CS142:@XP_MSG">timestamp.v(13)</a><!@TM:1457820914> | Range of port TIMESTAMP in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v:22:7:22:30:@N:CG364:@XP_MSG">write_address_traversal.v(22)</a><!@TM:1457820914> | Synthesizing module write_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v:9:7:9:16:@N:CG364:@XP_MSG">sram_test.v(9)</a><!@TM:1457820914> | Synthesizing module sram_test

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\sram_test\sram_test.v:376:20:376:41:@W:CL168:@XP_MSG">sram_test.v(376)</a><!@TM:1457820914> | Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit read_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit read_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit write_counter[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit write_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Optimizing register bit write_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Pruning register bits 3 to 1 of write_counter[3:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1457820914> | Pruning register bits 3 to 2 of read_counter[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1457820914> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820914> | Pruning register bits 2 to 1 of G_DATA_STACK[2:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 169MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 12 15:15:14 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457820914> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 12 15:15:14 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 12 15:15:14 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1457820916> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\sram_test_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 12 15:15:16 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test_scck.rpt:@XP_FILE">sram_test_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1457820916> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1457820916> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_5
sram_test_sim|next_byte_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@W:MT530:@XP_MSG">write_address_traversal.v(36)</a><!@TM:1457820916> | Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:MT530:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820916> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 124 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1457820916> | Found inferred clock sram_test_sim|next_byte_inferred_clock which controls 10 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@W:MT530:@XP_MSG">read_address_traversal.v(41)</a><!@TM:1457820916> | Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:MT530:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1457820916> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MT530:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820916> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 562 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1457820916> | Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1457820916> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 12 15:15:16 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1457820924> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1457820924> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1457820924> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@N:BN362:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@A:BN291:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)

@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\sram_test_sim.v:51:0:51:6:@N::@XP_MSG">sram_test_sim.v(51)</a><!@TM:1457820924> | Found counter in view:work.sram_test(verilog) inst sram_test_sim_0.next_count[4:0]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1457820924> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v:30:19:30:29:@N:MF238:@XP_MSG">clock_div_1mhz_100khz.v(30)</a><!@TM:1457820924> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@N::@XP_MSG">geig_data_handling.v(47)</a><!@TM:1457820924> | Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:33:20:33:34:@N:MF238:@XP_MSG">geig_data_handling.v(33)</a><!@TM:1457820924> | Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:176:8:176:31:@N:MF179:@XP_MSG">memory_controller.v(176)</a><!@TM:1457820924> | Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[32] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[34] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[35] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[36] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[38] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[40] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[42] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[44] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[46] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[50] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[52] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[54] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[56] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[58] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[60] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[62] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[64] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[66] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[68] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[70] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[72] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[74] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[76] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Sequential instance memory_controller_0.mag_prev[78] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[78] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[76] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[74] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[72] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[70] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[68] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[66] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[64] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[62] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[60] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[58] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[56] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[54] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[52] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[50] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[48] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[46] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[44] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[42] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[40] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[38] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[36] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[35] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[34] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[32] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit mag_buffer[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[78] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[76] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[74] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[72] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[70] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[68] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[66] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[64] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[62] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[60] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[58] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[56] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[54] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[52] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[50] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[48] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1457820924> | Register bit geig_buffer[3] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@N::@XP_MSG">read_address_traversal.v(41)</a><!@TM:1457820924> | Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1457820924> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v:19:0:19:6:@N::@XP_MSG">timestamp.v(19)</a><!@TM:1457820924> | Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@N::@XP_MSG">write_address_traversal.v(36)</a><!@TM:1457820924> | Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 124MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 124MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 132MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                         Fanout, notes                   
-----------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                            624 : 623 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q         43                              
sram_test_sim_0.mag_data[29] / Q                   56                              
sram_interface_0.weVAL / Q                         32                              
memory_controller_0.write_count_0_sqmuxa_1 / Y     84                              
memory_controller_0.m103 / Y                       86                              
memory_controller_0.m100_1 / Y                     80                              
memory_controller_0.m4_0 / Y                       48                              
geig_data_handling_0.m8 / Y                        41                              
memory_controller_0.un1_MAG_DATA_NE / Y            113                             
memory_controller_0.un1_GEIG_DATA_NE / Y           125                             
===================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457820924> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457820924> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457820924> | Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457820924> | Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1457820924> | Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 132MB)

Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 125 segments 6
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 113 segments 5
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.m4_0, fanout 48 segments 2
Replicating Combinational Instance memory_controller_0.m100_1, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.m103, fanout 86 segments 4
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_1, fanout 84 segments 4
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance sram_test_sim_0.mag_data[29], fanout 56 segments 3
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 628 segments 27
Buffering RESET_IN_L8_c, fanout 28 segments 2
Buffering CLK_48MHZ_c, fanout 28 segments 2

Added 2 Buffers
Added 50 Cells via replication
	Added 4 Sequential Cells via replication
	Added 46 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 127MB peak: 132MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 627 clock pin(s) of sequential element(s)
0 instances converted, 627 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 110        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:CLK_1MHZ_0.Core@|E:clock_div_1MHZ_100KHZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLK_1MHZ_0.Core                     PLL                    36         clock_div_1MHZ_100KHZ_0.counter[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:memory_controller_0.next_read@|E:read_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       memory_controller_0.next_read       DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_write@|E:write_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       memory_controller_0.next_write      DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_1MHZ_100KHZ_0.clk_out@|E:geig_data_handling_0.geig_counts[15]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:sram_test_sim_0.next_byte@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       sram_test_sim_0.next_byte           DFN1C0                 10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sram_interface_0.read_counter[1]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  416        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 125MB peak: 132MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\sram_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 126MB peak: 132MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 127MB peak: 132MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 126MB peak: 132MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock sram_test_sim|next_byte_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:sram_test_sim_0.next_byte"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1457820924> | Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Mar 12 15:15:24 2016
#


Top view:               sram_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1457820924> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1457820924> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -8.573

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     81.8 MHz      10.000        12.222        -2.222     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     86.9 MHz      10.000        11.510        -1.510     inferred     Inferred_clkgroup_4
memory_controller|next_read_inferred_clock       100.0 MHz     94.8 MHz      10.000        10.550        -0.550     inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock      100.0 MHz     105.9 MHz     10.000        9.441         0.559      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     52.1 MHz      10.000        19.198        -8.573     inferred     Inferred_clkgroup_5
sram_test_sim|next_byte_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_2
====================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.559   |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.222  |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
sram_test_sim|next_byte_inferred_clock        sram_test_sim|next_byte_inferred_clock        |  10.000      5.108   |  No paths    -      |  No paths    -       |  No paths    -     
sram_test_sim|next_byte_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.550  |  No paths    -      |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.510  |  No paths    -      |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      sram_test_sim|next_byte_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -8.573  |  10.000      0.103  |  5.000       -4.551  |  5.000       -4.599
CLK_1MHZ|GLA_inferred_clock                   CLK_1MHZ|GLA_inferred_clock                   |  10.000      2.237   |  No paths    -      |  No paths    -       |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                          Arrival          
Instance                               Reference                       Type       Pin     Net            Time        Slack
                                       Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                             Required          
Instance                                Reference                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:77108:78998:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -2.222
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -2.031
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.798
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -1.607
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -1.126
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -1.109
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.987
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.900
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       -0.880
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -0.808
================================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -2.222
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.702
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -1.287
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.766
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.576
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.208
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        -0.046
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.313 
timestamp_0.TIMESTAMP[16]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n16     9.417        0.475 
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n10     9.417        1.033 
=====================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:85048:87775:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.222

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      Y        Out     0.679     2.403       -         
TIMESTAMP_c1                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      A        In      -         3.261       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.502     3.763       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.621       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.315       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.899       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.456       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         7.040       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.597       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         8.181       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.837       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.422       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     10.078      -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         10.358      -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     11.406      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.640      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.222 is 6.728(55.0%) logic and 5.495(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.448
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.031

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      A        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      Y        Out     0.556     2.212       -         
TIMESTAMP_c1                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      A        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.502     3.571       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.430       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.123       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.708       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.264       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.849       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.405       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.990       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.646       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.230       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.886       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         10.166      -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     11.215      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.448      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.031 is 6.605(54.9%) logic and 5.426(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.798

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIVBR[3]        NOR2B      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIVBR[3]        NOR2B      Y        Out     0.679     2.403       -         
TIMESTAMP_c3_0                         Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.683       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.339       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.197       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     4.890       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.475       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.031       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.616       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.172       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.757       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.413       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.998       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.654       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.933       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.982      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.215      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.798 is 6.882(58.3%) logic and 4.916(41.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.119
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.702

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[20] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIR7R[1]        NOR2B      Y        Out     0.679     2.403       -         
TIMESTAMP_c1                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      A        In      -         3.261       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.502     3.763       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.621       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.315       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.899       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.456       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         7.040       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.597       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         8.181       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.837       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.422       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     10.078      -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[20]          XOR2       A        In      -         10.358      -         
timestamp_0.TIMESTAMP_RNO[20]          XOR2       Y        Out     0.528     10.886      -         
TIMESTAMP_n20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[20]              DFN1C0     D        In      -         11.119      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.702 is 6.207(53.0%) logic and 5.495(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.024
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.607

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[3] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[3]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[3]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIVBR[3]        NOR2B      A        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIVBR[3]        NOR2B      Y        Out     0.556     2.212       -         
TIMESTAMP_c3_0                         Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.491       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.147       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.005       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     4.699       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.284       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     5.840       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.425       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     6.981       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.566       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.222       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.806       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.462       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.742       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.791      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.024      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.607 is 6.759(58.2%) logic and 4.847(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.510
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -1.286
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -1.204
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       -0.046
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       0.036 
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       0.478 
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       0.702 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       0.783 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       2.424 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       3.260 
===================================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.455        -1.510
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.465
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -0.842
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        -0.720
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        0.116 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        1.257 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        2.093 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        2.929 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        2.961 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.455        3.098 
======================================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:111001:114421:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.510

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        B        In      -         4.479       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.679     5.158       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.437       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.994       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.274       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.830       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.110       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.666       -         
geig_counts_c10                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.251       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.807       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        A        In      -         9.087       -         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        Y        Out     0.556     9.643       -         
geig_counts_c12                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         A        In      -         9.876       -         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         Y        Out     0.855     10.732      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.965      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.510 is 6.970(60.6%) logic and 4.540(39.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.882
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.465

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        B        In      -         4.479       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.679     5.158       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.437       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.994       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.274       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.830       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         7.110       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.666       -         
geig_counts_c10                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        B        In      -         8.251       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.679     8.929       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR2B        B        In      -         9.209       -         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR2B        Y        Out     0.679     9.887       -         
N_80                                              Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[15]          AX1          C        In      -         10.121      -         
geig_data_handling_0.geig_counts_RNO[15]          AX1          Y        Out     0.528     10.649      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.882      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.465 is 6.925(60.4%) logic and 4.540(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.286

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        B        In      -         4.256       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.679     4.934       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.214       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.770       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.050       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.606       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.886       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.443       -         
geig_counts_c10                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         8.027       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.584       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        A        In      -         8.863       -         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        Y        Out     0.556     9.420       -         
geig_counts_c12                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         A        In      -         9.653       -         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         Y        Out     0.855     10.508      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.741      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.286 is 6.816(60.4%) logic and 4.470(39.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.241

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        B        In      -         4.256       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.679     4.934       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.214       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.770       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         6.050       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.606       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.886       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.443       -         
geig_counts_c10                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        B        In      -         8.027       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR2B        Y        Out     0.679     8.706       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR2B        B        In      -         8.986       -         
geig_data_handling_0.geig_counts_RNO_0[15]        NOR2B        Y        Out     0.679     9.664       -         
N_80                                              Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[15]          AX1          C        In      -         9.897       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1          Y        Out     0.528     10.425      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.659      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.241 is 6.771(60.2%) logic and 4.470(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.659
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.204

    Number of logic level(s):                9
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.660       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.316       -         
geig_counts_c4                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        B        In      -         4.174       -         
geig_data_handling_0.geig_counts_RNI4IH81[7]      NOR2B        Y        Out     0.679     4.853       -         
geig_counts_c7                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        A        In      -         5.132       -         
geig_data_handling_0.geig_counts_RNI1TJD1[8]      NOR2B        Y        Out     0.556     5.689       -         
geig_counts_c8                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        A        In      -         5.968       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.556     6.525       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.804       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     7.361       -         
geig_counts_c10                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.945       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     8.502       -         
geig_counts_c11                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        A        In      -         8.781       -         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        Y        Out     0.556     9.338       -         
geig_counts_c12                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         A        In      -         9.571       -         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         Y        Out     0.855     10.426      -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.659      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.204 is 7.008(62.5%) logic and 4.197(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: memory_controller|next_read_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.550
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.511
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.540 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.654 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.672 
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.681 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.747 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       0.854 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.884 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       1.600 
==============================================================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.550
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.382 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.380        0.540 
read_address_traversal_0.address[17]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n17         9.417        0.638 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.361 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.340 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        2.788 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1C0       D       address_n14         9.417        3.306 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.319 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.580 
====================================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:141103:144100:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.550

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.083       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.668       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.367       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.952       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.764       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.044       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.743       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.023       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.722       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.002       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.701       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.981       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.680       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.960       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.659       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.892       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.550 is 6.822(64.7%) logic and 3.728(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.853
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.511

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.858     -           4         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.486       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.044       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.629       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.328       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.913       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.725       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.005       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.704       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         5.984       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.683       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         6.963       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.662       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.941       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.641       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.921       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.620       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.853       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.511 is 6.852(65.2%) logic and 3.659(34.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.382

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.083       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.668       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.367       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.952       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.764       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.044       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.743       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.023       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.722       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.002       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.701       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.981       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.680       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.960       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.618 is 6.123(63.7%) logic and 3.495(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.422

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.858     -           4         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.486       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.044       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.629       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.328       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.913       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.725       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.005       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.704       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         5.984       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.683       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         6.963       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.662       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.941       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.641       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.921       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.578 is 6.153(64.2%) logic and 3.426(35.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.540

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[9] / Q
    Ending point:                            read_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[9]            DFN1E0C0     Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[9]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_m6_0_a2_4     NOR3C        C        In      -         1.555       -         
read_address_traversal_0.address_m6_0_a2_4     NOR3C        Y        Out     0.720     2.275       -         
address_m6_0_a2_4                              Net          -        -       0.233     -           1         
read_address_traversal_0.address_m6_0_a2_7     NOR3C        C        In      -         2.508       -         
read_address_traversal_0.address_m6_0_a2_7     NOR3C        Y        Out     0.720     3.228       -         
address_m6_0_a2_7                              Net          -        -       0.585     -           3         
read_address_traversal_0.address_m1_0_a2       NOR3C        B        In      -         3.813       -         
read_address_traversal_0.address_m1_0_a2       NOR3C        Y        Out     0.675     4.488       -         
address_N_3_mux                                Net          -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2B         A        In      -         4.767       -         
read_address_traversal_0.address_n15_0_o2      OR2B         Y        Out     0.528     5.296       -         
N_34                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A         B        In      -         5.575       -         
read_address_traversal_0.address_n16_0_o2      OR2A         Y        Out     0.699     6.275       -         
N_35                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n17_0_o2      OR2A         B        In      -         6.554       -         
read_address_traversal_0.address_n17_0_o2      OR2A         Y        Out     0.699     7.254       -         
N_36                                           Net          -        -       0.280     -           2         
read_address_traversal_0.chip_select_RNO       AX1          A        In      -         7.533       -         
read_address_traversal_0.chip_select_RNO       AX1          Y        Out     1.073     8.607       -         
chip_select_RNO                                Net          -        -       0.233     -           1         
read_address_traversal_0.chip_select           DFN1C0       D        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.460 is 6.363(67.3%) logic and 3.097(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: memory_controller|next_write_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.559
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.603
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.404
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.524
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.557
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       1.560
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[6]      0.628       1.611
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.875
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       1.920
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       2.031
================================================================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.559
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.162
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.260
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.491
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_30                  9.342        1.716
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        2.099
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        2.107
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.470
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.640
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_29                  9.342        2.648
=======================================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:168091:170422:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.559

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]     Net          -        -       1.106     -           7         
read_buffer_0.init_stage_tr3_2_o3              OR2B         A        In      -         1.734       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B         Y        Out     0.528     2.262       -         
N_8                                            Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         3.120       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.820       -         
N_22                                           Net          -        -       0.858     -           4         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.678       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     5.206       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         6.064       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.592       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.872       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.571       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.851       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.550       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.783       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.441 is 4.968(52.6%) logic and 4.473(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[31]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[31]     0.797       -8.573
memory_controller_0.geig_prev[43]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[43]     0.797       -8.534
memory_controller_0.geig_prev[17]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[17]     0.797       -8.509
memory_controller_0.geig_prev[21]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[21]     0.797       -8.358
memory_controller_0.geig_prev[34]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[34]     0.797       -8.289
memory_controller_0.geig_prev[39]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[39]     0.797       -8.289
memory_controller_0.geig_prev[30]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[30]     0.797       -8.259
memory_controller_0.geig_prev[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[10]     0.797       -8.220
memory_controller_0.geig_prev[22]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[22]     0.797       -8.195
memory_controller_0.geig_prev[26]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[26]     0.797       -8.044
==========================================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                                       Starting                                                                                       Required           
Instance                               Reference                                    Type         Pin     Net                          Time         Slack 
                                       Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]               9.380        -8.573
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]               9.380        -8.573
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]               9.380        -8.509
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]               9.380        -8.501
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]               9.417        -8.393
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]               9.417        -8.376
memory_controller_0.schedule_2[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]               9.417        -8.376
memory_controller_0.schedule_2[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[1]               9.417        -8.376
memory_controller_0.write_count[2]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       write_count_6[2]             9.417        -7.012
memory_controller_0.next_read          reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     E       un1_next_read_0_sqmuxa_1     9.342        -6.806
=========================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:176748:182364:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.573

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[31] / Q
    Ending point:                            memory_controller_0.schedule_0[6] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[31]                      DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[31]                                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4J02[31]              XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI4J02[31]              XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_31                                       Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6414[30]              XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI6414[30]              XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_11                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIIQV9[28]              OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIIQV9[28]              OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_18                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIQQ5L[45]              OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIQQ5L[45]              OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_21                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        C        In      -         4.559       -         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        Y        Out     0.812     5.371       -         
un1_GEIG_DATA_NE_38                                    Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       B        In      -         6.609       -         
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       Y        Out     0.699     7.309       -         
schedule_m3_0_a2_1                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      A        In      -         7.542       -         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      Y        Out     0.528     8.070       -         
schedule_N_7_mux                                       Net        -        -       0.858     -           4         
memory_controller_0.read_prev_RNI53T55                 NOR2A      B        In      -         8.928       -         
memory_controller_0.read_prev_RNI53T55                 NOR2A      Y        Out     0.417     9.345       -         
read_prev_RNI53T55                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        C        In      -         9.578       -         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        Y        Out     0.812     10.390      -         
schedule_0_2[0]                                        Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIJN1U21                OR2        A        In      -         10.624      -         
memory_controller_0.read_prev_RNIJN1U21                OR2        Y        Out     0.549     11.172      -         
schedule_21[0]                                         Net        -        -       1.032     -           6         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      B        In      -         12.204      -         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      Y        Out     0.679     12.883      -         
address_out_1_sqmuxa_0                                 Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa               NOR2B      A        In      -         13.116      -         
memory_controller_0.address_out_1_sqmuxa               NOR2B      Y        Out     0.556     13.672      -         
address_out_1_sqmuxa                                   Net        -        -       0.585     -           3         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      A        In      -         14.257      -         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      Y        Out     0.679     14.936      -         
schedule_1_sqmuxa_3                                    Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       C        In      -         15.169      -         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       Y        Out     0.684     15.853      -         
un1_num_cycles17                                       Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[6]                  NOR2B      B        In      -         17.041      -         
memory_controller_0.schedule_0_RNO[6]                  NOR2B      Y        Out     0.679     17.720      -         
schedule_29[6]                                         Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[6]                      DFN1C0     D        In      -         17.953      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.573 is 11.108(59.8%) logic and 7.466(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.573

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[31] / Q
    Ending point:                            memory_controller_0.schedule_0[7] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[31]                      DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[31]                                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI4J02[31]              XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNI4J02[31]              XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_31                                       Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI6414[30]              XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI6414[30]              XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_11                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIIQV9[28]              OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIIQV9[28]              OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_18                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIQQ5L[45]              OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNIQQ5L[45]              OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_21                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        C        In      -         4.559       -         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        Y        Out     0.812     5.371       -         
un1_GEIG_DATA_NE_38                                    Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       B        In      -         6.609       -         
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       Y        Out     0.699     7.309       -         
schedule_m3_0_a2_1                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      A        In      -         7.542       -         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      Y        Out     0.528     8.070       -         
schedule_N_7_mux                                       Net        -        -       0.858     -           4         
memory_controller_0.read_prev_RNI53T55                 NOR2A      B        In      -         8.928       -         
memory_controller_0.read_prev_RNI53T55                 NOR2A      Y        Out     0.417     9.345       -         
read_prev_RNI53T55                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        C        In      -         9.578       -         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        Y        Out     0.812     10.390      -         
schedule_0_2[0]                                        Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIJN1U21                OR2        A        In      -         10.624      -         
memory_controller_0.read_prev_RNIJN1U21                OR2        Y        Out     0.549     11.172      -         
schedule_21[0]                                         Net        -        -       1.032     -           6         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      B        In      -         12.204      -         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      Y        Out     0.679     12.883      -         
address_out_1_sqmuxa_0                                 Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa               NOR2B      A        In      -         13.116      -         
memory_controller_0.address_out_1_sqmuxa               NOR2B      Y        Out     0.556     13.672      -         
address_out_1_sqmuxa                                   Net        -        -       0.585     -           3         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      A        In      -         14.257      -         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      Y        Out     0.679     14.936      -         
schedule_1_sqmuxa_3                                    Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       C        In      -         15.169      -         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       Y        Out     0.684     15.853      -         
un1_num_cycles17                                       Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[7]                  NOR2B      B        In      -         17.041      -         
memory_controller_0.schedule_0_RNO[7]                  NOR2B      Y        Out     0.679     17.720      -         
schedule_29[7]                                         Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[7]                      DFN1C0     D        In      -         17.953      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.573 is 11.108(59.8%) logic and 7.466(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.534

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_0[6] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[43]                      DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[43]                                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIAR22[43]              XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIAR22[43]              XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_43                                       Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI84V3[10]              XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI84V3[10]              XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_4                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIKVOA[10]              OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIKVOA[10]              OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_14                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII3CL[12]              OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNII3CL[12]              OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_19                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        Y        Out     0.773     5.331       -         
un1_GEIG_DATA_NE_38                                    Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       B        In      -         6.570       -         
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       Y        Out     0.699     7.269       -         
schedule_m3_0_a2_1                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      A        In      -         7.502       -         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      Y        Out     0.528     8.030       -         
schedule_N_7_mux                                       Net        -        -       0.858     -           4         
memory_controller_0.read_prev_RNI53T55                 NOR2A      B        In      -         8.888       -         
memory_controller_0.read_prev_RNI53T55                 NOR2A      Y        Out     0.417     9.306       -         
read_prev_RNI53T55                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        C        In      -         9.539       -         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        Y        Out     0.812     10.351      -         
schedule_0_2[0]                                        Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIJN1U21                OR2        A        In      -         10.584      -         
memory_controller_0.read_prev_RNIJN1U21                OR2        Y        Out     0.549     11.133      -         
schedule_21[0]                                         Net        -        -       1.032     -           6         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      B        In      -         12.165      -         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      Y        Out     0.679     12.843      -         
address_out_1_sqmuxa_0                                 Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa               NOR2B      A        In      -         13.076      -         
memory_controller_0.address_out_1_sqmuxa               NOR2B      Y        Out     0.556     13.633      -         
address_out_1_sqmuxa                                   Net        -        -       0.585     -           3         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      A        In      -         14.217      -         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      Y        Out     0.679     14.896      -         
schedule_1_sqmuxa_3                                    Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       C        In      -         15.129      -         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       Y        Out     0.684     15.813      -         
un1_num_cycles17                                       Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[6]                  NOR2B      B        In      -         17.002      -         
memory_controller_0.schedule_0_RNO[6]                  NOR2B      Y        Out     0.679     17.680      -         
schedule_29[6]                                         Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[6]                      DFN1C0     D        In      -         17.913      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.534 is 11.068(59.7%) logic and 7.466(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.913
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.534

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[43] / Q
    Ending point:                            memory_controller_0.schedule_0[7] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[43]                      DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[43]                                          Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIAR22[43]              XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNIAR22[43]              XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_43                                       Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI84V3[10]              XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNI84V3[10]              XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_38_4                                  Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIKVOA[10]              OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIKVOA[10]              OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_38_14                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII3CL[12]              OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNII3CL[12]              OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_38_19                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNII71R1[12]             OR3        Y        Out     0.773     5.331       -         
un1_GEIG_DATA_NE_38                                    Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       B        In      -         6.570       -         
memory_controller_0.schedule_1_RNII49A2_0[3]           NOR2       Y        Out     0.699     7.269       -         
schedule_m3_0_a2_1                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      A        In      -         7.502       -         
memory_controller_0.schedule_1_RNIRQNO3[3]             NOR2B      Y        Out     0.528     8.030       -         
schedule_N_7_mux                                       Net        -        -       0.858     -           4         
memory_controller_0.read_prev_RNI53T55                 NOR2A      B        In      -         8.888       -         
memory_controller_0.read_prev_RNI53T55                 NOR2A      Y        Out     0.417     9.306       -         
read_prev_RNI53T55                                     Net        -        -       0.233     -           1         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        C        In      -         9.539       -         
memory_controller_0.schedule_1_RNI0RSD9[2]             OR3        Y        Out     0.812     10.351      -         
schedule_0_2[0]                                        Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIJN1U21                OR2        A        In      -         10.584      -         
memory_controller_0.read_prev_RNIJN1U21                OR2        Y        Out     0.549     11.133      -         
schedule_21[0]                                         Net        -        -       1.032     -           6         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      B        In      -         12.165      -         
memory_controller_0.address_out_1_sqmuxa_0             NOR2B      Y        Out     0.679     12.843      -         
address_out_1_sqmuxa_0                                 Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa               NOR2B      A        In      -         13.076      -         
memory_controller_0.address_out_1_sqmuxa               NOR2B      Y        Out     0.556     13.633      -         
address_out_1_sqmuxa                                   Net        -        -       0.585     -           3         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      A        In      -         14.217      -         
memory_controller_0.address_out_1_sqmuxa_RNI92SP_0     NOR2A      Y        Out     0.679     14.896      -         
schedule_1_sqmuxa_3                                    Net        -        -       0.233     -           1         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       C        In      -         15.129      -         
memory_controller_0.address_out_1_sqmuxa_RNI9UTSL1     AO1A       Y        Out     0.684     15.813      -         
un1_num_cycles17                                       Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[7]                  NOR2B      B        In      -         17.002      -         
memory_controller_0.schedule_0_RNO[7]                  NOR2B      Y        Out     0.679     17.680      -         
schedule_29[7]                                         Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[7]                      DFN1C0     D        In      -         17.913      -         
===================================================================================================================
Total path delay (propagation time + setup) of 18.534 is 11.068(59.7%) logic and 7.466(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      17.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.509

    Number of logic level(s):                15
    Starting point:                          memory_controller_0.geig_prev[17] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
memory_controller_0.geig_prev[17]                DFN1C0     Q        Out     0.797     0.797       -         
geig_prev[17]                                    Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNICNS1[17]        XOR2       A        In      -         1.030       -         
memory_controller_0.geig_prev_RNICNS1[17]        XOR2       Y        Out     0.442     1.472       -         
un1_GEIG_DATA_17                                 Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIG8R3[22]        XO1        C        In      -         1.705       -         
memory_controller_0.geig_prev_RNIG8R3[22]        XO1        Y        Out     0.530     2.235       -         
un1_GEIG_DATA_NE_37_1                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        C        In      -         2.468       -         
memory_controller_0.geig_prev_RNIM8O7[20]        OR3        Y        Out     0.812     3.280       -         
un1_GEIG_DATA_NE_37_8                            Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        C        In      -         3.513       -         
memory_controller_0.geig_prev_RNI22BF[16]        OR3        Y        Out     0.812     4.325       -         
un1_GEIG_DATA_NE_37_12                           Net        -        -       0.233     -           1         
memory_controller_0.geig_prev_RNIAQ6V[16]        OR2        B        In      -         4.559       -         
memory_controller_0.geig_prev_RNIAQ6V[16]        OR2        Y        Out     0.699     5.258       -         
un1_GEIG_DATA_NE_37                              Net        -        -       1.239     -           10        
memory_controller_0.geig_prev_RNIS18Q2_0[12]     OR2        B        In      -         6.496       -         
memory_controller_0.geig_prev_RNIS18Q2_0[12]     OR2        Y        Out     0.699     7.196       -         
geig_buffer4_2_0                                 Net        -        -       1.788     -           24        
memory_controller_0.schedule_RNIEEKA4[5]         NOR3A      A        In      -         8.984       -         
memory_controller_0.schedule_RNIEEKA4[5]         NOR3A      Y        Out     0.694     9.677       -         
schedule_1_sqmuxa                                Net        -        -       0.233     -           1         
memory_controller_0.schedule_2_RNIG20Q4[4]       OR2        A        In      -         9.910       -         
memory_controller_0.schedule_2_RNIG20Q4[4]       OR2        Y        Out     0.549     10.459      -         
schedule_9[2]                                    Net        -        -       0.858     -           4         
memory_controller_0.schedule_2_RNIUOFJP[4]       NOR2A      B        In      -         11.317      -         
memory_controller_0.schedule_2_RNIUOFJP[4]       NOR2A      Y        Out     0.440     11.757      -         
schedule_1_sqmuxa_1_0                            Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIC4CDU[5]         AO1A       B        In      -         11.990      -         
memory_controller_0.schedule_RNIC4CDU[5]         AO1A       Y        Out     0.613     12.603      -         
schedule_15[3]                                   Net        -        -       0.280     -           2         
memory_controller_0.schedule_RNIS6C731[5]        NOR2       A        In      -         12.883      -         
memory_controller_0.schedule_RNIS6C731[5]        NOR2       Y        Out     0.393     13.276      -         
un1_schedule_13                                  Net        -        -       0.233     -           1         
memory_controller_0.read_prev_RNIARGV02          AO1C       B        In      -         13.509      -         
memory_controller_0.read_prev_RNIARGV02          AO1C       Y        Out     0.645     14.154      -         
schedule_0_sn_N_4                                Net        -        -       1.032     -           6         
memory_controller_0.schedule_2_RNIPGQI33[4]      OA1A       B        In      -         15.185      -         
memory_controller_0.schedule_2_RNIPGQI33[4]      OA1A       Y        Out     0.705     15.890      -         
schedule_210[4]                                  Net        -        -       0.233     -           1         
memory_controller_0.schedule_RNIKQQ367[5]        MX2        A        In      -         16.124      -         
memory_controller_0.schedule_RNIKQQ367[5]        MX2        Y        Out     0.626     16.750      -         
schedule_21[4]                                   Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNO[2]            MX2        A        In      -         17.029      -         
memory_controller_0.schedule_1_RNO[2]            MX2        Y        Out     0.626     17.655      -         
schedule_29[2]                                   Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]                DFN1C0     D        In      -         17.888      -         
=============================================================================================================
Total path delay (propagation time + setup) of 18.509 is 10.702(57.8%) logic and 7.807(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37>Detailed Report for Clock: sram_test_sim|next_byte_inferred_clock</a>
====================================



<a name=startingSlack38>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     sram_test_sim|next_byte_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     sram_test_sim|next_byte_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


<a name=endingSlack39>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     sram_test_sim|next_byte_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     sram_test_sim|next_byte_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     sram_test_sim|next_byte_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



<a name=worstPaths40>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\sram_test.srs:fp:215678:216578:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            sram_test_sim|next_byte_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sram_test_sim|next_byte_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 126MB peak: 132MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 126MB peak: 132MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport41>Report for cell sram_test.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    13      1.0       13.0
             AND2A     1      1.0        1.0
              AND3    44      1.0       44.0
               AO1     7      1.0        7.0
              AO1A    13      1.0       13.0
              AO1B     1      1.0        1.0
              AO1C     2      1.0        2.0
              AO1D     1      1.0        1.0
              AOI1     3      1.0        3.0
             AOI1A     1      1.0        1.0
             AOI1B    12      1.0       12.0
               AX1     6      1.0        6.0
              AX1C    20      1.0       20.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    13      0.0        0.0
               INV    28      1.0       28.0
               MX2   339      1.0      339.0
              MX2A     8      1.0        8.0
              MX2B    10      1.0       10.0
              MX2C     5      1.0        5.0
              NOR2    42      1.0       42.0
             NOR2A    85      1.0       85.0
             NOR2B    69      1.0       69.0
              NOR3     4      1.0        4.0
             NOR3A    14      1.0       14.0
             NOR3B    15      1.0       15.0
             NOR3C    50      1.0       50.0
               OA1     2      1.0        2.0
              OA1A    10      1.0       10.0
              OA1B     1      1.0        1.0
              OA1C     2      1.0        2.0
              OAI1     1      1.0        1.0
               OR2    43      1.0       43.0
              OR2A    23      1.0       23.0
              OR2B     9      1.0        9.0
               OR3    28      1.0       28.0
              OR3A     2      1.0        2.0
              OR3B     6      1.0        6.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    13      0.0        0.0
               XA1     6      1.0        6.0
              XA1B    11      1.0       11.0
             XAI1A     6      1.0        6.0
             XNOR2    19      1.0       19.0
               XO1    27      1.0       27.0
              XOR2   115      1.0      115.0


            DFN0C0     5      1.0        5.0
          DFN0E0C0    35      1.0       35.0
          DFN0E0P0     4      1.0        4.0
          DFN0E1C0    18      1.0       18.0
            DFN1C0   219      1.0      219.0
          DFN1E0C0    37      1.0       37.0
          DFN1E1C0   300      1.0      300.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0     7      1.0        7.0
                   -----          ----------
             TOTAL  1770              1737.0


  IO Cell usage:
              cell count
             BIBUF    32
             INBUF     2
            OUTBUF    33
                   -----
             TOTAL    67


Core Cells         : 1737 of 24576 (7%)
IO Cells           : 67

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 54MB peak: 132MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Mar 12 15:15:24 2016

###########################################################]

</pre></samp></body></html>
