Classic Timing Analyzer report for Ozy_Janus
Wed Nov 19 15:29:23 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_12MHZ'
  6. Clock Setup: 'IFCLK'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'IFCLK'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.486 ns                         ; DOUT                                                                                ; q[0]                                                    ; --         ; CLK_12MHZ  ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.806 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; DEBUG_LED3                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.059 ns                        ; MCLK_12MHZ                                                                          ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.130 ns                         ; CDOUT_P                                                                             ; Tx_q[0]                                                 ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -0.186 ns ; 48.00 MHz ( period = 20.833 ns ) ; 47.16 MHz ( period = 21.204 ns ) ; CCcount[2]                                                                          ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 1            ;
; Clock Setup: 'MCLK_12MHZ'    ; 0.597 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 50.92 MHz ( period = 19.638 ns ) ; CCcount[2]                                                                          ; PCC~reg0                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 16.313 ns ; 48.00 MHz ( period = 20.833 ns ) ; 221.24 MHz ( period = 4.520 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.462 ns ; 48.00 MHz ( period = 20.833 ns ) ; 228.78 MHz ( period = 4.371 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 29.840 ns ; 12.29 MHz ( period = 81.380 ns ) ; 46.08 MHz ( period = 21.700 ns ) ; CCcount[2]                                                                          ; PCC~reg0                                                ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 29.887 ns ; 12.50 MHz ( period = 80.000 ns ) ; 49.44 MHz ( period = 20.226 ns ) ; CCcount[2]                                                                          ; PCC~reg0                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; -4.934 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; division:division_phoenix|quotient[24]                                              ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 43           ;
; Clock Hold: 'CLK_12MHZ'      ; -3.982 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; CLK_12MHZ  ; CLK_12MHZ  ; 41           ;
; Clock Hold: 'PCLK_12MHZ'     ; -3.245 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 41           ;
; Clock Hold: 'MCLK_12MHZ'     ; -2.951 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 41           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.544 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                     ;                                                         ;            ;            ; 167          ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 29.840 ns                               ; 46.08 MHz ( period = 21.700 ns )                    ; CCcount[2]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 7.616 ns                ;
; 30.219 ns                               ; 47.75 MHz ( period = 20.942 ns )                    ; CCcount[1]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 7.232 ns                ;
; 30.703 ns                               ; 50.07 MHz ( period = 19.974 ns )                    ; CCcount[3]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 6.753 ns                ;
; 31.286 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; CCcount[0]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 6.165 ns                ;
; 31.898 ns                               ; 56.87 MHz ( period = 17.584 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.457 ns                 ; 5.559 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.457 ns                 ; 5.177 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.978 ns                 ; 3.629 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.978 ns                 ; 3.629 ns                ;
; 32.349 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.998 ns                 ; 3.649 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.973 ns                 ; 3.614 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.973 ns                 ; 3.614 ns                ;
; 32.359 ns                               ; 60.02 MHz ( period = 16.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.993 ns                 ; 3.634 ns                ;
; 32.377 ns                               ; 60.15 MHz ( period = 16.626 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.775 ns                ;
; 32.427 ns                               ; 60.51 MHz ( period = 16.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.725 ns                ;
; 32.484 ns                               ; 60.93 MHz ( period = 16.412 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.668 ns                ;
; 32.632 ns                               ; 62.05 MHz ( period = 16.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.520 ns                ;
; 32.659 ns                               ; 62.26 MHz ( period = 16.062 ns )                    ; CCcount[4]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.462 ns                 ; 4.803 ns                ;
; 32.679 ns                               ; 62.41 MHz ( period = 16.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.473 ns                ;
; 32.725 ns                               ; 62.77 MHz ( period = 15.930 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.427 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.968 ns                 ; 3.198 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.968 ns                 ; 3.198 ns                ;
; 32.770 ns                               ; 63.13 MHz ( period = 15.840 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 3.218 ns                ;
; 32.776 ns                               ; 63.18 MHz ( period = 15.828 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.376 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.243 ns                ;
; 32.955 ns                               ; 64.64 MHz ( period = 15.470 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.990 ns                ;
; 32.979 ns                               ; 64.84 MHz ( period = 15.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.173 ns                ;
; 33.004 ns                               ; 65.05 MHz ( period = 15.372 ns )                    ; register[15]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.977 ns                 ; 2.973 ns                ;
; 33.041 ns                               ; 65.37 MHz ( period = 15.298 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.904 ns                ;
; 33.102 ns                               ; 65.89 MHz ( period = 15.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.152 ns                 ; 5.050 ns                ;
; 33.126 ns                               ; 66.10 MHz ( period = 15.128 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 5.032 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.818 ns                ;
; 33.176 ns                               ; 66.54 MHz ( period = 15.028 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.982 ns                ;
; 33.213 ns                               ; 66.87 MHz ( period = 14.954 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.732 ns                ;
; 33.233 ns                               ; 67.05 MHz ( period = 14.914 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.925 ns                ;
; 33.299 ns                               ; 67.65 MHz ( period = 14.782 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.646 ns                ;
; 33.311 ns                               ; 67.76 MHz ( period = 14.758 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 4.145 ns                ;
; 33.381 ns                               ; 68.41 MHz ( period = 14.618 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.777 ns                ;
; 33.385 ns                               ; 68.45 MHz ( period = 14.610 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.560 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.954 ns                 ; 2.550 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.954 ns                 ; 2.550 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.974 ns                 ; 2.570 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.981 ns                 ; 2.572 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.981 ns                 ; 2.572 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.001 ns                 ; 2.592 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.976 ns                 ; 2.563 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.976 ns                 ; 2.563 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.996 ns                 ; 2.583 ns                ;
; 33.428 ns                               ; 68.85 MHz ( period = 14.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.730 ns                ;
; 33.450 ns                               ; 69.06 MHz ( period = 14.480 ns )                    ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.985 ns                 ; 2.535 ns                ;
; 33.462 ns                               ; 69.18 MHz ( period = 14.456 ns )                    ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.977 ns                 ; 2.515 ns                ;
; 33.474 ns                               ; 69.29 MHz ( period = 14.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.684 ns                ;
; 33.489 ns                               ; 69.43 MHz ( period = 14.402 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 3.967 ns                ;
; 33.522 ns                               ; 69.75 MHz ( period = 14.336 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; Left_Data[5]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.458 ns                 ; 3.936 ns                ;
; 33.525 ns                               ; 69.78 MHz ( period = 14.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.633 ns                ;
; 33.575 ns                               ; 70.27 MHz ( period = 14.230 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.370 ns                ;
; 33.589 ns                               ; 70.41 MHz ( period = 14.202 ns )                    ; CCcount[4]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 3.867 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.462 ns                 ; 3.846 ns                ;
; 33.645 ns                               ; 70.97 MHz ( period = 14.090 ns )                    ; CCcount[5]                                                                                                                     ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.443 ns                 ; 3.798 ns                ;
; 33.658 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.500 ns                ;
; 33.661 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.284 ns                ;
; 33.725 ns                               ; 71.79 MHz ( period = 13.930 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.454 ns                 ; 3.729 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.430 ns                ;
; 33.747 ns                               ; 72.01 MHz ( period = 13.886 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.198 ns                ;
; 33.784 ns                               ; 72.40 MHz ( period = 13.812 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.454 ns                 ; 3.670 ns                ;
; 33.798 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; register[2]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.987 ns                 ; 2.189 ns                ;
; 33.803 ns                               ; 72.60 MHz ( period = 13.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; I_PWM[5]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.460 ns                 ; 3.657 ns                ;
; 33.806 ns                               ; 72.63 MHz ( period = 13.768 ns )                    ; register[0]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.989 ns                 ; 2.183 ns                ;
; 33.814 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; register[10]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.987 ns                 ; 2.173 ns                ;
; 33.822 ns                               ; 72.80 MHz ( period = 13.736 ns )                    ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.987 ns                 ; 2.165 ns                ;
; 33.826 ns                               ; 72.84 MHz ( period = 13.728 ns )                    ; register[3]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.987 ns                 ; 2.161 ns                ;
; 33.827 ns                               ; 72.85 MHz ( period = 13.726 ns )                    ; register[8]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.988 ns                 ; 2.161 ns                ;
; 33.829 ns                               ; 72.88 MHz ( period = 13.722 ns )                    ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.987 ns                 ; 2.158 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.963 ns                 ; 2.133 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.963 ns                 ; 2.133 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.983 ns                 ; 2.153 ns                ;
; 33.833 ns                               ; 72.92 MHz ( period = 13.714 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.112 ns                ;
; 33.843 ns                               ; 73.02 MHz ( period = 13.694 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 3.613 ns                ;
; 33.851 ns                               ; 73.11 MHz ( period = 13.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.158 ns                 ; 4.307 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.971 ns                 ; 2.110 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.971 ns                 ; 2.110 ns                ;
; 33.861 ns                               ; 73.22 MHz ( period = 13.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.991 ns                 ; 2.130 ns                ;
; 33.889 ns                               ; 73.52 MHz ( period = 13.602 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.454 ns                 ; 3.565 ns                ;
; 33.909 ns                               ; 73.74 MHz ( period = 13.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Left_Data[14]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.455 ns                 ; 3.546 ns                ;
; 33.910 ns                               ; 73.75 MHz ( period = 13.560 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.423 ns                 ; 3.513 ns                ;
; 33.919 ns                               ; 73.84 MHz ( period = 13.542 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.945 ns                 ; 2.026 ns                ;
; 33.924 ns                               ; 73.90 MHz ( period = 13.532 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.433 ns                 ; 3.509 ns                ;
; 33.932 ns                               ; 73.99 MHz ( period = 13.516 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.454 ns                 ; 3.522 ns                ;
; 33.938 ns                               ; 74.05 MHz ( period = 13.504 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.430 ns                 ; 3.492 ns                ;
; 33.946 ns                               ; 74.14 MHz ( period = 13.488 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.428 ns                 ; 3.482 ns                ;
; 33.953 ns                               ; 74.22 MHz ( period = 13.474 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.442 ns                 ; 3.489 ns                ;
; 33.962 ns                               ; 74.32 MHz ( period = 13.456 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.447 ns                 ; 3.485 ns                ;
; 33.964 ns                               ; 74.34 MHz ( period = 13.452 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.451 ns                 ; 3.487 ns                ;
; 33.993 ns                               ; 74.66 MHz ( period = 13.394 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 3.463 ns                ;
; 34.003 ns                               ; 74.77 MHz ( period = 13.374 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.477 ns                 ; 3.474 ns                ;
; 34.008 ns                               ; 74.83 MHz ( period = 13.364 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.480 ns                 ; 3.472 ns                ;
; 34.017 ns                               ; 74.93 MHz ( period = 13.346 ns )                    ; I2SAudioOut:I2SIQO|data[13]                                                                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.454 ns                 ; 3.437 ns                ;
; 34.024 ns                               ; 75.01 MHz ( period = 13.332 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.472 ns                 ; 3.448 ns                ;
; 34.030 ns                               ; 75.08 MHz ( period = 13.320 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.474 ns                 ; 3.444 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.489 ns                 ; 3.452 ns                ;
; 34.047 ns                               ; 75.27 MHz ( period = 13.286 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.478 ns                 ; 3.431 ns                ;
; 34.054 ns                               ; 75.35 MHz ( period = 13.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Right_Data[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.456 ns                 ; 3.402 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.186 ns                               ; 47.16 MHz ( period = 21.204 ns )                    ; CCcount[2]                                                                                                                    ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 7.616 ns                ;
; 0.193 ns                                ; 48.91 MHz ( period = 20.446 ns )                    ; CCcount[1]                                                                                                                    ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.425 ns                  ; 7.232 ns                ;
; 0.677 ns                                ; 51.34 MHz ( period = 19.478 ns )                    ; CCcount[3]                                                                                                                    ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 6.753 ns                ;
; 1.260 ns                                ; 54.61 MHz ( period = 18.312 ns )                    ; CCcount[0]                                                                                                                    ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.425 ns                  ; 6.165 ns                ;
; 1.872 ns                                ; 58.52 MHz ( period = 17.088 ns )                    ; CCcount[1]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.431 ns                  ; 5.559 ns                ;
; 2.254 ns                                ; 61.26 MHz ( period = 16.324 ns )                    ; CCcount[0]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.431 ns                  ; 5.177 ns                ;
; 2.297 ns                                ; 61.58 MHz ( period = 16.238 ns )                    ; frequency[28]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 6.120 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.952 ns                  ; 3.629 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.952 ns                  ; 3.629 ns                ;
; 2.323 ns                                ; 61.78 MHz ( period = 16.186 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.972 ns                  ; 3.649 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.947 ns                  ; 3.614 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.947 ns                  ; 3.614 ns                ;
; 2.333 ns                                ; 61.86 MHz ( period = 16.166 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.967 ns                  ; 3.634 ns                ;
; 2.351 ns                                ; 62.00 MHz ( period = 16.130 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.775 ns                ;
; 2.362 ns                                ; 62.08 MHz ( period = 16.108 ns )                    ; frequency[27]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 6.073 ns                ;
; 2.401 ns                                ; 62.38 MHz ( period = 16.030 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.725 ns                ;
; 2.405 ns                                ; 62.41 MHz ( period = 16.022 ns )                    ; frequency[26]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 6.012 ns                ;
; 2.458 ns                                ; 62.83 MHz ( period = 15.916 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.668 ns                ;
; 2.606 ns                                ; 64.02 MHz ( period = 15.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.520 ns                ;
; 2.633 ns                                ; 64.24 MHz ( period = 15.566 ns )                    ; CCcount[4]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.436 ns                  ; 4.803 ns                ;
; 2.653 ns                                ; 64.41 MHz ( period = 15.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.473 ns                ;
; 2.699 ns                                ; 64.79 MHz ( period = 15.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.427 ns                ;
; 2.736 ns                                ; 65.10 MHz ( period = 15.360 ns )                    ; got_sync                                                                                                                      ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.378 ns                  ; 5.642 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.942 ns                  ; 3.198 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.942 ns                  ; 3.198 ns                ;
; 2.744 ns                                ; 65.17 MHz ( period = 15.344 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 3.218 ns                ;
; 2.750 ns                                ; 65.22 MHz ( period = 15.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.376 ns                ;
; 2.759 ns                                ; 65.30 MHz ( period = 15.314 ns )                    ; frequency[25]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.649 ns                ;
; 2.807 ns                                ; 65.71 MHz ( period = 15.218 ns )                    ; frequency[21]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.413 ns                  ; 5.606 ns                ;
; 2.883 ns                                ; 66.37 MHz ( period = 15.066 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.243 ns                ;
; 2.885 ns                                ; 66.39 MHz ( period = 15.062 ns )                    ; RX_relay[0]                                                                                                                   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.436 ns                  ; 5.551 ns                ;
; 2.915 ns                                ; 66.66 MHz ( period = 15.002 ns )                    ; frequency[24]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.493 ns                ;
; 2.929 ns                                ; 66.78 MHz ( period = 14.974 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.990 ns                ;
; 2.941 ns                                ; 66.89 MHz ( period = 14.950 ns )                    ; Rx_control_0[0]                                                                                                               ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.407 ns                  ; 5.466 ns                ;
; 2.951 ns                                ; 66.98 MHz ( period = 14.930 ns )                    ; frequency[23]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 5.466 ns                ;
; 2.953 ns                                ; 67.00 MHz ( period = 14.926 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.173 ns                ;
; 2.967 ns                                ; 67.12 MHz ( period = 14.898 ns )                    ; OC[6]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.441 ns                ;
; 2.978 ns                                ; 67.22 MHz ( period = 14.876 ns )                    ; register[15]                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.951 ns                  ; 2.973 ns                ;
; 3.015 ns                                ; 67.56 MHz ( period = 14.802 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.904 ns                ;
; 3.047 ns                                ; 67.85 MHz ( period = 14.738 ns )                    ; frequency[10]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.388 ns                ;
; 3.075 ns                                ; 68.11 MHz ( period = 14.682 ns )                    ; DITHER                                                                                                                        ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.333 ns                ;
; 3.076 ns                                ; 68.12 MHz ( period = 14.680 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                           ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.126 ns                  ; 5.050 ns                ;
; 3.092 ns                                ; 68.27 MHz ( period = 14.648 ns )                    ; RX_relay[1]                                                                                                                   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.436 ns                  ; 5.344 ns                ;
; 3.100 ns                                ; 68.34 MHz ( period = 14.632 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 5.032 ns                ;
; 3.101 ns                                ; 68.35 MHz ( period = 14.630 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.818 ns                ;
; 3.122 ns                                ; 68.55 MHz ( period = 14.588 ns )                    ; frequency[15]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 5.295 ns                ;
; 3.150 ns                                ; 68.81 MHz ( period = 14.532 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.982 ns                ;
; 3.185 ns                                ; 69.15 MHz ( period = 14.462 ns )                    ; frequency[1]                                                                                                                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.437 ns                  ; 5.252 ns                ;
; 3.187 ns                                ; 69.17 MHz ( period = 14.458 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.732 ns                ;
; 3.189 ns                                ; 69.19 MHz ( period = 14.454 ns )                    ; OC[2]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.246 ns                ;
; 3.207 ns                                ; 69.36 MHz ( period = 14.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.925 ns                ;
; 3.232 ns                                ; 69.60 MHz ( period = 14.368 ns )                    ; OC[4]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.203 ns                ;
; 3.237 ns                                ; 69.65 MHz ( period = 14.358 ns )                    ; frequency[22]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.171 ns                ;
; 3.246 ns                                ; 69.74 MHz ( period = 14.340 ns )                    ; OC[3]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.189 ns                ;
; 3.267 ns                                ; 69.94 MHz ( period = 14.298 ns )                    ; frequency[16]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 5.150 ns                ;
; 3.273 ns                                ; 70.00 MHz ( period = 14.286 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.646 ns                ;
; 3.285 ns                                ; 70.12 MHz ( period = 14.262 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 4.145 ns                ;
; 3.301 ns                                ; 70.27 MHz ( period = 14.230 ns )                    ; TX_relay[1]                                                                                                                   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.107 ns                ;
; 3.355 ns                                ; 70.81 MHz ( period = 14.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.777 ns                ;
; 3.357 ns                                ; 70.83 MHz ( period = 14.118 ns )                    ; Rout                                                                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.436 ns                  ; 5.079 ns                ;
; 3.359 ns                                ; 70.85 MHz ( period = 14.114 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.560 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.928 ns                  ; 2.550 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.928 ns                  ; 2.550 ns                ;
; 3.378 ns                                ; 71.04 MHz ( period = 14.076 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.948 ns                  ; 2.570 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.955 ns                  ; 2.572 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.955 ns                  ; 2.572 ns                ;
; 3.383 ns                                ; 71.09 MHz ( period = 14.066 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.975 ns                  ; 2.592 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.950 ns                  ; 2.563 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.950 ns                  ; 2.563 ns                ;
; 3.387 ns                                ; 71.13 MHz ( period = 14.058 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.970 ns                  ; 2.583 ns                ;
; 3.402 ns                                ; 71.29 MHz ( period = 14.028 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.730 ns                ;
; 3.405 ns                                ; 71.32 MHz ( period = 14.022 ns )                    ; clock_s[1]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.030 ns                ;
; 3.410 ns                                ; 71.37 MHz ( period = 14.012 ns )                    ; OC[5]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 4.998 ns                ;
; 3.424 ns                                ; 71.51 MHz ( period = 13.984 ns )                    ; register[9]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.959 ns                  ; 2.535 ns                ;
; 3.426 ns                                ; 71.53 MHz ( period = 13.980 ns )                    ; OC[1]                                                                                                                         ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.435 ns                  ; 5.009 ns                ;
; 3.435 ns                                ; 71.62 MHz ( period = 13.962 ns )                    ; frequency[11]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 4.973 ns                ;
; 3.436 ns                                ; 71.63 MHz ( period = 13.960 ns )                    ; register[14]                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.951 ns                  ; 2.515 ns                ;
; 3.448 ns                                ; 71.76 MHz ( period = 13.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.684 ns                ;
; 3.463 ns                                ; 71.91 MHz ( period = 13.906 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 3.967 ns                ;
; 3.485 ns                                ; 72.14 MHz ( period = 13.862 ns )                    ; got_sync                                                                                                                      ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.384 ns                  ; 4.899 ns                ;
; 3.486 ns                                ; 72.15 MHz ( period = 13.860 ns )                    ; ATTEN[1]                                                                                                                      ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 4.922 ns                ;
; 3.496 ns                                ; 72.25 MHz ( period = 13.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5] ; Left_Data[5]                                                                                                                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.432 ns                  ; 3.936 ns                ;
; 3.499 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.633 ns                ;
; 3.535 ns                                ; 72.66 MHz ( period = 13.762 ns )                    ; clock_s[0]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.436 ns                  ; 4.901 ns                ;
; 3.549 ns                                ; 72.81 MHz ( period = 13.734 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.370 ns                ;
; 3.563 ns                                ; 72.96 MHz ( period = 13.706 ns )                    ; CCcount[4]                                                                                                                    ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 3.867 ns                ;
; 3.576 ns                                ; 73.10 MHz ( period = 13.680 ns )                    ; frequency[4]                                                                                                                  ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 4.832 ns                ;
; 3.590 ns                                ; 73.25 MHz ( period = 13.652 ns )                    ; CCcount[2]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.436 ns                  ; 3.846 ns                ;
; 3.619 ns                                ; 73.56 MHz ( period = 13.594 ns )                    ; CCcount[5]                                                                                                                    ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.417 ns                  ; 3.798 ns                ;
; 3.632 ns                                ; 73.70 MHz ( period = 13.568 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.500 ns                ;
; 3.635 ns                                ; 73.74 MHz ( period = 13.562 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.284 ns                ;
; 3.641 ns                                ; 73.80 MHz ( period = 13.550 ns )                    ; frequency[19]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 4.776 ns                ;
; 3.667 ns                                ; 74.09 MHz ( period = 13.498 ns )                    ; frequency[18]                                                                                                                 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.417 ns                  ; 4.750 ns                ;
; 3.690 ns                                ; 74.34 MHz ( period = 13.452 ns )                    ; Rx_control_0[0]                                                                                                               ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.413 ns                  ; 4.723 ns                ;
; 3.699 ns                                ; 74.44 MHz ( period = 13.434 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.428 ns                  ; 3.729 ns                ;
; 3.702 ns                                ; 74.47 MHz ( period = 13.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.430 ns                ;
; 3.721 ns                                ; 74.68 MHz ( period = 13.390 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.198 ns                ;
; 3.758 ns                                ; 75.10 MHz ( period = 13.316 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.428 ns                  ; 3.670 ns                ;
; 3.772 ns                                ; 75.26 MHz ( period = 13.288 ns )                    ; register[2]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.961 ns                  ; 2.189 ns                ;
; 3.777 ns                                ; 75.31 MHz ( period = 13.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5] ; I_PWM[5]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.434 ns                  ; 3.657 ns                ;
; 3.780 ns                                ; 75.35 MHz ( period = 13.272 ns )                    ; register[0]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.963 ns                  ; 2.183 ns                ;
; 3.788 ns                                ; 75.44 MHz ( period = 13.256 ns )                    ; register[10]                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.961 ns                  ; 2.173 ns                ;
; 3.796 ns                                ; 75.53 MHz ( period = 13.240 ns )                    ; register[1]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.961 ns                  ; 2.165 ns                ;
; 3.800 ns                                ; 75.57 MHz ( period = 13.232 ns )                    ; register[3]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.961 ns                  ; 2.161 ns                ;
; 3.801 ns                                ; 75.59 MHz ( period = 13.230 ns )                    ; register[8]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.962 ns                  ; 2.161 ns                ;
; 3.803 ns                                ; 75.61 MHz ( period = 13.226 ns )                    ; register[11]                                                                                                                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.961 ns                  ; 2.158 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.937 ns                  ; 2.133 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.937 ns                  ; 2.133 ns                ;
; 3.804 ns                                ; 75.62 MHz ( period = 13.224 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.957 ns                  ; 2.153 ns                ;
; 3.807 ns                                ; 75.65 MHz ( period = 13.218 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.919 ns                  ; 2.112 ns                ;
; 3.817 ns                                ; 75.77 MHz ( period = 13.198 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.430 ns                  ; 3.613 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                           ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.132 ns                  ; 4.307 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.945 ns                  ; 2.110 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; 3.835 ns                                ; 75.98 MHz ( period = 13.162 ns )                    ; Tx_fifo_enable                                                                                                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.965 ns                  ; 2.130 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 29.887 ns                               ; 49.44 MHz ( period = 20.226 ns )                    ; CCcount[2]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 7.616 ns                ;
; 30.266 ns                               ; 51.37 MHz ( period = 19.468 ns )                    ; CCcount[1]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.498 ns                 ; 7.232 ns                ;
; 30.750 ns                               ; 54.05 MHz ( period = 18.500 ns )                    ; CCcount[3]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 6.753 ns                ;
; 31.333 ns                               ; 57.69 MHz ( period = 17.334 ns )                    ; CCcount[0]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.498 ns                 ; 6.165 ns                ;
; 31.945 ns                               ; 62.07 MHz ( period = 16.110 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.504 ns                 ; 5.559 ns                ;
; 32.327 ns                               ; 65.16 MHz ( period = 15.346 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.504 ns                 ; 5.177 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.025 ns                 ; 3.629 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.025 ns                 ; 3.629 ns                ;
; 32.396 ns                               ; 65.75 MHz ( period = 15.208 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.045 ns                 ; 3.649 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 3.614 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.020 ns                 ; 3.614 ns                ;
; 32.406 ns                               ; 65.84 MHz ( period = 15.188 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.040 ns                 ; 3.634 ns                ;
; 32.424 ns                               ; 66.00 MHz ( period = 15.152 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.775 ns                ;
; 32.474 ns                               ; 66.44 MHz ( period = 15.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.725 ns                ;
; 32.531 ns                               ; 66.94 MHz ( period = 14.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.668 ns                ;
; 32.679 ns                               ; 68.30 MHz ( period = 14.642 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.520 ns                ;
; 32.706 ns                               ; 68.55 MHz ( period = 14.588 ns )                    ; CCcount[4]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.509 ns                 ; 4.803 ns                ;
; 32.726 ns                               ; 68.74 MHz ( period = 14.548 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.473 ns                ;
; 32.772 ns                               ; 69.18 MHz ( period = 14.456 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.427 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.015 ns                 ; 3.198 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.015 ns                 ; 3.198 ns                ;
; 32.817 ns                               ; 69.61 MHz ( period = 14.366 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 3.218 ns                ;
; 32.823 ns                               ; 69.67 MHz ( period = 14.354 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.376 ns                ;
; 32.956 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.243 ns                ;
; 33.002 ns                               ; 71.45 MHz ( period = 13.996 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.990 ns                ;
; 33.026 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.173 ns                ;
; 33.051 ns                               ; 71.95 MHz ( period = 13.898 ns )                    ; register[15]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.024 ns                 ; 2.973 ns                ;
; 33.088 ns                               ; 72.34 MHz ( period = 13.824 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.904 ns                ;
; 33.149 ns                               ; 72.98 MHz ( period = 13.702 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.199 ns                 ; 5.050 ns                ;
; 33.173 ns                               ; 73.24 MHz ( period = 13.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 5.032 ns                ;
; 33.174 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.818 ns                ;
; 33.223 ns                               ; 73.78 MHz ( period = 13.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.982 ns                ;
; 33.260 ns                               ; 74.18 MHz ( period = 13.480 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.732 ns                ;
; 33.280 ns                               ; 74.40 MHz ( period = 13.440 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.925 ns                ;
; 33.346 ns                               ; 75.14 MHz ( period = 13.308 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.646 ns                ;
; 33.358 ns                               ; 75.28 MHz ( period = 13.284 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 4.145 ns                ;
; 33.428 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.777 ns                ;
; 33.432 ns                               ; 76.13 MHz ( period = 13.136 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.560 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.001 ns                 ; 2.550 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.001 ns                 ; 2.550 ns                ;
; 33.451 ns                               ; 76.35 MHz ( period = 13.098 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.021 ns                 ; 2.570 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.028 ns                 ; 2.572 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.028 ns                 ; 2.572 ns                ;
; 33.456 ns                               ; 76.41 MHz ( period = 13.088 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.048 ns                 ; 2.592 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.023 ns                 ; 2.563 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.023 ns                 ; 2.563 ns                ;
; 33.460 ns                               ; 76.45 MHz ( period = 13.080 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.043 ns                 ; 2.583 ns                ;
; 33.475 ns                               ; 76.63 MHz ( period = 13.050 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.730 ns                ;
; 33.497 ns                               ; 76.89 MHz ( period = 13.006 ns )                    ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.032 ns                 ; 2.535 ns                ;
; 33.509 ns                               ; 77.03 MHz ( period = 12.982 ns )                    ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.024 ns                 ; 2.515 ns                ;
; 33.521 ns                               ; 77.17 MHz ( period = 12.958 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.684 ns                ;
; 33.536 ns                               ; 77.35 MHz ( period = 12.928 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 3.967 ns                ;
; 33.569 ns                               ; 77.75 MHz ( period = 12.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; Left_Data[5]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.505 ns                 ; 3.936 ns                ;
; 33.572 ns                               ; 77.78 MHz ( period = 12.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.633 ns                ;
; 33.622 ns                               ; 78.39 MHz ( period = 12.756 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.370 ns                ;
; 33.636 ns                               ; 78.57 MHz ( period = 12.728 ns )                    ; CCcount[4]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 3.867 ns                ;
; 33.663 ns                               ; 78.90 MHz ( period = 12.674 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.509 ns                 ; 3.846 ns                ;
; 33.692 ns                               ; 79.26 MHz ( period = 12.616 ns )                    ; CCcount[5]                                                                                                                     ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.490 ns                 ; 3.798 ns                ;
; 33.705 ns                               ; 79.43 MHz ( period = 12.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.500 ns                ;
; 33.708 ns                               ; 79.47 MHz ( period = 12.584 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.284 ns                ;
; 33.772 ns                               ; 80.28 MHz ( period = 12.456 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.501 ns                 ; 3.729 ns                ;
; 33.775 ns                               ; 80.32 MHz ( period = 12.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.430 ns                ;
; 33.794 ns                               ; 80.57 MHz ( period = 12.412 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.198 ns                ;
; 33.831 ns                               ; 81.05 MHz ( period = 12.338 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.501 ns                 ; 3.670 ns                ;
; 33.845 ns                               ; 81.23 MHz ( period = 12.310 ns )                    ; register[2]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.034 ns                 ; 2.189 ns                ;
; 33.850 ns                               ; 81.30 MHz ( period = 12.300 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; I_PWM[5]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.507 ns                 ; 3.657 ns                ;
; 33.853 ns                               ; 81.34 MHz ( period = 12.294 ns )                    ; register[0]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.036 ns                 ; 2.183 ns                ;
; 33.861 ns                               ; 81.45 MHz ( period = 12.278 ns )                    ; register[10]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.034 ns                 ; 2.173 ns                ;
; 33.869 ns                               ; 81.55 MHz ( period = 12.262 ns )                    ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.034 ns                 ; 2.165 ns                ;
; 33.873 ns                               ; 81.61 MHz ( period = 12.254 ns )                    ; register[3]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.034 ns                 ; 2.161 ns                ;
; 33.874 ns                               ; 81.62 MHz ( period = 12.252 ns )                    ; register[8]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.035 ns                 ; 2.161 ns                ;
; 33.876 ns                               ; 81.65 MHz ( period = 12.248 ns )                    ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.034 ns                 ; 2.158 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.010 ns                 ; 2.133 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.010 ns                 ; 2.133 ns                ;
; 33.877 ns                               ; 81.66 MHz ( period = 12.246 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.030 ns                 ; 2.153 ns                ;
; 33.880 ns                               ; 81.70 MHz ( period = 12.240 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.112 ns                ;
; 33.890 ns                               ; 81.83 MHz ( period = 12.220 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 3.613 ns                ;
; 33.898 ns                               ; 81.94 MHz ( period = 12.204 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.205 ns                 ; 4.307 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.018 ns                 ; 2.110 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.018 ns                 ; 2.110 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.038 ns                 ; 2.130 ns                ;
; 33.936 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.501 ns                 ; 3.565 ns                ;
; 33.956 ns                               ; 82.73 MHz ( period = 12.088 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Left_Data[14]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.502 ns                 ; 3.546 ns                ;
; 33.957 ns                               ; 82.74 MHz ( period = 12.086 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.470 ns                 ; 3.513 ns                ;
; 33.966 ns                               ; 82.86 MHz ( period = 12.068 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.992 ns                 ; 2.026 ns                ;
; 33.971 ns                               ; 82.93 MHz ( period = 12.058 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.480 ns                 ; 3.509 ns                ;
; 33.979 ns                               ; 83.04 MHz ( period = 12.042 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.501 ns                 ; 3.522 ns                ;
; 33.985 ns                               ; 83.13 MHz ( period = 12.030 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.477 ns                 ; 3.492 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.475 ns                 ; 3.482 ns                ;
; 34.000 ns                               ; 83.33 MHz ( period = 12.000 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.489 ns                 ; 3.489 ns                ;
; 34.009 ns                               ; 83.46 MHz ( period = 11.982 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.494 ns                 ; 3.485 ns                ;
; 34.011 ns                               ; 83.49 MHz ( period = 11.978 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.498 ns                 ; 3.487 ns                ;
; 34.040 ns                               ; 83.89 MHz ( period = 11.920 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 3.463 ns                ;
; 34.050 ns                               ; 84.03 MHz ( period = 11.900 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.524 ns                 ; 3.474 ns                ;
; 34.055 ns                               ; 84.10 MHz ( period = 11.890 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.527 ns                 ; 3.472 ns                ;
; 34.064 ns                               ; 84.23 MHz ( period = 11.872 ns )                    ; I2SAudioOut:I2SIQO|data[13]                                                                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.501 ns                 ; 3.437 ns                ;
; 34.071 ns                               ; 84.33 MHz ( period = 11.858 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.519 ns                 ; 3.448 ns                ;
; 34.077 ns                               ; 84.42 MHz ( period = 11.846 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.521 ns                 ; 3.444 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.084 ns                               ; 84.52 MHz ( period = 11.832 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.536 ns                 ; 3.452 ns                ;
; 34.094 ns                               ; 84.66 MHz ( period = 11.812 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.525 ns                 ; 3.431 ns                ;
; 34.101 ns                               ; 84.76 MHz ( period = 11.798 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Right_Data[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.503 ns                 ; 3.402 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 0.597 ns                                ; 50.92 MHz ( period = 19.638 ns )                    ; CCcount[2]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 7.616 ns                ;
; 0.976 ns                                ; 52.97 MHz ( period = 18.880 ns )                    ; CCcount[1]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.208 ns                  ; 7.232 ns                ;
; 1.460 ns                                ; 55.83 MHz ( period = 17.912 ns )                    ; CCcount[3]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 6.753 ns                ;
; 2.043 ns                                ; 59.72 MHz ( period = 16.746 ns )                    ; CCcount[0]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.208 ns                  ; 6.165 ns                ;
; 2.655 ns                                ; 64.42 MHz ( period = 15.522 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.214 ns                  ; 5.559 ns                ;
; 3.037 ns                                ; 67.76 MHz ( period = 14.758 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.214 ns                  ; 5.177 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.735 ns                  ; 3.629 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.735 ns                  ; 3.629 ns                ;
; 3.106 ns                                ; 68.40 MHz ( period = 14.620 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.755 ns                  ; 3.649 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.730 ns                  ; 3.614 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.730 ns                  ; 3.614 ns                ;
; 3.116 ns                                ; 68.49 MHz ( period = 14.600 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.750 ns                  ; 3.634 ns                ;
; 3.134 ns                                ; 68.66 MHz ( period = 14.564 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.775 ns                ;
; 3.184 ns                                ; 69.14 MHz ( period = 14.464 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.725 ns                ;
; 3.241 ns                                ; 69.69 MHz ( period = 14.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.668 ns                ;
; 3.389 ns                                ; 71.15 MHz ( period = 14.054 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.520 ns                ;
; 3.416 ns                                ; 71.43 MHz ( period = 14.000 ns )                    ; CCcount[4]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.219 ns                  ; 4.803 ns                ;
; 3.436 ns                                ; 71.63 MHz ( period = 13.960 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.473 ns                ;
; 3.482 ns                                ; 72.11 MHz ( period = 13.868 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.427 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.725 ns                  ; 3.198 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.725 ns                  ; 3.198 ns                ;
; 3.527 ns                                ; 72.58 MHz ( period = 13.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 3.218 ns                ;
; 3.533 ns                                ; 72.64 MHz ( period = 13.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.376 ns                ;
; 3.666 ns                                ; 74.07 MHz ( period = 13.500 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.243 ns                ;
; 3.712 ns                                ; 74.58 MHz ( period = 13.408 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.990 ns                ;
; 3.736 ns                                ; 74.85 MHz ( period = 13.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.173 ns                ;
; 3.761 ns                                ; 75.13 MHz ( period = 13.310 ns )                    ; register[15]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.734 ns                  ; 2.973 ns                ;
; 3.798 ns                                ; 75.55 MHz ( period = 13.236 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.904 ns                ;
; 3.859 ns                                ; 76.25 MHz ( period = 13.114 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.909 ns                  ; 5.050 ns                ;
; 3.883 ns                                ; 76.53 MHz ( period = 13.066 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 5.032 ns                ;
; 3.884 ns                                ; 76.55 MHz ( period = 13.064 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.818 ns                ;
; 3.933 ns                                ; 77.12 MHz ( period = 12.966 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.982 ns                ;
; 3.970 ns                                ; 77.57 MHz ( period = 12.892 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.732 ns                ;
; 3.990 ns                                ; 77.81 MHz ( period = 12.852 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.925 ns                ;
; 4.056 ns                                ; 78.62 MHz ( period = 12.720 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.646 ns                ;
; 4.068 ns                                ; 78.76 MHz ( period = 12.696 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 4.145 ns                ;
; 4.138 ns                                ; 79.64 MHz ( period = 12.556 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.777 ns                ;
; 4.142 ns                                ; 79.69 MHz ( period = 12.548 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.560 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.711 ns                  ; 2.550 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.711 ns                  ; 2.550 ns                ;
; 4.161 ns                                ; 79.94 MHz ( period = 12.510 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.731 ns                  ; 2.570 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.738 ns                  ; 2.572 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.738 ns                  ; 2.572 ns                ;
; 4.166 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.758 ns                  ; 2.592 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.733 ns                  ; 2.563 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.733 ns                  ; 2.563 ns                ;
; 4.170 ns                                ; 80.05 MHz ( period = 12.492 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.753 ns                  ; 2.583 ns                ;
; 4.185 ns                                ; 80.24 MHz ( period = 12.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.730 ns                ;
; 4.207 ns                                ; 80.53 MHz ( period = 12.418 ns )                    ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.742 ns                  ; 2.535 ns                ;
; 4.219 ns                                ; 80.68 MHz ( period = 12.394 ns )                    ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.734 ns                  ; 2.515 ns                ;
; 4.231 ns                                ; 80.84 MHz ( period = 12.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.684 ns                ;
; 4.246 ns                                ; 81.04 MHz ( period = 12.340 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                                                                 ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 3.967 ns                ;
; 4.279 ns                                ; 81.47 MHz ( period = 12.274 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; Left_Data[5]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.215 ns                  ; 3.936 ns                ;
; 4.282 ns                                ; 81.51 MHz ( period = 12.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.633 ns                ;
; 4.332 ns                                ; 82.18 MHz ( period = 12.168 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[5]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.370 ns                ;
; 4.346 ns                                ; 82.37 MHz ( period = 12.140 ns )                    ; CCcount[4]                                                                                                                     ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 3.867 ns                ;
; 4.373 ns                                ; 82.74 MHz ( period = 12.086 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.219 ns                  ; 3.846 ns                ;
; 4.402 ns                                ; 83.14 MHz ( period = 12.028 ns )                    ; CCcount[5]                                                                                                                     ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.200 ns                  ; 3.798 ns                ;
; 4.415 ns                                ; 83.32 MHz ( period = 12.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.500 ns                ;
; 4.418 ns                                ; 83.36 MHz ( period = 11.996 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.284 ns                ;
; 4.482 ns                                ; 84.26 MHz ( period = 11.868 ns )                    ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.211 ns                  ; 3.729 ns                ;
; 4.485 ns                                ; 84.30 MHz ( period = 11.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.430 ns                ;
; 4.504 ns                                ; 84.57 MHz ( period = 11.824 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.198 ns                ;
; 4.541 ns                                ; 85.11 MHz ( period = 11.750 ns )                    ; I2SAudioOut:I2SIQO|data[8]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.211 ns                  ; 3.670 ns                ;
; 4.555 ns                                ; 85.31 MHz ( period = 11.722 ns )                    ; register[2]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.744 ns                  ; 2.189 ns                ;
; 4.560 ns                                ; 85.38 MHz ( period = 11.712 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; I_PWM[5]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.217 ns                  ; 3.657 ns                ;
; 4.563 ns                                ; 85.43 MHz ( period = 11.706 ns )                    ; register[0]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.746 ns                  ; 2.183 ns                ;
; 4.571 ns                                ; 85.54 MHz ( period = 11.690 ns )                    ; register[10]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.744 ns                  ; 2.173 ns                ;
; 4.579 ns                                ; 85.66 MHz ( period = 11.674 ns )                    ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.744 ns                  ; 2.165 ns                ;
; 4.583 ns                                ; 85.72 MHz ( period = 11.666 ns )                    ; register[3]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.744 ns                  ; 2.161 ns                ;
; 4.584 ns                                ; 85.73 MHz ( period = 11.664 ns )                    ; register[8]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.745 ns                  ; 2.161 ns                ;
; 4.586 ns                                ; 85.76 MHz ( period = 11.660 ns )                    ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.744 ns                  ; 2.158 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.720 ns                  ; 2.133 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.720 ns                  ; 2.133 ns                ;
; 4.587 ns                                ; 85.78 MHz ( period = 11.658 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.740 ns                  ; 2.153 ns                ;
; 4.590 ns                                ; 85.82 MHz ( period = 11.652 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.112 ns                ;
; 4.600 ns                                ; 85.97 MHz ( period = 11.632 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 3.613 ns                ;
; 4.608 ns                                ; 86.09 MHz ( period = 11.616 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.915 ns                  ; 4.307 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.728 ns                  ; 2.110 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.728 ns                  ; 2.110 ns                ;
; 4.618 ns                                ; 86.24 MHz ( period = 11.596 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.748 ns                  ; 2.130 ns                ;
; 4.646 ns                                ; 86.66 MHz ( period = 11.540 ns )                    ; I2SAudioOut:I2SIQO|data[2]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.211 ns                  ; 3.565 ns                ;
; 4.666 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Left_Data[14]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.212 ns                  ; 3.546 ns                ;
; 4.668 ns                                ; 86.97 MHz ( period = 11.498 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.181 ns                  ; 3.513 ns                ;
; 4.676 ns                                ; 87.11 MHz ( period = 11.480 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.702 ns                  ; 2.026 ns                ;
; 4.682 ns                                ; 87.18 MHz ( period = 11.470 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.191 ns                  ; 3.509 ns                ;
; 4.689 ns                                ; 87.31 MHz ( period = 11.454 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.211 ns                  ; 3.522 ns                ;
; 4.696 ns                                ; 87.40 MHz ( period = 11.442 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.188 ns                  ; 3.492 ns                ;
; 4.704 ns                                ; 87.52 MHz ( period = 11.426 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.186 ns                  ; 3.482 ns                ;
; 4.711 ns                                ; 87.63 MHz ( period = 11.412 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.200 ns                  ; 3.489 ns                ;
; 4.720 ns                                ; 87.77 MHz ( period = 11.394 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.205 ns                  ; 3.485 ns                ;
; 4.722 ns                                ; 87.80 MHz ( period = 11.390 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.209 ns                  ; 3.487 ns                ;
; 4.751 ns                                ; 88.25 MHz ( period = 11.332 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.214 ns                  ; 3.463 ns                ;
; 4.761 ns                                ; 88.40 MHz ( period = 11.312 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.235 ns                  ; 3.474 ns                ;
; 4.766 ns                                ; 88.48 MHz ( period = 11.302 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.238 ns                  ; 3.472 ns                ;
; 4.774 ns                                ; 88.62 MHz ( period = 11.284 ns )                    ; I2SAudioOut:I2SIQO|data[13]                                                                                                    ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.211 ns                  ; 3.437 ns                ;
; 4.782 ns                                ; 88.73 MHz ( period = 11.270 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.230 ns                  ; 3.448 ns                ;
; 4.788 ns                                ; 88.83 MHz ( period = 11.258 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.232 ns                  ; 3.444 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.795 ns                                ; 88.94 MHz ( period = 11.244 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.247 ns                  ; 3.452 ns                ;
; 4.805 ns                                ; 89.09 MHz ( period = 11.224 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.236 ns                  ; 3.431 ns                ;
; 4.811 ns                                ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Right_Data[14]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.213 ns                  ; 3.402 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.313 ns                               ; 221.24 MHz ( period = 4.520 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.259 ns                ;
; 16.338 ns                               ; 222.47 MHz ( period = 4.495 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.234 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.351 ns                               ; 223.11 MHz ( period = 4.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 4.206 ns                ;
; 16.356 ns                               ; 223.36 MHz ( period = 4.477 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.216 ns                ;
; 16.357 ns                               ; 223.41 MHz ( period = 4.476 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.215 ns                ;
; 16.359 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.213 ns                ;
; 16.360 ns                               ; 223.56 MHz ( period = 4.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.212 ns                ;
; 16.360 ns                               ; 223.56 MHz ( period = 4.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.212 ns                ;
; 16.370 ns                               ; 224.06 MHz ( period = 4.463 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.202 ns                ;
; 16.383 ns                               ; 224.72 MHz ( period = 4.450 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.189 ns                ;
; 16.388 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 4.184 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.470 ns                               ; 229.20 MHz ( period = 4.363 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 4.096 ns                ;
; 16.503 ns                               ; 230.95 MHz ( period = 4.330 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.066 ns                ;
; 16.525 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.053 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.606 ns                               ; 236.57 MHz ( period = 4.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.960 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.721 ns                               ; 243.19 MHz ( period = 4.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.839 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.846 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.745 ns                               ; 244.62 MHz ( period = 4.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.821 ns                ;
; 16.749 ns                               ; 244.86 MHz ( period = 4.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.823 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.815 ns                ;
; 16.759 ns                               ; 245.46 MHz ( period = 4.074 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.813 ns                ;
; 16.767 ns                               ; 245.94 MHz ( period = 4.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.805 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.803 ns                ;
; 16.791 ns                               ; 247.40 MHz ( period = 4.042 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.787 ns                ;
; 16.813 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.759 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.557 ns                 ; 3.732 ns                ;
; 16.825 ns                               ; 249.50 MHz ( period = 4.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.747 ns                ;
; 16.826 ns                               ; 249.56 MHz ( period = 4.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.746 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.840 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.729 ns                ;
; 16.843 ns                               ; 250.63 MHz ( period = 3.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.729 ns                ;
; 16.846 ns                               ; 250.82 MHz ( period = 3.987 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.726 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.719 ns                ;
; 16.873 ns                               ; 252.53 MHz ( period = 3.960 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.705 ns                ;
; 16.926 ns                               ; 255.95 MHz ( period = 3.907 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.643 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.630 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 16.976 ns                               ; 259.27 MHz ( period = 3.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.593 ns                ;
; 17.018 ns                               ; 262.12 MHz ( period = 3.815 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.554 ns                ;
; 17.029 ns                               ; 262.88 MHz ( period = 3.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.543 ns                ;
; 17.047 ns                               ; 264.13 MHz ( period = 3.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.525 ns                ;
; 17.048 ns                               ; 264.20 MHz ( period = 3.785 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.524 ns                ;
; 17.050 ns                               ; 264.34 MHz ( period = 3.783 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.522 ns                ;
; 17.051 ns                               ; 264.41 MHz ( period = 3.782 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.521 ns                ;
; 17.051 ns                               ; 264.41 MHz ( period = 3.782 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.521 ns                ;
; 17.061 ns                               ; 265.11 MHz ( period = 3.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.511 ns                ;
; 17.079 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.493 ns                ;
; 17.087 ns                               ; 266.95 MHz ( period = 3.746 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.485 ns                ;
; 17.095 ns                               ; 267.52 MHz ( period = 3.738 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.465 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.113 ns                               ; 268.82 MHz ( period = 3.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.453 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.454 ns                ;
; 17.117 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.452 ns                ;
; 17.163 ns                               ; 272.48 MHz ( period = 3.670 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.397 ns                ;
; 17.163 ns                               ; 272.48 MHz ( period = 3.670 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.397 ns                ;
; 17.185 ns                               ; 274.12 MHz ( period = 3.648 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.384 ns                ;
; 17.185 ns                               ; 274.12 MHz ( period = 3.648 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.384 ns                ;
; 17.189 ns                               ; 274.42 MHz ( period = 3.644 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.383 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.371 ns                ;
; 17.196 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.364 ns                ;
; 17.196 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.364 ns                ;
; 17.196 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.364 ns                ;
; 17.196 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.364 ns                ;
; 17.196 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.560 ns                 ; 3.364 ns                ;
; 17.214 ns                               ; 276.32 MHz ( period = 3.619 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.364 ns                ;
; 17.218 ns                               ; 276.63 MHz ( period = 3.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.351 ns                ;
; 17.218 ns                               ; 276.63 MHz ( period = 3.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.351 ns                ;
; 17.218 ns                               ; 276.63 MHz ( period = 3.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.351 ns                ;
; 17.218 ns                               ; 276.63 MHz ( period = 3.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.351 ns                ;
; 17.218 ns                               ; 276.63 MHz ( period = 3.615 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.351 ns                ;
; 17.232 ns                               ; 277.70 MHz ( period = 3.601 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.346 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.275 ns                               ; 281.06 MHz ( period = 3.558 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.566 ns                 ; 3.291 ns                ;
; 17.296 ns                               ; 282.73 MHz ( period = 3.537 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.282 ns                ;
; 17.345 ns                               ; 286.70 MHz ( period = 3.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.227 ns                ;
; 17.363 ns                               ; 288.18 MHz ( period = 3.470 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.209 ns                ;
; 17.364 ns                               ; 288.27 MHz ( period = 3.469 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.208 ns                ;
; 17.366 ns                               ; 288.43 MHz ( period = 3.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.206 ns                ;
; 17.367 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.205 ns                ;
; 17.367 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.205 ns                ;
; 17.376 ns                               ; 289.27 MHz ( period = 3.457 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.202 ns                ;
; 17.377 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.195 ns                ;
; 17.383 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.186 ns                ;
; 17.395 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 3.177 ns                ;
; 17.412 ns                               ; 292.31 MHz ( period = 3.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.166 ns                ;
; 17.451 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.118 ns                ;
; 17.451 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.118 ns                ;
; 17.465 ns                               ; 296.91 MHz ( period = 3.368 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.104 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.085 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.085 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.085 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.085 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.085 ns                ;
; 17.533 ns                               ; 303.03 MHz ( period = 3.300 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.036 ns                ;
; 17.533 ns                               ; 303.03 MHz ( period = 3.300 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.036 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 3.030 ns                ;
; 17.566 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.566 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.003 ns                ;
; 17.606 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.966 ns                ;
; 17.624 ns                               ; 311.62 MHz ( period = 3.209 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.948 ns                ;
; 17.625 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.947 ns                ;
; 17.627 ns                               ; 311.92 MHz ( period = 3.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.945 ns                ;
; 17.628 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.944 ns                ;
; 17.628 ns                               ; 312.01 MHz ( period = 3.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.944 ns                ;
; 17.638 ns                               ; 312.99 MHz ( period = 3.195 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.934 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.572 ns                 ; 2.916 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 18.115 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 2.463 ns                ;
; 18.183 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.386 ns                ;
; 18.223 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.346 ns                ;
; 18.328 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 2.250 ns                ;
; 18.342 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.227 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 16.462 ns ; 228.78 MHz ( period = 4.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.570 ns                 ; 4.108 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.076 ns ; 266.17 MHz ( period = 3.757 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.495 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 17.647 ns ; 313.87 MHz ( period = 3.186 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.921 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 18.261 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.308 ns                ;
; 19.023 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 1.548 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -3.982 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.483 ns                   ; 0.501 ns                 ;
; -3.982 ns                               ; AD_state[5]                                                                                                                                              ; AD_state[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.483 ns                   ; 0.501 ns                 ;
; -3.982 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.483 ns                   ; 0.501 ns                 ;
; -3.982 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.483 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; state_PWM.00001_OTERM9                                                                                                                                   ; state_PWM.00001_OTERM9                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -2.471 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.972 ns                   ; 0.501 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; -1.538 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.451 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|clock_check[0]                                                                                                                     ; clock_det:janus_clock|clock_check[0]                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|flag                                                                                                                               ; clock_det:janus_clock|flag                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; 0.684 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.957 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -4.934 ns                               ; division:division_phoenix|quotient[24]                                                                                                                   ; PCC~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.185 ns                  ; 6.251 ns                 ;
; -4.179 ns                               ; division:division_phoenix|quotient[11]                                                                                                                   ; PCC~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.186 ns                  ; 7.007 ns                 ;
; -3.734 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.235 ns                   ; 0.501 ns                 ;
; -3.734 ns                               ; AD_state[5]                                                                                                                                              ; AD_state[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.235 ns                   ; 0.501 ns                 ;
; -3.734 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.235 ns                   ; 0.501 ns                 ;
; -3.734 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.235 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; state_PWM.00001_OTERM9                                                                                                                                   ; state_PWM.00001_OTERM9                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -2.223 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.724 ns                   ; 0.501 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; -1.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.203 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; got_sync                                                                                                                                                 ; got_sync                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; flash:flash_LED|LED                                                                                                                                      ; flash:flash_LED|LED                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; FIFO_ADR[1]~reg0                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                                                ; SLOE~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Rx_fifo_enable                                                                                                                                           ; Rx_fifo_enable                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                                                 ; debounce:de_dot|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                 ; debounce:de_PTT|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                                                ; debounce:de_dash|clean_pb                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                                            ; Tx_read_clock                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0000                                                                                                                                          ; state_sync.0000                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                                                     ; SLEN                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_sync.0100                                                                                                                                          ; state_sync.0100                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                                              ; state_FX[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                                              ; state_FX[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count                                                                                                                                                 ; IF_count                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                                              ; state_FX[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                                              ; state_FX[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.709 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -3.245 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.746 ns                   ; 0.501 ns                 ;
; -3.245 ns                               ; AD_state[5]                                                                                                                                              ; AD_state[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.746 ns                   ; 0.501 ns                 ;
; -3.245 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.746 ns                   ; 0.501 ns                 ;
; -3.245 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.746 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; state_PWM.00001_OTERM9                                                                                                                                   ; state_PWM.00001_OTERM9                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -1.734 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.235 ns                   ; 0.501 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; -0.801 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.714 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; clock_det:penny_clock|clock_check[0]                                                                                                                     ; clock_det:penny_clock|clock_check[0]                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:penny_clock|flag                                                                                                                               ; clock_det:penny_clock|flag                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 2.220 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.951 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.452 ns                   ; 0.501 ns                 ;
; -2.951 ns                               ; AD_state[5]                                                                                                                                              ; AD_state[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.452 ns                   ; 0.501 ns                 ;
; -2.951 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.452 ns                   ; 0.501 ns                 ;
; -2.951 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.452 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                               ; I2SAudioOut:I2SIQO|data[2]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                               ; I2SAudioOut:I2SIQO|data[8]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; state_PWM.00001_OTERM9                                                                                                                                   ; state_PWM.00001_OTERM9                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -1.440 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.941 ns                   ; 0.501 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; -0.507 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.420 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|clock_check[0]                                                                                                                   ; clock_det:mercury_clock|clock_check[0]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|flag                                                                                                                             ; clock_det:mercury_clock|flag                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; 1.715 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.926 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.760 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.958 ns                 ;
; 1.066 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.089 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.100 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.221 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.395 ns                 ;
; 1.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.531 ns                 ;
; 1.565 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.567 ns                 ;
; 1.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.664 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.701 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.711 ns                 ;
; 1.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.739 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.797 ns                 ;
; 1.816 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.827 ns                 ;
; 1.823 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.825 ns                 ;
; 1.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.014 ns                   ; 1.866 ns                 ;
; 1.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.875 ns                 ;
; 1.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.883 ns                 ;
; 1.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.911 ns                 ;
; 1.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.911 ns                 ;
; 1.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 1.948 ns                 ;
; 1.959 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.961 ns                 ;
; 1.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.997 ns                 ;
; 2.029 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.040 ns                 ;
; 2.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 2.034 ns                 ;
; 2.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.047 ns                 ;
; 2.053 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.055 ns                 ;
; 2.076 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.087 ns                 ;
; 2.081 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.083 ns                 ;
; 2.127 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 2.120 ns                 ;
; 2.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.227 ns                 ;
; 2.239 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.250 ns                 ;
; 2.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.346 ns                 ;
; 2.384 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.386 ns                 ;
; 2.452 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.463 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.709 ns                 ;
; 2.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.846 ns                 ;
; 2.859 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.861 ns                 ;
; 2.860 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.862 ns                 ;
; 2.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.862 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.900 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.900 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.916 ns                 ;
; 2.929 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.934 ns                 ;
; 2.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.944 ns                 ;
; 2.939 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.944 ns                 ;
; 2.940 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.945 ns                 ;
; 2.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.947 ns                 ;
; 2.943 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.948 ns                 ;
; 2.961 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 2.966 ns                 ;
; 2.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.968 ns                 ;
; 2.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.997 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 2.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 3.001 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.001 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.003 ns                 ;
; 3.077 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.079 ns                 ;
; 3.078 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.080 ns                 ;
; 3.080 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.082 ns                 ;
; 3.080 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.082 ns                 ;
; 3.080 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.082 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.085 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.085 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.085 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.116 ns                 ;
; 3.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.177 ns                 ;
; 3.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.195 ns                 ;
; 3.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.205 ns                 ;
; 3.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.205 ns                 ;
; 3.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.206 ns                 ;
; 3.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.208 ns                 ;
; 3.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.209 ns                 ;
; 3.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.227 ns                 ;
; 3.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.250 ns                 ;
; 3.263 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.268 ns                 ;
; 3.271 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 3.282 ns                 ;
; 3.271 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.276 ns                 ;
; 3.272 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.277 ns                 ;
; 3.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.278 ns                 ;
; 3.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.278 ns                 ;
; 3.277 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.282 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.292 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.291 ns                 ;
; 3.295 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.300 ns                 ;
; 3.343 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.345 ns                 ;
; 3.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.346 ns                 ;
; 3.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.348 ns                 ;
; 3.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.348 ns                 ;
; 3.346 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.348 ns                 ;
; 3.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.351 ns                 ;
; 3.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.351 ns                 ;
; 3.349 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.351 ns                 ;
; 3.353 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 3.364 ns                 ;
; 3.365 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.358 ns                 ;
; 3.366 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.359 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.361 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.361 ns                 ;
; 3.368 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.361 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.364 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.364 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.007 ns                  ; 3.364 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.371 ns                 ;
; 3.397 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.402 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.454 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.453 ns                 ;
; 3.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.493 ns                 ;
; 3.506 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.511 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.521 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.521 ns                 ;
; 3.517 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.522 ns                 ;
; 3.519 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.524 ns                 ;
; 3.520 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.525 ns                 ;
; 3.521 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.526 ns                 ;
; 3.538 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.543 ns                 ;
; 3.539 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.544 ns                 ;
; 3.547 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.552 ns                 ;
; 3.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.553 ns                 ;
; 3.549 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.554 ns                 ;
; 3.553 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.558 ns                 ;
; 3.571 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.005 ns                   ; 3.576 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.593 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 3.630 ns                 ;
; 3.694 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 3.705 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.001 ns                  ; 3.719 ns                 ;
; 3.727 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.729 ns                 ;
; 3.727 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.729 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.544 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 1.548 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.306 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.308 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 2.920 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.921 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 3.491 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.495 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
; 4.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.003 ns                   ; 4.108 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.486 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 8.402 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 8.266 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 8.238 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 8.161 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 8.150 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 8.126 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 8.125 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 7.940 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 7.920 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 7.877 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.808 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 7.117 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.573 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.323 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.248 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.035 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.942 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.771 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.729 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.648 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.424 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.368 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.326 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.323 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.315 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 5.297 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.295 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.273 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.272 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.267 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.185 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.000 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 4.975 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.962 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 4.959 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.944 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 4.890 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 4.845 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 4.788 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.659 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.617 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.487 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 4.113 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.944 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.937 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.928 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.686 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.603 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.416 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.188 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 2.761 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 2.720 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 2.024 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.795 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.503 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 1.275 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.099 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 0.848 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 0.578 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; -0.118 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; -0.621 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -1.142 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 23.806 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.749 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.457 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.373 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.326 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.324 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.026 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.903 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.809 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.795 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.738 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.463 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.446 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.362 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.315 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.313 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.015 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.892 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.798 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.452 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.431 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.400 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.303 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.246 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.954 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.888 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 20.870 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.864 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 20.823 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.821 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.672 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.640 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.615 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.523 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.400 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.323 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.306 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.292 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.239 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.235 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.192 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.190 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.095 ns  ; PCC~reg0                                                                                                                       ; PCC         ; IFCLK      ;
; N/A   ; None         ; 20.076 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 19.960 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.943 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.892 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.859 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.812 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.810 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.769 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.723 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 19.675 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.661 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.604 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.560 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 19.512 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.496 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.439 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.389 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.329 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.312 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.295 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 19.228 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.181 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.179 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.147 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.082 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 19.063 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.016 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.014 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.949 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 18.881 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.758 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.716 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.664 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.593 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.499 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.485 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.428 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.385 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.361 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.318 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 18.153 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.136 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.052 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.005 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.003 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.754 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.730 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.705 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.592 ns  ; PCC~reg0                                                                                                                       ; PCC         ; MCLK_12MHZ ;
; N/A   ; None         ; 17.582 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.573 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.488 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.220 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.142 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.057 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 16.961 ns  ; PCC~reg0                                                                                                                       ; PCC         ; PCLK_12MHZ ;
; N/A   ; None         ; 16.942 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.589 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.579 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 16.578 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.554 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.501 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 16.426 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 15.948 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 15.785 ns  ; PCC~reg0                                                                                                                       ; PCC         ; CLK_12MHZ  ;
; N/A   ; None         ; 15.766 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 15.590 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.413 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.323 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.302 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.250 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.772 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 13.998 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.367 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.322 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 13.149 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 13.049 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 13.013 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.772 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.191 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 12.147 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.115 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.907 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 11.681 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.591 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.302 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.990 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.977 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 10.962 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 10.956 ns  ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 10.929 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.828 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.740 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 10.692 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.689 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.680 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.664 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.598 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 10.534 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 10.472 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 10.344 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 10.323 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 10.197 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 10.085 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 9.780 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.779 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.724 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.515 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.439 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 9.238 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 9.133 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.859 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.849 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.843 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.843 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.843 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.719 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.557 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.557 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.495 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.320 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.079 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.069 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.059 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.049 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 7.996 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.694 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.492 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.229 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 12.059 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.642 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.311 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.190 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.134 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.133 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 9.221 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 7.812 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 4.130 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 3.609 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 1.627 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.106 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 0.996 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.896 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.571 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 0.475 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.384 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -0.180 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -0.582 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -0.701 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -1.009 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -1.529 ns ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -1.607 ns ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.932 ns ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -2.238 ns ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.454 ns ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.495 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.563 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -2.922 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.414 ns ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.420 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.678 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.739 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.847 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.221 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.351 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.393 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.522 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.579 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -4.624 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -4.678 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -4.693 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.696 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -4.709 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.734 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -4.919 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.001 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.006 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.007 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.029 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -5.031 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.049 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -5.060 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.102 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.158 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.463 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.505 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.676 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.769 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.057 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.851 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -7.542 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -7.611 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -7.654 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.674 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.859 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -7.860 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -7.884 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.972 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -8.000 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -8.136 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Wed Nov 19 15:29:15 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_phoenix|bits[1]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[6]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[5]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[4]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[7]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[3]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~40" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[2]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~41" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[0]" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal0~66" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 29.84 ns for clock "CLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 46.08 MHz (period= 21.7 ns)
    Info: + Largest register to register requirement is 37.456 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.970 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.704 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.853 ns) + CELL(0.206 ns) = 3.044 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.333 ns) + CELL(0.970 ns) = 4.347 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.823 ns) + CELL(0.000 ns) = 5.170 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.868 ns) + CELL(0.666 ns) = 6.704 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 2.827 ns ( 42.17 % )
                Info: Total interconnect delay = 3.877 ns ( 57.83 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.674 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.164 ns) + CELL(0.206 ns) = 4.267 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.132 ns) + CELL(0.615 ns) = 6.014 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.317 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 8.140 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 9.674 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 4.412 ns ( 45.61 % )
                Info: Total interconnect delay = 5.262 ns ( 54.39 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.796 ns) + CELL(0.206 ns) = 1.002 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'Mux7~363_RESYN90_BDD91'
        Info: 3: + IC(0.720 ns) + CELL(0.651 ns) = 2.373 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 1; COMB Node = 'Mux7~363'
        Info: 4: + IC(0.613 ns) + CELL(0.650 ns) = 3.636 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.677 ns) + CELL(0.624 ns) = 4.937 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.674 ns) + CELL(0.624 ns) = 6.235 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.622 ns) + CELL(0.651 ns) = 7.508 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.616 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 46.14 % )
        Info: Total interconnect delay = 4.102 ns ( 53.86 % )
Info: Slack time is -186 ps for clock "IFCLK" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 47.16 MHz (period= 21.204 ns)
    Info: + Largest register to register requirement is 7.430 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.722 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.262 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.115 ns) + CELL(0.970 ns) = 4.215 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.118 ns) + CELL(0.589 ns) = 5.922 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.091 ns) + CELL(0.589 ns) = 7.602 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 8.905 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 9.728 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 11.262 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.914 ns ( 43.63 % )
                Info: Total interconnect delay = 6.348 ns ( 56.37 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.984 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.137 ns) + CELL(0.970 ns) = 4.237 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.914 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.562 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 7.134 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.363 ns) + CELL(0.577 ns) = 8.074 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.644 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.091 ns) + CELL(0.589 ns) = 10.324 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.627 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 12.450 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.868 ns) + CELL(0.666 ns) = 13.984 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 6.490 ns ( 46.41 % )
                Info: Total interconnect delay = 7.494 ns ( 53.59 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.796 ns) + CELL(0.206 ns) = 1.002 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'Mux7~363_RESYN90_BDD91'
        Info: 3: + IC(0.720 ns) + CELL(0.651 ns) = 2.373 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 1; COMB Node = 'Mux7~363'
        Info: 4: + IC(0.613 ns) + CELL(0.650 ns) = 3.636 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.677 ns) + CELL(0.624 ns) = 4.937 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.674 ns) + CELL(0.624 ns) = 6.235 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.622 ns) + CELL(0.651 ns) = 7.508 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.616 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 46.14 % )
        Info: Total interconnect delay = 4.102 ns ( 53.86 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 1 path(s). See Report window for details.
Info: Slack time is 29.887 ns for clock "PCLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 49.44 MHz (period= 20.226 ns)
    Info: + Largest register to register requirement is 37.503 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.233 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.370 ns) = 2.707 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 3.277 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.091 ns) + CELL(0.589 ns) = 4.957 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 6.260 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.823 ns) + CELL(0.000 ns) = 7.083 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 8.617 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 3.796 ns ( 44.05 % )
                Info: Total interconnect delay = 4.821 ns ( 55.95 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.850 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.297 ns) + CELL(0.970 ns) = 3.262 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.738 ns) + CELL(0.370 ns) = 4.370 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.940 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 5.510 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.091 ns) + CELL(0.589 ns) = 7.190 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 8.493 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.823 ns) + CELL(0.000 ns) = 9.316 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.868 ns) + CELL(0.666 ns) = 10.850 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 4.972 ns ( 45.82 % )
                Info: Total interconnect delay = 5.878 ns ( 54.18 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.796 ns) + CELL(0.206 ns) = 1.002 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'Mux7~363_RESYN90_BDD91'
        Info: 3: + IC(0.720 ns) + CELL(0.651 ns) = 2.373 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 1; COMB Node = 'Mux7~363'
        Info: 4: + IC(0.613 ns) + CELL(0.650 ns) = 3.636 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.677 ns) + CELL(0.624 ns) = 4.937 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.674 ns) + CELL(0.624 ns) = 6.235 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.622 ns) + CELL(0.651 ns) = 7.508 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.616 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 46.14 % )
        Info: Total interconnect delay = 4.102 ns ( 53.86 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 597 ps for clock "MCLK_12MHZ" between source register "CCcount[2]" and destination register "PCC~reg0"
    Info: Fmax is 50.92 MHz (period= 19.638 ns)
    Info: + Largest register to register requirement is 8.213 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.939 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.542 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.331 ns) + CELL(0.366 ns) = 2.692 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.363 ns) + CELL(0.577 ns) = 3.632 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.202 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.091 ns) + CELL(0.589 ns) = 5.882 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.333 ns) + CELL(0.970 ns) = 7.185 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.823 ns) + CELL(0.000 ns) = 8.008 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.868 ns) + CELL(0.666 ns) = 9.542 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.369 ns ( 45.79 % )
                Info: Total interconnect delay = 5.173 ns ( 54.21 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 11.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.276 ns) + CELL(0.970 ns) = 3.241 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.452 ns) + CELL(0.366 ns) = 4.059 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 4.631 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.363 ns) + CELL(0.577 ns) = 5.571 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 6.141 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.091 ns) + CELL(0.589 ns) = 7.821 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 9.124 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.823 ns) + CELL(0.000 ns) = 9.947 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 11.481 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
                Info: Total cell delay = 5.545 ns ( 48.30 % )
                Info: Total interconnect delay = 5.936 ns ( 51.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N7; Fanout = 15; REG Node = 'CCcount[2]'
        Info: 2: + IC(0.796 ns) + CELL(0.206 ns) = 1.002 ns; Loc. = LCCOMB_X8_Y10_N18; Fanout = 1; COMB Node = 'Mux7~363_RESYN90_BDD91'
        Info: 3: + IC(0.720 ns) + CELL(0.651 ns) = 2.373 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 1; COMB Node = 'Mux7~363'
        Info: 4: + IC(0.613 ns) + CELL(0.650 ns) = 3.636 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.677 ns) + CELL(0.624 ns) = 4.937 ns; Loc. = LCCOMB_X9_Y10_N10; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.674 ns) + CELL(0.624 ns) = 6.235 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.622 ns) + CELL(0.651 ns) = 7.508 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.616 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.514 ns ( 46.14 % )
        Info: Total interconnect delay = 4.102 ns ( 53.86 % )
Info: Slack time is 16.313 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 221.24 MHz (period= 4.52 ns)
    Info: + Largest register to register requirement is 20.572 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.946 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.285 ns) + CELL(0.666 ns) = 2.946 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 56.38 % )
                Info: Total interconnect delay = 1.285 ns ( 43.62 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.943 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.282 ns) + CELL(0.666 ns) = 2.943 ns; Loc. = LCFF_X4_Y14_N19; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 56.44 % )
                Info: Total interconnect delay = 1.282 ns ( 43.56 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N19; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(0.841 ns) + CELL(0.616 ns) = 1.457 ns; Loc. = LCCOMB_X5_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~225'
        Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.767 ns; Loc. = LCCOMB_X4_Y14_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~227'
        Info: 4: + IC(1.032 ns) + CELL(0.460 ns) = 4.259 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.282 ns ( 30.10 % )
        Info: Total interconnect delay = 2.977 ns ( 69.90 % )
Info: Slack time is 16.462 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 228.78 MHz (period= 4.371 ns)
    Info: + Largest register to register requirement is 20.570 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.086 ns) + CELL(0.494 ns) = 1.580 ns; Loc. = LCCOMB_X5_Y14_N16; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.706 ns) + CELL(0.615 ns) = 2.901 ns; Loc. = LCCOMB_X4_Y14_N16; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.352 ns) + CELL(0.855 ns) = 4.108 ns; Loc. = LCFF_X4_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.964 ns ( 47.81 % )
        Info: Total interconnect delay = 2.144 ns ( 52.19 % )
Info: Minimum slack time is -3.982 ns for clock "CLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 4.483 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.481 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 10.847 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.164 ns) + CELL(0.206 ns) = 4.267 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.132 ns) + CELL(0.615 ns) = 6.014 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.333 ns) + CELL(0.970 ns) = 7.317 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 7.960 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.360 ns) + CELL(0.206 ns) = 8.526 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.750 ns) + CELL(0.000 ns) = 9.276 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.905 ns) + CELL(0.666 ns) = 10.847 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 4.824 ns ( 44.47 % )
                Info: Total interconnect delay = 6.023 ns ( 55.53 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.366 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.853 ns) + CELL(0.206 ns) = 3.044 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.377 ns) + CELL(0.624 ns) = 4.045 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.750 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.905 ns) + CELL(0.666 ns) = 6.366 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 2.481 ns ( 38.97 % )
                Info: Total interconnect delay = 3.885 ns ( 61.03 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 41 path(s). See Report window for details.
Info: Minimum slack time is -4.934 ns for clock "IFCLK" between source register "division:division_phoenix|quotient[24]" and destination register "PCC~reg0"
    Info: + Shortest register to register delay is 6.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'division:division_phoenix|quotient[24]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y10_N12; Fanout = 1; COMB Node = 'Mux7~359_RESYN82_BDD83'
        Info: 3: + IC(1.129 ns) + CELL(0.651 ns) = 2.173 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'Mux7~359'
        Info: 4: + IC(0.695 ns) + CELL(0.651 ns) = 3.519 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 1; COMB Node = 'PCC~643'
        Info: 5: + IC(0.701 ns) + CELL(0.650 ns) = 4.870 ns; Loc. = LCCOMB_X9_Y10_N14; Fanout = 1; COMB Node = 'PCC~644'
        Info: 6: + IC(0.622 ns) + CELL(0.651 ns) = 6.143 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 1; COMB Node = 'PCC~642'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.251 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 3.104 ns ( 49.66 % )
        Info: Total interconnect delay = 3.147 ns ( 50.34 % )
    Info: - Smallest register to register requirement is 11.185 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.183 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.984 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.137 ns) + CELL(0.970 ns) = 4.237 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.914 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.562 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 7.134 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.363 ns) + CELL(0.577 ns) = 8.074 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.644 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.091 ns) + CELL(0.589 ns) = 10.324 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.627 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 12.450 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.868 ns) + CELL(0.666 ns) = 13.984 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 6.490 ns ( 46.41 % )
                Info: Total interconnect delay = 7.494 ns ( 53.59 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.801 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 247; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.869 ns) + CELL(0.666 ns) = 2.801 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'division:division_phoenix|quotient[24]'
                Info: Total cell delay = 1.796 ns ( 64.12 % )
                Info: Total interconnect delay = 1.005 ns ( 35.88 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 43 path(s). See Report window for details.
Info: Minimum slack time is -3.245 ns for clock "PCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.746 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.744 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 12.023 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.297 ns) + CELL(0.970 ns) = 3.262 ns; Loc. = LCFF_X31_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.738 ns) + CELL(0.370 ns) = 4.370 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.940 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 5.510 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.091 ns) + CELL(0.589 ns) = 7.190 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 8.493 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.437 ns) + CELL(0.206 ns) = 9.136 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 9.702 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.750 ns) + CELL(0.000 ns) = 10.452 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.905 ns) + CELL(0.666 ns) = 12.023 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.384 ns ( 44.78 % )
                Info: Total interconnect delay = 6.639 ns ( 55.22 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.279 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.342 ns) + CELL(0.370 ns) = 2.707 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 3.277 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.091 ns) + CELL(0.589 ns) = 4.957 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.377 ns) + CELL(0.624 ns) = 5.958 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.750 ns) + CELL(0.000 ns) = 6.708 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.905 ns) + CELL(0.666 ns) = 8.279 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 3.450 ns ( 41.67 % )
                Info: Total interconnect delay = 4.829 ns ( 58.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 41 path(s). See Report window for details.
Info: Minimum slack time is -2.951 ns for clock "MCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.452 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.450 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 12.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.276 ns) + CELL(0.970 ns) = 3.241 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.452 ns) + CELL(0.366 ns) = 4.059 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 4.631 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.363 ns) + CELL(0.577 ns) = 5.571 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 6.141 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.091 ns) + CELL(0.589 ns) = 7.821 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.333 ns) + CELL(0.970 ns) = 9.124 ns; Loc. = LCFF_X33_Y10_N29; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.437 ns) + CELL(0.206 ns) = 9.767 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.360 ns) + CELL(0.206 ns) = 10.333 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.750 ns) + CELL(0.000 ns) = 11.083 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.905 ns) + CELL(0.666 ns) = 12.654 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.957 ns ( 47.08 % )
                Info: Total interconnect delay = 6.697 ns ( 52.92 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.204 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.331 ns) + CELL(0.366 ns) = 2.692 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.363 ns) + CELL(0.577 ns) = 3.632 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.202 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.091 ns) + CELL(0.589 ns) = 5.882 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.377 ns) + CELL(0.624 ns) = 6.883 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.750 ns) + CELL(0.000 ns) = 7.633 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.905 ns) + CELL(0.666 ns) = 9.204 ns; Loc. = LCFF_X22_Y6_N15; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 4.023 ns ( 43.71 % )
                Info: Total interconnect delay = 5.181 ns ( 56.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 41 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N10; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~339'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.946 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.285 ns) + CELL(0.666 ns) = 2.946 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
                Info: Total cell delay = 1.661 ns ( 56.38 % )
                Info: Total interconnect delay = 1.285 ns ( 43.62 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.946 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.285 ns) + CELL(0.666 ns) = 2.946 ns; Loc. = LCFF_X1_Y14_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]'
                Info: Total cell delay = 1.661 ns ( 56.38 % )
                Info: Total interconnect delay = 1.285 ns ( 43.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.544 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.548 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(1.088 ns) + CELL(0.460 ns) = 1.548 ns; Loc. = LCFF_X5_Y14_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 29.72 % )
        Info: Total interconnect delay = 1.088 ns ( 70.28 % )
    Info: - Smallest register to register requirement is 0.004 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.002 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N17; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N9; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "q[0]" (data pin = "DOUT", clock pin = "CLK_12MHZ") is 8.486 ns
    Info: + Longest pin to register delay is 14.893 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'DOUT'
        Info: 2: + IC(6.158 ns) + CELL(0.370 ns) = 7.522 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 1; COMB Node = 'select_DOUT~7'
        Info: 3: + IC(6.612 ns) + CELL(0.651 ns) = 14.785 ns; Loc. = LCCOMB_X23_Y6_N4; Fanout = 1; COMB Node = 'q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 14.893 ns; Loc. = LCFF_X23_Y6_N5; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 2.123 ns ( 14.26 % )
        Info: Total interconnect delay = 12.770 ns ( 85.74 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK_12MHZ" to destination register is 6.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.853 ns) + CELL(0.206 ns) = 3.044 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 3: + IC(0.377 ns) + CELL(0.624 ns) = 4.045 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 2; COMB Node = 'BCLK~2'
        Info: 4: + IC(0.750 ns) + CELL(0.000 ns) = 4.795 ns; Loc. = CLKCTRL_G4; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
        Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 6.367 ns; Loc. = LCFF_X23_Y6_N5; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 2.481 ns ( 38.97 % )
        Info: Total interconnect delay = 3.886 ns ( 61.03 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23" is 23.806 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 13.288 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.137 ns) + CELL(0.970 ns) = 4.237 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.914 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.562 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 7.134 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.363 ns) + CELL(0.577 ns) = 8.074 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.644 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.091 ns) + CELL(0.589 ns) = 10.324 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.409 ns) + CELL(0.000 ns) = 11.733 ns; Loc. = CLKCTRL_G7; Fanout = 380; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.889 ns) + CELL(0.666 ns) = 13.288 ns; Loc. = LCFF_X17_Y9_N11; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23'
        Info: Total cell delay = 5.520 ns ( 41.54 % )
        Info: Total interconnect delay = 7.768 ns ( 58.46 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 10.214 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N11; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23'
        Info: 2: + IC(0.475 ns) + CELL(0.651 ns) = 1.126 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 2; COMB Node = 'LessThan0~162'
        Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 2.125 ns; Loc. = LCCOMB_X17_Y9_N24; Fanout = 3; COMB Node = 'LessThan0~163'
        Info: 4: + IC(1.119 ns) + CELL(0.589 ns) = 3.833 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 5: + IC(3.265 ns) + CELL(3.116 ns) = 10.214 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 4.980 ns ( 48.76 % )
        Info: Total interconnect delay = 5.234 ns ( 51.24 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 12.059 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(1.331 ns) + CELL(0.366 ns) = 2.692 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.363 ns) + CELL(0.577 ns) = 3.632 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 4.202 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.091 ns) + CELL(0.589 ns) = 5.882 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(2.921 ns) + CELL(3.256 ns) = 12.059 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 5.989 ns ( 49.66 % )
    Info: Total interconnect delay = 6.070 ns ( 50.34 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "IFCLK") is 4.130 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 14.031 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.137 ns) + CELL(0.970 ns) = 4.237 ns; Loc. = LCFF_X33_Y13_N5; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.707 ns) + CELL(0.970 ns) = 5.914 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.442 ns) + CELL(0.206 ns) = 6.562 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 7.134 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.363 ns) + CELL(0.577 ns) = 8.074 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 8.644 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.091 ns) + CELL(0.589 ns) = 10.324 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 11.627 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 10: + IC(0.823 ns) + CELL(0.000 ns) = 12.450 ns; Loc. = CLKCTRL_G5; Fanout = 124; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 11: + IC(0.915 ns) + CELL(0.666 ns) = 14.031 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 6.490 ns ( 46.25 % )
        Info: Total interconnect delay = 7.541 ns ( 53.75 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 10.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(6.015 ns) + CELL(0.206 ns) = 7.206 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'Tx_q~40'
        Info: 3: + IC(2.687 ns) + CELL(0.206 ns) = 10.099 ns; Loc. = LCCOMB_X22_Y4_N6; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.207 ns; Loc. = LCFF_X22_Y4_N7; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.505 ns ( 14.74 % )
        Info: Total interconnect delay = 8.702 ns ( 85.26 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Wed Nov 19 15:29:26 2008
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


