-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mean_shift_accel_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s is
port (
    p_read : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_in_mat_data : IN STD_LOGIC_VECTOR (63 downto 0);
    x1 : IN STD_LOGIC_VECTOR (15 downto 0);
    y1 : IN STD_LOGIC_VECTOR (15 downto 0);
    obj_hgt : IN STD_LOGIC_VECTOR (15 downto 0);
    obj_wdt : IN STD_LOGIC_VECTOR (15 downto 0);
    Qu_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    Pu_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    Pu_ce0 : OUT STD_LOGIC;
    Pu_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Pu_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Pu_we0 : OUT STD_LOGIC;
    Pu_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    Pu_ce1 : OUT STD_LOGIC;
    Pu_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Pu_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Pu_we1 : OUT STD_LOGIC;
    BIN_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    BIN_ce0 : OUT STD_LOGIC;
    BIN_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    BIN_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    BIN_we0 : OUT STD_LOGIC;
    BIN_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    BIN_ce1 : OUT STD_LOGIC;
    BIN_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    BIN_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
    BIN_we1 : OUT STD_LOGIC;
    BIN1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    BIN1_ce0 : OUT STD_LOGIC;
    BIN1_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    BIN1_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    BIN1_we0 : OUT STD_LOGIC;
    BIN1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    BIN1_ce1 : OUT STD_LOGIC;
    BIN1_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    BIN1_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
    BIN1_we1 : OUT STD_LOGIC;
    frame_status : IN STD_LOGIC_VECTOR (7 downto 0);
    Qu_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    Qu_ce0 : OUT STD_LOGIC;
    Qu_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Qu_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Qu_we0 : OUT STD_LOGIC;
    Qu_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    Qu_ce1 : OUT STD_LOGIC;
    Qu_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Qu_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Qu_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    Qu_offset_ap_vld : IN STD_LOGIC;
    frame_status_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    p_in_mat_data_ap_vld : IN STD_LOGIC;
    x1_ap_vld : IN STD_LOGIC;
    y1_ap_vld : IN STD_LOGIC;
    obj_hgt_ap_vld : IN STD_LOGIC;
    obj_wdt_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of mean_shift_accel_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s is 
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal entry_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal entry_proc_U0_ap_ext_blocking_n : STD_LOGIC;
    signal entry_proc_U0_ap_str_blocking_n : STD_LOGIC;
    signal entry_proc_U0_ap_int_blocking_n : STD_LOGIC;
    signal ap_channel_done_frame_status_c_channel : STD_LOGIC;
    signal frame_status_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_frame_status_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_frame_status_c_channel : STD_LOGIC;
    signal ap_channel_done_Qu_offset_c_channel : STD_LOGIC;
    signal Qu_offset_c_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Qu_offset_c_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_Qu_offset_c_channel : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_done : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din : STD_LOGIC_VECTOR (23 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n : STD_LOGIC;
    signal xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0 : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n : STD_LOGIC;
    signal xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n : STD_LOGIC;
    signal Qu_offset_c_channel_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal Qu_offset_c_channel_empty_n : STD_LOGIC;
    signal frame_status_c_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_status_c_channel_empty_n : STD_LOGIC;
    signal input2_full_n : STD_LOGIC;
    signal input2_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal input2_empty_n : STD_LOGIC;
    signal obj_hgt_c_full_n : STD_LOGIC;
    signal obj_hgt_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal obj_hgt_c_empty_n : STD_LOGIC;
    signal obj_wdt_c_full_n : STD_LOGIC;
    signal obj_wdt_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal obj_wdt_c_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mean_shift_accel_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Qu_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        frame_status : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component mean_shift_accel_xFTrackmulBlkRead_550_598_598_9_550_598_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input21_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        input21_full_n : IN STD_LOGIC;
        input21_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_in_mat_data : IN STD_LOGIC_VECTOR (63 downto 0);
        x1 : IN STD_LOGIC_VECTOR (15 downto 0);
        y1 : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_hgt : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_wdt : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_hgt_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_hgt_c_full_n : IN STD_LOGIC;
        obj_hgt_c_write : OUT STD_LOGIC;
        obj_wdt_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_wdt_c_full_n : IN STD_LOGIC;
        obj_wdt_c_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component mean_shift_accel_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input21_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        input21_empty_n : IN STD_LOGIC;
        input21_read : OUT STD_LOGIC;
        obj_hgt_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_hgt_empty_n : IN STD_LOGIC;
        obj_hgt_read : OUT STD_LOGIC;
        obj_wdt_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_wdt_empty_n : IN STD_LOGIC;
        obj_wdt_read : OUT STD_LOGIC;
        Qu_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        Qu_ce0 : OUT STD_LOGIC;
        Qu_we0 : OUT STD_LOGIC;
        Qu_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (3 downto 0);
        Pu_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Pu_ce0 : OUT STD_LOGIC;
        Pu_we0 : OUT STD_LOGIC;
        Pu_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BIN_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        BIN_ce0 : OUT STD_LOGIC;
        BIN_we0 : OUT STD_LOGIC;
        BIN_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        BIN1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        BIN1_ce0 : OUT STD_LOGIC;
        BIN1_we0 : OUT STD_LOGIC;
        BIN1_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component mean_shift_accel_fifo_w4_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mean_shift_accel_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mean_shift_accel_fifo_w24_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component mean_shift_accel_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component mean_shift_accel_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        Qu_offset => Qu_offset,
        frame_status => frame_status,
        ap_return_0 => entry_proc_U0_ap_return_0,
        ap_return_1 => entry_proc_U0_ap_return_1,
        ap_ext_blocking_n => entry_proc_U0_ap_ext_blocking_n,
        ap_str_blocking_n => entry_proc_U0_ap_str_blocking_n,
        ap_int_blocking_n => entry_proc_U0_ap_int_blocking_n);

    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0 : component mean_shift_accel_xFTrackmulBlkRead_550_598_598_9_550_598_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start,
        ap_done => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_done,
        ap_continue => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue,
        ap_idle => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle,
        ap_ready => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready,
        input21_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din,
        input21_full_n => input2_full_n,
        input21_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write,
        p_read => p_read,
        m_axi_gmem1_AWVALID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        p_in_mat_data => p_in_mat_data,
        x1 => x1,
        y1 => y1,
        obj_hgt => obj_hgt,
        obj_wdt => obj_wdt,
        obj_hgt_c_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din,
        obj_hgt_c_full_n => obj_hgt_c_full_n,
        obj_hgt_c_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write,
        obj_wdt_c_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din,
        obj_wdt_c_full_n => obj_wdt_c_full_n,
        obj_wdt_c_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write,
        ap_ext_blocking_n => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n,
        ap_str_blocking_n => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n,
        ap_int_blocking_n => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n);

    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0 : component mean_shift_accel_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start,
        ap_done => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done,
        ap_continue => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue,
        ap_idle => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle,
        ap_ready => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready,
        input21_dout => input2_dout,
        input21_empty_n => input2_empty_n,
        input21_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read,
        obj_hgt_dout => obj_hgt_c_dout,
        obj_hgt_empty_n => obj_hgt_c_empty_n,
        obj_hgt_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read,
        obj_wdt_dout => obj_wdt_c_dout,
        obj_wdt_empty_n => obj_wdt_c_empty_n,
        obj_wdt_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read,
        Qu_address0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0,
        Qu_ce0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0,
        Qu_we0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0,
        Qu_d0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0,
        p_read => Qu_offset_c_channel_dout,
        Pu_address0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0,
        Pu_ce0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0,
        Pu_we0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0,
        Pu_d0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0,
        BIN_address0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0,
        BIN_ce0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0,
        BIN_we0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0,
        BIN_d0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0,
        BIN1_address0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0,
        BIN1_ce0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0,
        BIN1_we0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0,
        BIN1_d0 => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0,
        p_read1 => frame_status_c_channel_dout,
        ap_ext_blocking_n => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n,
        ap_str_blocking_n => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n,
        ap_int_blocking_n => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n);

    Qu_offset_c_channel_U : component mean_shift_accel_fifo_w4_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_ap_return_0,
        if_full_n => Qu_offset_c_channel_full_n,
        if_write => ap_channel_done_Qu_offset_c_channel,
        if_dout => Qu_offset_c_channel_dout,
        if_empty_n => Qu_offset_c_channel_empty_n,
        if_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready);

    frame_status_c_channel_U : component mean_shift_accel_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_ap_return_1,
        if_full_n => frame_status_c_channel_full_n,
        if_write => ap_channel_done_frame_status_c_channel,
        if_dout => frame_status_c_channel_dout,
        if_empty_n => frame_status_c_channel_empty_n,
        if_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ready);

    input2_U : component mean_shift_accel_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_din,
        if_full_n => input2_full_n,
        if_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_input21_write,
        if_dout => input2_dout,
        if_empty_n => input2_empty_n,
        if_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_input21_read);

    obj_hgt_c_U : component mean_shift_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_din,
        if_full_n => obj_hgt_c_full_n,
        if_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_hgt_c_write,
        if_dout => obj_hgt_c_dout,
        if_empty_n => obj_hgt_c_empty_n,
        if_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_hgt_read);

    obj_wdt_c_U : component mean_shift_accel_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_din,
        if_full_n => obj_wdt_c_full_n,
        if_write => xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_obj_wdt_c_write,
        if_dout => obj_wdt_c_dout,
        if_empty_n => obj_wdt_c_empty_n,
        if_read => xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_obj_wdt_read);





    ap_sync_reg_channel_write_Qu_offset_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Qu_offset_c_channel <= ap_const_logic_0;
            else
                if (((entry_proc_U0_ap_done and entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Qu_offset_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Qu_offset_c_channel <= ap_sync_channel_write_Qu_offset_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_frame_status_c_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_frame_status_c_channel <= ap_const_logic_0;
            else
                if (((entry_proc_U0_ap_done and entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_frame_status_c_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_frame_status_c_channel <= ap_sync_channel_write_frame_status_c_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    BIN1_address0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_address0;
    BIN1_address1 <= ap_const_lv18_0;
    BIN1_ce0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_ce0;
    BIN1_ce1 <= ap_const_logic_0;
    BIN1_d0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_d0;
    BIN1_d1 <= ap_const_lv9_0;
    BIN1_we0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN1_we0;
    BIN1_we1 <= ap_const_logic_0;
    BIN_address0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_address0;
    BIN_address1 <= ap_const_lv18_0;
    BIN_ce0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_ce0;
    BIN_ce1 <= ap_const_logic_0;
    BIN_d0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_d0;
    BIN_d1 <= ap_const_lv9_0;
    BIN_we0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_BIN_we0;
    BIN_we1 <= ap_const_logic_0;
    Pu_address0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_address0;
    Pu_address1 <= ap_const_lv9_0;
    Pu_ce0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_ce0;
    Pu_ce1 <= ap_const_logic_0;
    Pu_d0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_d0;
    Pu_d1 <= ap_const_lv32_0;
    Pu_we0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Pu_we0;
    Pu_we1 <= ap_const_logic_0;
    Qu_address0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_address0;
    Qu_address1 <= ap_const_lv13_0;
    Qu_ce0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_ce0;
    Qu_ce1 <= ap_const_logic_0;
    Qu_d0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_d0;
    Qu_d1 <= ap_const_lv32_0;
    Qu_we0 <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_Qu_we0;
    Qu_we1 <= ap_const_logic_0;
    ap_channel_done_Qu_offset_c_channel <= ((ap_sync_reg_channel_write_Qu_offset_c_channel xor ap_const_logic_1) and entry_proc_U0_ap_done);
    ap_channel_done_frame_status_c_channel <= ((ap_sync_reg_channel_write_frame_status_c_channel xor ap_const_logic_1) and entry_proc_U0_ap_done);
    ap_done <= xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_ext_blocking_n and xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ext_blocking_n and entry_proc_U0_ap_ext_blocking_n);
    ap_idle <= (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_idle and xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_idle and (frame_status_c_channel_empty_n xor ap_const_logic_1) and (ap_const_logic_1 xor Qu_offset_c_channel_empty_n) and entry_proc_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_int_blocking_n and xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_int_blocking_n and entry_proc_U0_ap_int_blocking_n);
    ap_ready <= ap_sync_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_str_blocking_n and xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_str_blocking_n and entry_proc_U0_ap_str_blocking_n);
    ap_sync_channel_write_Qu_offset_c_channel <= ((ap_channel_done_Qu_offset_c_channel and Qu_offset_c_channel_full_n) or ap_sync_reg_channel_write_Qu_offset_c_channel);
    ap_sync_channel_write_frame_status_c_channel <= ((frame_status_c_channel_full_n and ap_channel_done_frame_status_c_channel) or ap_sync_reg_channel_write_frame_status_c_channel);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    ap_sync_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready <= (xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready or ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready);
    entry_proc_U0_ap_continue <= (ap_sync_channel_write_frame_status_c_channel and ap_sync_channel_write_Qu_offset_c_channel);
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_gmem1_ARADDR <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_continue <= ap_const_logic_1;
    xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_start <= ((ap_sync_reg_xFTrackmulBlkRead_550_598_598_9_550_598_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_continue <= ap_continue;
    xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0_ap_start <= (frame_status_c_channel_empty_n and Qu_offset_c_channel_empty_n);
end behav;
