\hypertarget{struct_d_c_m_i___type_def}{}\doxysection{DCMI\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{DCMI\_TypeDef@{DCMI\_TypeDef}}


DCMI.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{RISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{MISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{ESCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{ESUR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{CWSTRTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{CWSIZER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DCMI. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00542}{542}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

DCMI control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00544}{544}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}\label{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!CWSIZER@{CWSIZER}}
\index{CWSIZER@{CWSIZER}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CWSIZER}{CWSIZER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CWSIZER}

DCMI crop window size, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00553}{553}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}\label{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!CWSTRTR@{CWSTRTR}}
\index{CWSTRTR@{CWSTRTR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CWSTRTR}{CWSTRTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CWSTRTR}

DCMI crop window start, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00552}{552}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

DCMI data register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00554}{554}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}\label{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!ESCR@{ESCR}}
\index{ESCR@{ESCR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ESCR}{ESCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ESCR}

DCMI embedded synchronization code register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00550}{550}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}\label{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!ESUR@{ESUR}}
\index{ESUR@{ESUR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ESUR}{ESUR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ESUR}

DCMI embedded synchronization unmask register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00551}{551}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

DCMI interrupt clear register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00549}{549}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

DCMI interrupt enable register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00547}{547}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}\label{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

DCMI masked interrupt status register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00548}{548}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}\label{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!RISR@{RISR}}
\index{RISR@{RISR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RISR}{RISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RISR}

DCMI raw interrupt status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00546}{546}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{DCMI\_TypeDef@{DCMI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DCMI\_TypeDef@{DCMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

DCMI status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00545}{545}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
