Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tk-student/tse_tutorial/nios_system.qsys --synthesis=VERILOG --output-directory=/home/tk-student/tse_tutorial/nios_system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading tse_tutorial/nios_system.qsys
Progress: Reading input file
Progress: Adding descriptor_memory0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory0
Progress: Adding descriptor_memory1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module descriptor_memory1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding main_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module main_memory
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx0 [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_rx0
Progress: Adding sgdma_rx1 [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_rx1
Progress: Adding sgdma_tx0 [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_tx0
Progress: Adding sgdma_tx1 [altera_avalon_sgdma 16.1]
Progress: Parameterizing module sgdma_tx1
Progress: Adding sys_clk [clock_source 16.1]
Progress: Parameterizing module sys_clk
Progress: Adding tse0 [altera_eth_tse 16.1]
Progress: Parameterizing module tse0
Progress: Adding tse1 [altera_eth_tse 16.1]
Progress: Parameterizing module tse1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.sgdma_rx0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_rx1: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_tx0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_tx1: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.tse0.receive/sgdma_rx0.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: nios_system.tse1.receive/sgdma_rx1.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: nios_system.tse0: tse0.mac_misc_connection must be exported, or connected to a matching conduit.
Warning: nios_system.tse1: tse1.mac_misc_connection must be exported, or connected to a matching conduit.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: descriptor_memory0: Starting RTL generation for module 'nios_system_descriptor_memory0'
Info: descriptor_memory0:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_descriptor_memory0 --dir=/tmp/alt8269_210437338849756522.dir/0001_descriptor_memory0_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0001_descriptor_memory0_gen//nios_system_descriptor_memory0_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory0: Done RTL generation for module 'nios_system_descriptor_memory0'
Info: descriptor_memory0: "nios_system" instantiated altera_avalon_onchip_memory2 "descriptor_memory0"
Info: descriptor_memory1: Starting RTL generation for module 'nios_system_descriptor_memory1'
Info: descriptor_memory1:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_descriptor_memory1 --dir=/tmp/alt8269_210437338849756522.dir/0002_descriptor_memory1_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0002_descriptor_memory1_gen//nios_system_descriptor_memory1_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory1: Done RTL generation for module 'nios_system_descriptor_memory1'
Info: descriptor_memory1: "nios_system" instantiated altera_avalon_onchip_memory2 "descriptor_memory1"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=/tmp/alt8269_210437338849756522.dir/0003_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0003_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: main_memory: Starting RTL generation for module 'nios_system_main_memory'
Info: main_memory:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_main_memory --dir=/tmp/alt8269_210437338849756522.dir/0004_main_memory_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0004_main_memory_gen//nios_system_main_memory_component_configuration.pl  --do_build_sim=0  ]
Info: main_memory: Done RTL generation for module 'nios_system_main_memory'
Info: main_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: nios2: Starting RTL generation for module 'nios_system_nios2'
Info: nios2:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/eperlcmd -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2 --dir=/tmp/alt8269_210437338849756522.dir/0005_nios2_gen/ --quartus_bindir=/opt/intelFPGA/16.1/quartus/linux64 --verilog --config=/tmp/alt8269_210437338849756522.dir/0005_nios2_gen//nios_system_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2020.01.08 17:18:42 (*) Starting Nios II generation
Info: nios2: # 2020.01.08 17:18:42 (*)   Checking for plaintext license.
Info: nios2: # 2020.01.08 17:18:43 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/16.1/quartus/linux64
Info: nios2: # 2020.01.08 17:18:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2020.01.08 17:18:43 (*)   Plaintext license not found.
Info: nios2: # 2020.01.08 17:18:43 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2020.01.08 17:18:43 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/16.1/quartus/linux64
Info: nios2: # 2020.01.08 17:18:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2020.01.08 17:18:44 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2: # 2020.01.08 17:18:44 (*)   Elaborating CPU configuration settings
Info: nios2: # 2020.01.08 17:18:44 (*)   Creating all objects for CPU
Info: nios2: # 2020.01.08 17:18:44 (*)     Pipeline frontend
Info: nios2: # 2020.01.08 17:18:46 (*)   Generating RTL from CPU objects
Info: nios2: # 2020.01.08 17:18:47 (*)   Creating encrypted RTL
Info: nios2: # 2020.01.08 17:18:48 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'nios_system_nios2'
Info: nios2: "nios_system" instantiated altera_nios2_qsys "nios2"
Info: sgdma_rx0: Starting RTL generation for module 'nios_system_sgdma_rx0'
Info: sgdma_rx0:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_rx0 --dir=/tmp/alt8269_210437338849756522.dir/0006_sgdma_rx0_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0006_sgdma_rx0_gen//nios_system_sgdma_rx0_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx0: Done RTL generation for module 'nios_system_sgdma_rx0'
Info: sgdma_rx0: "nios_system" instantiated altera_avalon_sgdma "sgdma_rx0"
Info: sgdma_tx0: Starting RTL generation for module 'nios_system_sgdma_tx0'
Info: sgdma_tx0:   Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_tx0 --dir=/tmp/alt8269_210437338849756522.dir/0007_sgdma_tx0_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt8269_210437338849756522.dir/0007_sgdma_tx0_gen//nios_system_sgdma_tx0_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx0: Done RTL generation for module 'nios_system_sgdma_tx0'
Info: sgdma_tx0: "nios_system" instantiated altera_avalon_sgdma "sgdma_tx0"
Info: tse0: "nios_system" instantiated altera_eth_tse "tse0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "nios_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "tse0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_021: "mm_interconnect_0" instantiated altera_merlin_router "router_021"
Info: router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info: router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: nios2_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_instruction_master_limiter"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_009"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_009: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_009"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_009: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_009"
Info: Reusing file /home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 46 modules, 183 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
