Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 12 09:51:13 2022
| Host         : DIGITAL-58 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_pong_timing_summary_routed.rpt -pb top_pong_timing_summary_routed.pb -rpx top_pong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.872        0.000                      0                  823        0.140        0.000                      0                  823        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100_clk_generator   {0.000 5.000}      10.000          100.000         
  clk_25_clk_generator    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_generator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_clk_generator         2.872        0.000                      0                  564        0.140        0.000                      0                  564        4.500        0.000                       0                   174  
  clk_25_clk_generator         34.995        0.000                      0                  259        0.147        0.000                      0                  259       19.500        0.000                       0                    39  
  clkfbout_clk_generator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_generator
  To Clock:  clk_100_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.470ns (23.167%)  route 4.875ns (76.833%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.624    -2.395    Pong_inst/BallDrawer_inst/clk_100
    SLICE_X62Y28         FDRE                                         r  Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.976 f  Pong_inst/BallDrawer_inst/pixCount_reg[1]/Q
                         net (fo=10, routed)          0.887    -1.088    Pong_inst/BallDrawer_inst/pixCount[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    -0.761 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38/O
                         net (fo=5, routed)           0.751    -0.010    Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38_n_0
    SLICE_X58Y30         LUT4 (Prop_lut4_I1_O)        0.326     0.316 f  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3/O
                         net (fo=1, routed)           0.298     0.614    Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.124     0.738 r  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=11, routed)          0.754     1.492    Pong_inst/BallDrawer_inst/y_out_reg[7]_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.616 r  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=9, routed)           1.097     2.714    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I2_O)        0.150     2.864 r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_2_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.087     3.951    BitmapToVga_inst/VgaRam_inst/ram_reg_2_2_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y2          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.489     7.975    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y2          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKARDCLK
                         clock pessimism             -0.425     7.550    
                         clock uncertainty           -0.077     7.473    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     6.822    BitmapToVga_inst/VgaRam_inst/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.642ns (10.579%)  route 5.427ns (89.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X52Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=69, routed)          2.545     0.599    Pong_inst/BallDrawer_inst/Q[2]
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124     0.723 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_15/O
                         net (fo=12, routed)          2.881     3.604    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[3]
    RAMB36_X1Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.484     7.970    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKARDCLK
                         clock pessimism             -0.425     7.545    
                         clock uncertainty           -0.077     7.468    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.902    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          6.902    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 1.438ns (24.650%)  route 4.396ns (75.350%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.624    -2.395    Pong_inst/BallDrawer_inst/clk_100
    SLICE_X62Y28         FDRE                                         r  Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.976 f  Pong_inst/BallDrawer_inst/pixCount_reg[1]/Q
                         net (fo=10, routed)          0.887    -1.088    Pong_inst/BallDrawer_inst/pixCount[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    -0.761 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38/O
                         net (fo=5, routed)           0.751    -0.010    Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38_n_0
    SLICE_X58Y30         LUT4 (Prop_lut4_I1_O)        0.326     0.316 r  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3/O
                         net (fo=1, routed)           0.298     0.614    Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.124     0.738 f  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=11, routed)          0.752     1.491    Pong_inst/BallDrawer_inst/y_out_reg[7]_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.615 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_20/O
                         net (fo=12, routed)          0.924     2.539    BitmapToVga_inst/VgaRam_inst/WEA[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.118     2.657 f  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.782     3.439    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.493     7.979    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.672     6.805    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          6.805    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.437ns (24.637%)  route 4.396ns (75.363%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.624    -2.395    Pong_inst/BallDrawer_inst/clk_100
    SLICE_X62Y28         FDRE                                         r  Pong_inst/BallDrawer_inst/pixCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.419    -1.976 f  Pong_inst/BallDrawer_inst/pixCount_reg[1]/Q
                         net (fo=10, routed)          0.887    -1.088    Pong_inst/BallDrawer_inst/pixCount[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.327    -0.761 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38/O
                         net (fo=5, routed)           0.751    -0.010    Pong_inst/BallDrawer_inst/ram_reg_0_0_i_38_n_0
    SLICE_X58Y30         LUT4 (Prop_lut4_I1_O)        0.326     0.316 r  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3/O
                         net (fo=1, routed)           0.298     0.614    Pong_inst/BallDrawer_inst/ram_reg_2_0_i_3_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.124     0.738 f  Pong_inst/BallDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=11, routed)          0.752     1.491    Pong_inst/BallDrawer_inst/y_out_reg[7]_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.615 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_20/O
                         net (fo=12, routed)          0.968     2.583    BitmapToVga_inst/VgaRam_inst/WEA[0]
    SLICE_X49Y32         LUT3 (Prop_lut3_I2_O)        0.117     2.700 f  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.738     3.438    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.491     7.977    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKARDCLK
                         clock pessimism             -0.425     7.552    
                         clock uncertainty           -0.077     7.475    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     6.824    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                          6.824    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.127ns (35.734%)  route 3.825ns (64.266%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.999     3.488    Pong_inst/timerRst
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.433     7.920    Pong_inst/clk_100
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[0]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429     6.989    Pong_inst/timerCount_reg[0]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.127ns (35.734%)  route 3.825ns (64.266%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.999     3.488    Pong_inst/timerRst
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.433     7.920    Pong_inst/clk_100
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[1]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429     6.989    Pong_inst/timerCount_reg[1]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.127ns (35.734%)  route 3.825ns (64.266%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.999     3.488    Pong_inst/timerRst
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.433     7.920    Pong_inst/clk_100
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[2]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429     6.989    Pong_inst/timerCount_reg[2]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.127ns (35.734%)  route 3.825ns (64.266%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.999     3.488    Pong_inst/timerRst
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.433     7.920    Pong_inst/clk_100
    SLICE_X47Y23         FDRE                                         r  Pong_inst/timerCount_reg[3]/C
                         clock pessimism             -0.425     7.494    
                         clock uncertainty           -0.077     7.418    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.429     6.989    Pong_inst/timerCount_reg[3]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.127ns (35.883%)  route 3.801ns (64.117%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.975     3.463    Pong_inst/timerRst
    SLICE_X47Y24         FDRE                                         r  Pong_inst/timerCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.431     7.918    Pong_inst/clk_100
    SLICE_X47Y24         FDRE                                         r  Pong_inst/timerCount_reg[4]/C
                         clock pessimism             -0.425     7.492    
                         clock uncertainty           -0.077     7.416    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429     6.987    Pong_inst/timerCount_reg[4]
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/timerCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.127ns (35.883%)  route 3.801ns (64.117%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.554    -2.465    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518    -1.947 r  Pong_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=65, routed)          1.231    -0.716    Pong_inst/VLineDrawer_inst/Q[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.152    -0.564 f  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_3/O
                         net (fo=8, routed)           0.482    -0.082    Pong_inst/VLineDrawer_inst_n_3
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.326     0.244 f  Pong_inst/done0_carry_i_10/O
                         net (fo=2, routed)           0.309     0.553    Pong_inst/done0_carry_i_10_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     0.677 r  Pong_inst/done0_carry_i_7/O
                         net (fo=1, routed)           0.340     1.017    Pong_inst/VLineDrawer_inst/done0_carry_5
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.141 r  Pong_inst/VLineDrawer_inst/done0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.141    Pong_inst/VLineDrawer_inst/done0_carry_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.711 r  Pong_inst/VLineDrawer_inst/done0_carry/CO[2]
                         net (fo=7, routed)           0.465     2.175    Pong_inst/VLineDrawer_inst/done0
    SLICE_X54Y26         LUT6 (Prop_lut6_I1_O)        0.313     2.488 r  Pong_inst/VLineDrawer_inst/timerCount[0]_i_1/O
                         net (fo=32, routed)          0.975     3.463    Pong_inst/timerRst
    SLICE_X47Y24         FDRE                                         r  Pong_inst/timerCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         1.431     7.918    Pong_inst/clk_100
    SLICE_X47Y24         FDRE                                         r  Pong_inst/timerCount_reg[5]/C
                         clock pessimism             -0.425     7.492    
                         clock uncertainty           -0.077     7.416    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429     6.987    Pong_inst/timerCount_reg[5]
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.582    -0.547    Pong_inst/clk_100
    SLICE_X61Y26         FDRE                                         r  Pong_inst/clearY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  Pong_inst/clearY_reg[2]/Q
                         net (fo=6, routed)           0.088    -0.318    Pong_inst/clearY_reg[2]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  Pong_inst/clearY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    Pong_inst/p_0_in__2[5]
    SLICE_X60Y26         FDRE                                         r  Pong_inst/clearY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.849    -0.320    Pong_inst/clk_100
    SLICE_X60Y26         FDRE                                         r  Pong_inst/clearY_reg[5]/C
                         clock pessimism             -0.215    -0.534    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121    -0.413    Pong_inst/clearY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Pong_inst/VLineDrawer_inst/pixCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/VLineDrawer_inst/pixCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.573    Pong_inst/VLineDrawer_inst/clk_100
    SLICE_X57Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Pong_inst/VLineDrawer_inst/pixCount_reg[1]/Q
                         net (fo=11, routed)          0.122    -0.310    Pong_inst/VLineDrawer_inst/pixCount_reg[1]
    SLICE_X56Y26         LUT5 (Prop_lut5_I3_O)        0.048    -0.262 r  Pong_inst/VLineDrawer_inst/pixCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    Pong_inst/VLineDrawer_inst/p_0_in__1[4]
    SLICE_X56Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.822    -0.347    Pong_inst/VLineDrawer_inst/clk_100
    SLICE_X56Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[4]/C
                         clock pessimism             -0.214    -0.560    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.131    -0.429    Pong_inst/VLineDrawer_inst/pixCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Pong_inst/VLineDrawer_inst/pixCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/VLineDrawer_inst/pixCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.556    -0.573    Pong_inst/VLineDrawer_inst/clk_100
    SLICE_X57Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Pong_inst/VLineDrawer_inst/pixCount_reg[1]/Q
                         net (fo=11, routed)          0.122    -0.310    Pong_inst/VLineDrawer_inst/pixCount_reg[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.045    -0.265 r  Pong_inst/VLineDrawer_inst/pixCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Pong_inst/VLineDrawer_inst/p_0_in__1[3]
    SLICE_X56Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.822    -0.347    Pong_inst/VLineDrawer_inst/clk_100
    SLICE_X56Y26         FDRE                                         r  Pong_inst/VLineDrawer_inst/pixCount_reg[3]/C
                         clock pessimism             -0.214    -0.560    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.120    -0.440    Pong_inst/VLineDrawer_inst/pixCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.582    -0.547    Pong_inst/clk_100
    SLICE_X61Y26         FDRE                                         r  Pong_inst/clearY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  Pong_inst/clearY_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.270    Pong_inst/clearY_reg[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.048    -0.222 r  Pong_inst/clearY[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Pong_inst/p_0_in__2[4]
    SLICE_X60Y26         FDRE                                         r  Pong_inst/clearY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.849    -0.320    Pong_inst/clk_100
    SLICE_X60Y26         FDRE                                         r  Pong_inst/clearY_reg[4]/C
                         clock pessimism             -0.215    -0.534    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.133    -0.401    Pong_inst/clearY_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong_inst/P1score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1_PADDLE_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.640%)  route 0.138ns (35.360%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.560    -0.569    Pong_inst/clk_100
    SLICE_X49Y32         FDRE                                         r  Pong_inst/P1score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Pong_inst/P1score_reg[5]/Q
                         net (fo=5, routed)           0.138    -0.291    Pong_inst/P1score[5]
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045    -0.246 r  Pong_inst/P1_PADDLE_H0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.246    Pong_inst/P1_PADDLE_H0_carry__0_i_3_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.180 r  Pong_inst/P1_PADDLE_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.180    Pong_inst/P1_PADDLE_H00_out[5]
    SLICE_X50Y33         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.830    -0.339    Pong_inst/clk_100
    SLICE_X50Y33         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[5]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.134    -0.399    Pong_inst/P1_PADDLE_H_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Pong_inst/P1score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.189%)  route 0.134ns (41.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.560    -0.569    Pong_inst/clk_100
    SLICE_X49Y32         FDRE                                         r  Pong_inst/P1score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Pong_inst/P1score_reg[1]/Q
                         net (fo=9, routed)           0.134    -0.295    Pong_inst/P1score[1]
    SLICE_X49Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  Pong_inst/P1score[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    Pong_inst/p_0_in__0[5]
    SLICE_X49Y32         FDRE                                         r  Pong_inst/P1score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.828    -0.341    Pong_inst/clk_100
    SLICE_X49Y32         FDRE                                         r  Pong_inst/P1score_reg[5]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092    -0.477    Pong_inst/P1score_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Pong_inst/erasing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.754%)  route 0.180ns (46.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.554    -0.575    Pong_inst/clk_100
    SLICE_X54Y26         FDRE                                         r  Pong_inst/erasing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  Pong_inst/erasing_reg/Q
                         net (fo=6, routed)           0.180    -0.232    Pong_inst/VLineDrawer_inst/erasing
    SLICE_X56Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.187 r  Pong_inst/VLineDrawer_inst/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Pong_inst/ns[0]
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.824    -0.345    Pong_inst/clk_100
    SLICE_X56Y27         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.195    -0.539    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120    -0.419    Pong_inst/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Pong_inst/P1score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.905%)  route 0.168ns (47.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.560    -0.569    Pong_inst/clk_100
    SLICE_X49Y32         FDRE                                         r  Pong_inst/P1score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Pong_inst/P1score_reg[1]/Q
                         net (fo=9, routed)           0.168    -0.260    Pong_inst/P1score[1]
    SLICE_X49Y31         LUT5 (Prop_lut5_I2_O)        0.048    -0.212 r  Pong_inst/P1score[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Pong_inst/p_0_in__0[4]
    SLICE_X49Y31         FDRE                                         r  Pong_inst/P1score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.827    -0.342    Pong_inst/clk_100
    SLICE_X49Y31         FDRE                                         r  Pong_inst/P1score_reg[4]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.107    -0.449    Pong_inst/P1score_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong_inst/P1_PADDLE_H_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1_PADDLE_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.560    -0.569    Pong_inst/clk_100
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Pong_inst/P1_PADDLE_H_reg[2]/Q
                         net (fo=16, routed)          0.079    -0.326    Pong_inst/P1_PADDLE_H[2]
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.197 r  Pong_inst/P1_PADDLE_H0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.197    Pong_inst/P1_PADDLE_H00_out[3]
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.829    -0.340    Pong_inst/clk_100
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[3]/C
                         clock pessimism             -0.230    -0.569    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134    -0.435    Pong_inst/P1_PADDLE_H_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong_inst/P1_PADDLE_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1_PADDLE_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.560    -0.569    Pong_inst/clk_100
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  Pong_inst/P1_PADDLE_H_reg[0]/Q
                         net (fo=20, routed)          0.079    -0.326    Pong_inst/P1_PADDLE_H[0]
    SLICE_X50Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.197 r  Pong_inst/P1_PADDLE_H0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.197    Pong_inst/P1_PADDLE_H00_out[1]
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=172, routed)         0.829    -0.340    Pong_inst/clk_100
    SLICE_X50Y32         FDRE                                         r  Pong_inst/P1_PADDLE_H_reg[1]/C
                         clock pessimism             -0.230    -0.569    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.134    -0.435    Pong_inst/P1_PADDLE_H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2     BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     BitmapToVga_inst/VgaRam_inst/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2     BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y32    Pong_inst/P1score_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y32    Pong_inst/P1score_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y32    Pong_inst/P1score_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y32    Pong_inst/P1score_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y31    Pong_inst/P1score_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26    Pong_inst/VLineDrawer_inst/pixCount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25    Pong_inst/timerCount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25    SSC/count_val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27    SSC/count_val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27    SSC/count_val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y28    SSC/count_val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y28    SSC/count_val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y28    SSC/count_val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_generator
  To Clock:  clk_25_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       34.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.995ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.966ns (21.716%)  route 3.482ns (78.284%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.115     1.980    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.438    37.925    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X51Y27         FDRE (Setup_fdre_C_R)       -0.429    36.975    BitmapToVga_inst/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 34.995    

Slack (MET) :             34.995ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.966ns (21.716%)  route 3.482ns (78.284%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.115     1.980    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.438    37.925    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X51Y27         FDRE (Setup_fdre_C_R)       -0.429    36.975    BitmapToVga_inst/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 34.995    

Slack (MET) :             34.995ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.966ns (21.716%)  route 3.482ns (78.284%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.115     1.980    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.438    37.925    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X51Y27         FDRE (Setup_fdre_C_R)       -0.429    36.975    BitmapToVga_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 34.995    

Slack (MET) :             34.995ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.966ns (21.716%)  route 3.482ns (78.284%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.115     1.980    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.438    37.925    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X51Y27         FDRE (Setup_fdre_C_R)       -0.429    36.975    BitmapToVga_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         36.975    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 34.995    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.966ns (23.288%)  route 3.182ns (76.712%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.550    -2.469    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.862    -1.188    BitmapToVga_inst/hcount_reg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I3_O)        0.299    -0.889 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.591    -0.298    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.124    -0.174 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          0.915     0.741    BitmapToVga_inst/hcount_clear
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.124     0.865 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.814     1.679    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.434    37.921    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/C
                         clock pessimism             -0.389    37.531    
                         clock uncertainty           -0.095    37.436    
    SLICE_X48Y25         FDRE (Setup_fdre_C_R)       -0.429    37.007    BitmapToVga_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 35.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.502%)  route 0.245ns (63.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.553    -0.576    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  BitmapToVga_inst/hcount_reg[3]/Q
                         net (fo=17, routed)          0.245    -0.190    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[2]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.520    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.337    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.338%)  route 0.247ns (63.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.553    -0.576    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  BitmapToVga_inst/hcount_reg[1]/Q
                         net (fo=19, routed)          0.247    -0.188    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[0]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.520    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.337    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.075%)  route 0.250ns (63.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.553    -0.576    BitmapToVga_inst/clk_25
    SLICE_X48Y25         FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  BitmapToVga_inst/hcount_reg[5]/Q
                         net (fo=19, routed)          0.250    -0.186    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[4]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.520    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.337    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.835%)  route 0.276ns (66.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.556    -0.573    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BitmapToVga_inst/hcount_reg[6]/Q
                         net (fo=18, routed)          0.276    -0.157    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[5]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.317    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.739%)  route 0.277ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.556    -0.573    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BitmapToVga_inst/hcount_reg[7]/Q
                         net (fo=18, routed)          0.277    -0.155    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[6]
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.864    -0.304    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.195    -0.499    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.316    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.669%)  route 0.278ns (66.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.556    -0.573    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BitmapToVga_inst/hcount_reg[7]/Q
                         net (fo=18, routed)          0.278    -0.155    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[6]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.317    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.962%)  route 0.287ns (67.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.556    -0.573    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BitmapToVga_inst/hcount_reg[9]/Q
                         net (fo=16, routed)          0.287    -0.146    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[8]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.317    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.877%)  route 0.281ns (63.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.553    -0.576    BitmapToVga_inst/clk_25
    SLICE_X50Y24         FDRE                                         r  BitmapToVga_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  BitmapToVga_inst/vcount_reg[4]/Q
                         net (fo=17, routed)          0.281    -0.132    BitmapToVga_inst/VgaRam_inst/Q[3]
    RAMB36_X2Y4          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.867    -0.301    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y4          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.195    -0.496    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.313    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.728%)  route 0.333ns (70.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.556    -0.573    BitmapToVga_inst/clk_25
    SLICE_X51Y27         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  BitmapToVga_inst/hcount_reg[9]/Q
                         net (fo=16, routed)          0.333    -0.099    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[8]
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.864    -0.304    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.195    -0.499    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.316    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.403%)  route 0.313ns (65.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.553    -0.576    BitmapToVga_inst/clk_25
    SLICE_X50Y24         FDRE                                         r  BitmapToVga_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  BitmapToVga_inst/vcount_reg[4]/Q
                         net (fo=17, routed)          0.313    -0.100    BitmapToVga_inst/VgaRam_inst/Q[3]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
                         clock pessimism             -0.195    -0.500    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.317    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_generator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     BitmapToVga_inst/VgaRam_inst/ram_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    BitmapToVga_inst/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y25    BitmapToVga_inst/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y25    BitmapToVga_inst/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y24    BitmapToVga_inst/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y24    BitmapToVga_inst/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    BitmapToVga_inst/VGA_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y26    BitmapToVga_inst/VGA_vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y22    BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y22    BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y27    BitmapToVga_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y27    BitmapToVga_inst/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y27    BitmapToVga_inst/hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y27    BitmapToVga_inst/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y25    BitmapToVga_inst/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y25    BitmapToVga_inst/vcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_generator_inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT



