#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 16 20:16:25 2025
# Process ID         : 48151
# Current directory  : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_exp_0_0_synth_1
# Command line       : vivado -log design_1_exp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_exp_0_0.tcl
# Log file           : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_exp_0_0_synth_1/design_1_exp_0_0.vds
# Journal file       : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_exp_0_0_synth_1/vivado.jou
# Running On         : Legion
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13500H
# CPU Frequency      : 3663.884 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16546 MB
# Swap memory        : 10000 MB
# Total Virtual      : 26546 MB
# Available Virtual  : 16218 MB
#-----------------------------------------------------------
source design_1_exp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/anderson/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_exp_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48244
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2459.910 ; gain = 125.688 ; free physical = 976 ; free virtual = 12255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_exp_0_0' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_exp_0_0/synth/design_1_exp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'exp' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/exp.v:23]
	Parameter ParallelNum bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiple_log2e' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/multiple_log2e.v:22]
INFO: [Synth 8-6155] done synthesizing module 'multiple_log2e' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/multiple_log2e.v:22]
INFO: [Synth 8-6157] synthesizing module 'get_u_v' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/get_u_v.v:22]
INFO: [Synth 8-6155] done synthesizing module 'get_u_v' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/get_u_v.v:22]
INFO: [Synth 8-6157] synthesizing module 'exp_from_uv' [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/exp_from_uv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'exp_from_uv' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/exp_from_uv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'exp' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.srcs/sources_1/new/exp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_exp_0_0' (0#1) [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_exp_0_0/synth/design_1_exp_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module get_u_v is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2533.879 ; gain = 199.656 ; free physical = 870 ; free virtual = 12147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2536.848 ; gain = 202.625 ; free physical = 870 ; free virtual = 12147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2536.848 ; gain = 202.625 ; free physical = 870 ; free virtual = 12147
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2536.848 ; gain = 0.000 ; free physical = 870 ; free virtual = 12147
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.469 ; gain = 0.000 ; free physical = 902 ; free virtual = 12179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2648.281 ; gain = 19.812 ; free physical = 902 ; free virtual = 12179
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2648.281 ; gain = 314.059 ; free physical = 880 ; free virtual = 12158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.285 ; gain = 322.062 ; free physical = 868 ; free virtual = 12146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.285 ; gain = 322.062 ; free physical = 866 ; free virtual = 12144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2656.285 ; gain = 322.062 ; free physical = 878 ; free virtual = 12157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   11 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 48    
+---Registers : 
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 16    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 32    
	   2 Input    3 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module get_u_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module get_u_v is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2656.285 ; gain = 322.062 ; free physical = 611 ; free virtual = 11891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3262.750 ; gain = 928.527 ; free physical = 206 ; free virtual = 10875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3263.750 ; gain = 929.527 ; free physical = 177 ; free virtual = 10846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3316.773 ; gain = 982.551 ; free physical = 329 ; free virtual = 10883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 245 ; free virtual = 10800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    16|
|2     |LUT1   |    17|
|3     |LUT2   |    96|
|4     |LUT3   |   192|
|5     |LUT4   |   242|
|6     |LUT5   |   298|
|7     |LUT6   |   472|
|8     |FDCE   |   416|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 253 ; free virtual = 10807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3434.586 ; gain = 988.930 ; free physical = 254 ; free virtual = 10808
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3434.586 ; gain = 1100.363 ; free physical = 254 ; free virtual = 10808
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3434.586 ; gain = 0.000 ; free physical = 415 ; free virtual = 10970
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.586 ; gain = 0.000 ; free physical = 314 ; free virtual = 10869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fc101339
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3434.586 ; gain = 2034.223 ; free physical = 312 ; free virtual = 10867
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2459.151; main = 2459.151; forked = 226.640
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3981.699; main = 3416.785; forked = 924.812
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3440.793 ; gain = 0.000 ; free physical = 309 ; free virtual = 10865
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/design_1_exp_0_0_synth_1/design_1_exp_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_exp_0_0_utilization_synth.rpt -pb design_1_exp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 20:17:02 2025...
