Source Block: hdl/library/axi_dmac/axi_dmac_regmap_request.v@260:274@HdlStmProcess
  end else if (up_clear_tl == 1'b1) begin
    up_measured_transfer_length <= 'h0;
  end
end

always @(posedge clk) begin
  if (response_valid == 1'b1 && response_ready == 1'b1) begin
    up_transfer_id_eot_d <= up_transfer_id_eot;
  end
end

always @(posedge clk) begin
  if (ctrl_enable == 1'b0) begin
    response_ready <= 1'b1;
  end else if (response_ready == 1'b1) begin

Diff Content:
- 265 always @(posedge clk) begin
- 266   if (response_valid == 1'b1 && response_ready == 1'b1) begin
- 267     up_transfer_id_eot_d <= up_transfer_id_eot;
- 269 end
+ 267   always @(posedge clk) begin
+ 267     if (response_valid == 1'b1 && response_ready == 1'b1) begin
+ 267       up_transfer_id_eot_d <= up_transfer_id_eot;
+ 267     end

Clone Blocks:
