#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028e426b9f20 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v0000028e42728050_0 .var "clk", 0 0;
v0000028e42727bf0_0 .var "reset", 0 0;
S_0000028e42687110 .scope module, "dut" "top" 2 6, 3 1 0, S_0000028e426b9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000028e42727150_0 .net "clk", 0 0, v0000028e42728050_0;  1 drivers
v0000028e42727290_0 .net "reset", 0 0, v0000028e42727bf0_0;  1 drivers
S_0000028e426082b0 .scope module, "rvmulti" "riscv_multi" 3 16, 4 1 0, S_0000028e42687110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000028e42727970_0 .net "ALUControl", 2 0, v0000028e426a77c0_0;  1 drivers
v0000028e427282d0_0 .net "ALUSrcA", 1 0, v0000028e426a7a40_0;  1 drivers
v0000028e42728370_0 .net "ALUSrcB", 1 0, v0000028e426a68c0_0;  1 drivers
v0000028e427289b0_0 .net "AdrSrc", 0 0, v0000028e426a5ce0_0;  1 drivers
v0000028e427270b0_0 .net "IRWrite", 0 0, v0000028e426a6dc0_0;  1 drivers
v0000028e42727a10_0 .net "ImmSrc", 1 0, v0000028e426a5f60_0;  1 drivers
v0000028e42728cd0_0 .net "MemWrite", 0 0, v0000028e426a6c80_0;  1 drivers
v0000028e42728410_0 .net "PC", 31 0, v0000028e4271f820_0;  1 drivers
v0000028e42728190_0 .net "PCWrite", 0 0, v0000028e426a7360_0;  1 drivers
v0000028e427280f0_0 .net "ReadData", 31 0, L_0000028e42698f30;  1 drivers
v0000028e427271f0_0 .net "RegWrite", 0 0, v0000028e426a6be0_0;  1 drivers
v0000028e42728d70_0 .net "ResultSrc", 1 0, v0000028e426a70e0_0;  1 drivers
v0000028e427287d0_0 .net "Zero", 0 0, v0000028e4271fa00_0;  1 drivers
v0000028e42727b50_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e42728eb0_0 .net "funct3", 2 0, L_0000028e42772f70;  1 drivers
v0000028e42727c90_0 .net "funct7", 6 0, L_0000028e427729d0;  1 drivers
v0000028e42727e70_0 .net "funct7b5", 30 0, L_0000028e42771e90;  1 drivers
v0000028e427284b0_0 .net "op", 6 0, L_0000028e426a6aa0;  1 drivers
v0000028e427285f0_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e426ba240 .scope module, "ctr" "controller" 4 25, 5 5 0, S_0000028e426082b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 31 "funct7b5";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /INPUT 1 "Zero";
    .port_info 7 /INPUT 32 "PC";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "AdrSrc";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "IRWrite";
    .port_info 13 /OUTPUT 2 "ResultSrc";
    .port_info 14 /OUTPUT 3 "ALUControl";
    .port_info 15 /OUTPUT 2 "ALUSrcB";
    .port_info 16 /OUTPUT 2 "ALUSrcA";
    .port_info 17 /OUTPUT 2 "ImmSrc";
    .port_info 18 /OUTPUT 1 "RegWrite";
P_0000028e426bb2a0 .param/l "ALUWriteBackState" 0 5 77, C4<1001>;
P_0000028e426bb2d8 .param/l "BEQState" 0 5 80, C4<1100>;
P_0000028e426bb310 .param/l "BRANCH_TAKEN" 0 5 81, C4<1101>;
P_0000028e426bb348 .param/l "DecodeState" 0 5 71, C4<0011>;
P_0000028e426bb380 .param/l "ErrorState" 0 5 83, C4<1111>;
P_0000028e426bb3b8 .param/l "ExecuteIState" 0 5 78, C4<1010>;
P_0000028e426bb3f0 .param/l "ExecuteRState" 0 5 76, C4<1000>;
P_0000028e426bb428 .param/l "FetchState_1" 0 5 69, C4<0001>;
P_0000028e426bb460 .param/l "FetchState_2" 0 5 70, C4<0010>;
P_0000028e426bb498 .param/l "JALState" 0 5 79, C4<1011>;
P_0000028e426bb4d0 .param/l "MemAddrState" 0 5 72, C4<0100>;
P_0000028e426bb508 .param/l "MemReadState" 0 5 73, C4<0101>;
P_0000028e426bb540 .param/l "MemWBState" 0 5 74, C4<0110>;
P_0000028e426bb578 .param/l "MemWriteState" 0 5 75, C4<0111>;
P_0000028e426bb5b0 .param/l "ResetState" 0 5 68, C4<0000>;
v0000028e426a77c0_0 .var "ALUControl", 2 0;
v0000028e426a7a40_0 .var "ALUSrcA", 1 0;
v0000028e426a68c0_0 .var "ALUSrcB", 1 0;
v0000028e426a5ce0_0 .var "AdrSrc", 0 0;
v0000028e426a6dc0_0 .var "IRWrite", 0 0;
v0000028e426a5f60_0 .var "ImmSrc", 1 0;
v0000028e426a6c80_0 .var "MemWrite", 0 0;
v0000028e426a6d20_0 .net "PC", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e426a7360_0 .var "PCWrite", 0 0;
v0000028e426a7900_0 .net "ReadData", 31 0, L_0000028e42698f30;  alias, 1 drivers
v0000028e426a6be0_0 .var "RegWrite", 0 0;
v0000028e426a70e0_0 .var "ResultSrc", 1 0;
v0000028e426a72c0_0 .net "Zero", 0 0, v0000028e4271fa00_0;  alias, 1 drivers
v0000028e426a79a0_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e426a5e20_0 .var "current_state", 3 0;
v0000028e426a6500_0 .net "funct3", 2 0, L_0000028e42772f70;  alias, 1 drivers
v0000028e426a5ec0_0 .net "funct7", 6 0, L_0000028e427729d0;  alias, 1 drivers
v0000028e426a6000_0 .net "funct7b5", 30 0, L_0000028e42771e90;  alias, 1 drivers
v0000028e426a60a0_0 .var "next_state", 3 0;
v0000028e426a6140_0 .net "op", 6 0, L_0000028e426a6aa0;  alias, 1 drivers
v0000028e426a6960_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
E_0000028e426b1660 .event anyedge, v0000028e426a6960_0, v0000028e426a5e20_0;
E_0000028e426b0da0 .event anyedge, v0000028e426a5e20_0;
E_0000028e426b1820 .event posedge, v0000028e426a6960_0, v0000028e426a79a0_0;
S_0000028e426ba8e0 .scope module, "dp" "datapath" 4 54, 6 1 0, S_0000028e426082b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 31 "funct7b5";
    .port_info 5 /OUTPUT 7 "funct7";
    .port_info 6 /OUTPUT 1 "Zero";
    .port_info 7 /OUTPUT 32 "PC";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /INPUT 1 "PCWrite";
    .port_info 10 /INPUT 1 "AdrSrc";
    .port_info 11 /INPUT 1 "MemWrite";
    .port_info 12 /INPUT 1 "IRWrite";
    .port_info 13 /INPUT 2 "ResultSrc";
    .port_info 14 /INPUT 3 "ALUControl";
    .port_info 15 /INPUT 2 "ALUSrcB";
    .port_info 16 /INPUT 2 "ALUSrcA";
    .port_info 17 /INPUT 2 "ImmSrc";
    .port_info 18 /INPUT 1 "RegWrite";
v0000028e42724f30_0 .net "A", 31 0, v0000028e42696490_0;  1 drivers
v0000028e42723810_0 .net "ALUControl", 2 0, v0000028e426a77c0_0;  alias, 1 drivers
v0000028e427240d0_0 .net "ALUOut", 31 0, v0000028e4271ef60_0;  1 drivers
v0000028e42723090_0 .net "ALUResult", 31 0, v0000028e4271e380_0;  1 drivers
v0000028e42723a90_0 .net "ALUSrcA", 1 0, v0000028e426a7a40_0;  alias, 1 drivers
v0000028e42723b30_0 .net "ALUSrcB", 1 0, v0000028e426a68c0_0;  alias, 1 drivers
v0000028e42723bd0_0 .net "AdrSrc", 0 0, v0000028e426a5ce0_0;  alias, 1 drivers
v0000028e42724170_0 .net "IRWrite", 0 0, v0000028e426a6dc0_0;  alias, 1 drivers
v0000028e427243f0_0 .net "ImmExt", 31 0, v0000028e4271e740_0;  1 drivers
v0000028e42727650_0 .net "ImmSrc", 1 0, v0000028e426a5f60_0;  alias, 1 drivers
v0000028e42728af0_0 .net "Instr", 31 0, v0000028e4271e100_0;  1 drivers
v0000028e427276f0_0 .net "MemWrite", 0 0, v0000028e426a6c80_0;  alias, 1 drivers
v0000028e42727510_0 .net "OldPC", 31 0, v0000028e4271faa0_0;  1 drivers
v0000028e42727fb0_0 .net "PC", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e42727790_0 .net "PCWrite", 0 0, v0000028e426a7360_0;  alias, 1 drivers
v0000028e42728550_0 .net "RD1", 31 0, L_0000028e42771fd0;  1 drivers
v0000028e42728b90_0 .net "RD2", 31 0, L_0000028e427712b0;  1 drivers
v0000028e42728a50_0 .net "ReadData", 31 0, L_0000028e42698f30;  alias, 1 drivers
v0000028e42727470_0 .net "RegWrite", 0 0, v0000028e426a6be0_0;  alias, 1 drivers
v0000028e42727dd0_0 .net "Result", 31 0, L_0000028e42771df0;  1 drivers
v0000028e42727ab0_0 .net "ResultSrc", 1 0, v0000028e426a70e0_0;  alias, 1 drivers
v0000028e42728730_0 .net "SrcA", 31 0, L_0000028e42772750;  1 drivers
v0000028e42728c30_0 .net "SrcB", 31 0, L_0000028e42772b10;  1 drivers
v0000028e427273d0_0 .net "WriteData", 31 0, v0000028e4271e7e0_0;  1 drivers
v0000028e42727330_0 .net "Zero", 0 0, v0000028e4271fa00_0;  alias, 1 drivers
v0000028e427275b0_0 .net "adr", 31 0, L_0000028e42727d30;  1 drivers
v0000028e42728690_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e42727830_0 .net "data", 31 0, v0000028e426a65a0_0;  1 drivers
v0000028e42728e10_0 .net "funct3", 2 0, L_0000028e42772f70;  alias, 1 drivers
v0000028e42727f10_0 .net "funct7", 6 0, L_0000028e427729d0;  alias, 1 drivers
v0000028e42728870_0 .net "funct7b5", 30 0, L_0000028e42771e90;  alias, 1 drivers
v0000028e42728f50_0 .net "op", 6 0, L_0000028e426a6aa0;  alias, 1 drivers
v0000028e42728910_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
L_0000028e426a6aa0 .part L_0000028e42698f30, 0, 7;
L_0000028e42772f70 .part L_0000028e42698f30, 12, 3;
L_0000028e42771e90 .part L_0000028e42698f30, 0, 31;
L_0000028e427729d0 .part L_0000028e42698f30, 25, 7;
L_0000028e427713f0 .part v0000028e4271e100_0, 15, 5;
L_0000028e42772cf0 .part v0000028e4271e100_0, 20, 5;
L_0000028e42772110 .part v0000028e4271e100_0, 7, 5;
L_0000028e42771670 .part v0000028e4271e100_0, 7, 25;
S_0000028e42616af0 .scope module, "DataFF" "flopr" 6 78, 7 4 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028e426b11e0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000028e426a6e60_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e426a6460_0 .net "d", 31 0, L_0000028e42698f30;  alias, 1 drivers
v0000028e426a65a0_0 .var "q", 31 0;
v0000028e426a6780_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e42616c80 .scope module, "Data_RD1" "flopr" 6 112, 7 4 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028e426b1220 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000028e42696210_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e426959f0_0 .net "d", 31 0, L_0000028e42771fd0;  alias, 1 drivers
v0000028e42696490_0 .var "q", 31 0;
v0000028e42695d10_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e426177e0 .scope module, "Data_RD2" "flopr" 6 113, 7 4 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028e426b16e0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000028e4271e4c0_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e4271fbe0_0 .net "d", 31 0, L_0000028e427712b0;  alias, 1 drivers
v0000028e4271e7e0_0 .var "q", 31 0;
v0000028e4271eec0_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e42617970 .scope module, "InstrFF" "flopenr" 6 75, 8 2 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000028e426b0f60 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000028e4271e560_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e4271e240_0 .net "d", 31 0, L_0000028e42698f30;  alias, 1 drivers
v0000028e4271e2e0_0 .net "en", 0 0, v0000028e426a6dc0_0;  alias, 1 drivers
L_0000028e42729108 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028e4271f8c0_0 .net "id", 2 0, L_0000028e42729108;  1 drivers
v0000028e4271e100_0 .var "q", 31 0;
v0000028e4271ec40_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e426317d0 .scope module, "OldPCFF" "flopenr" 6 74, 8 2 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000028e426b0ea0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000028e4271f500_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e4271e1a0_0 .net "d", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e4271fc80_0 .net "en", 0 0, v0000028e426a6dc0_0;  alias, 1 drivers
L_0000028e427290c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028e4271e600_0 .net "id", 2 0, L_0000028e427290c0;  1 drivers
v0000028e4271faa0_0 .var "q", 31 0;
v0000028e4271ece0_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e42631960 .scope module, "addrmux" "mux2" 6 68, 9 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028e426b17e0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0000028e4271fd20_0 .net "d0", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e4271f960_0 .net "d1", 31 0, L_0000028e42771df0;  alias, 1 drivers
v0000028e4271f3c0_0 .net "s", 0 0, v0000028e426a5ce0_0;  alias, 1 drivers
v0000028e4271f5a0_0 .net "y", 31 0, L_0000028e42727d30;  alias, 1 drivers
L_0000028e42727d30 .functor MUXZ 32, v0000028e4271f820_0, L_0000028e42771df0, v0000028e426a5ce0_0, C4<>;
S_0000028e4265eee0 .scope module, "alu" "alu" 6 128, 10 3 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_0000028e426b1320 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v0000028e4271f280_0 .net "ALUControl", 2 0, v0000028e426a77c0_0;  alias, 1 drivers
v0000028e4271e380_0 .var "ALUResult", 31 0;
v0000028e4271fa00_0 .var "Z", 0 0;
v0000028e4271e420_0 .net "a_in", 31 0, L_0000028e42772750;  alias, 1 drivers
v0000028e4271fb40_0 .net "b_in", 31 0, L_0000028e42772b10;  alias, 1 drivers
E_0000028e426b1860 .event anyedge, v0000028e426a77c0_0, v0000028e4271fb40_0, v0000028e4271e420_0;
S_0000028e4265f070 .scope module, "aluResult" "flopr" 6 130, 7 4 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028e426b1060 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0000028e4271f640_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e4271fdc0_0 .net "d", 31 0, v0000028e4271e380_0;  alias, 1 drivers
v0000028e4271ef60_0 .var "q", 31 0;
v0000028e4271e6a0_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e4265e9b0 .scope module, "ext" "extend" 6 119, 11 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0000028e4271e740_0 .var "immext", 31 0;
v0000028e4271fe60_0 .net "immsrc", 1 0, v0000028e426a5f60_0;  alias, 1 drivers
v0000028e4271eba0_0 .net "instr", 31 7, L_0000028e42771670;  1 drivers
E_0000028e426b18e0 .event anyedge, v0000028e4271e740_0, v0000028e426a5f60_0, v0000028e4271eba0_0;
S_0000028e4265eb40 .scope module, "imem" "imem" 6 71, 12 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000028e42698f30 .functor BUFZ 32, L_0000028e42728230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028e4271e880 .array "RAM", 0 127, 31 0;
v0000028e4271e920_0 .net *"_ivl_0", 31 0, L_0000028e42728230;  1 drivers
v0000028e4271f6e0_0 .net "a", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e4271e9c0_0 .net "rd", 31 0, L_0000028e42698f30;  alias, 1 drivers
L_0000028e42728230 .array/port v0000028e4271e880, v0000028e4271f820_0;
S_0000028e42670ab0 .scope module, "pcreg" "flopenr" 6 66, 8 2 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0000028e426b19a0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v0000028e4271ea60_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e4271ed80_0 .net "d", 31 0, L_0000028e42771df0;  alias, 1 drivers
v0000028e4271ee20_0 .net "en", 0 0, v0000028e426a7360_0;  alias, 1 drivers
L_0000028e42729078 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028e4271f000_0 .net "id", 2 0, L_0000028e42729078;  1 drivers
v0000028e4271f820_0 .var "q", 31 0;
v0000028e4271f0a0_0 .net "reset", 0 0, v0000028e42727bf0_0;  alias, 1 drivers
S_0000028e42720840 .scope module, "resultmux" "mux3" 6 134, 13 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000028e426b1a60 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0000028e4271f140_0 .net *"_ivl_1", 0 0, L_0000028e42771710;  1 drivers
v0000028e4271eb00_0 .net *"_ivl_3", 0 0, L_0000028e42772ed0;  1 drivers
v0000028e4271f780_0 .net *"_ivl_4", 31 0, L_0000028e42771490;  1 drivers
v0000028e4271ff00_0 .net "d0", 31 0, v0000028e4271ef60_0;  alias, 1 drivers
v0000028e4271f1e0_0 .net "d1", 31 0, v0000028e426a65a0_0;  alias, 1 drivers
v0000028e4271f320_0 .net "d2", 31 0, v0000028e4271e380_0;  alias, 1 drivers
v0000028e4271f460_0 .net "s", 1 0, v0000028e426a70e0_0;  alias, 1 drivers
v0000028e4271e060_0 .net "y", 31 0, L_0000028e42771df0;  alias, 1 drivers
L_0000028e42771710 .part v0000028e426a70e0_0, 1, 1;
L_0000028e42772ed0 .part v0000028e426a70e0_0, 0, 1;
L_0000028e42771490 .functor MUXZ 32, v0000028e4271ef60_0, v0000028e426a65a0_0, L_0000028e42772ed0, C4<>;
L_0000028e42771df0 .functor MUXZ 32, L_0000028e42771490, v0000028e4271e380_0, L_0000028e42771710, C4<>;
S_0000028e42720e80 .scope module, "rf" "regfile" 6 94, 14 3 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000028e427247b0_0 .net *"_ivl_0", 31 0, L_0000028e42771850;  1 drivers
v0000028e427234f0_0 .net *"_ivl_10", 6 0, L_0000028e427721b0;  1 drivers
L_0000028e427291e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e42723130_0 .net *"_ivl_13", 1 0, L_0000028e427291e0;  1 drivers
L_0000028e42729228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e42723c70_0 .net/2u *"_ivl_14", 31 0, L_0000028e42729228;  1 drivers
v0000028e42724350_0 .net *"_ivl_18", 31 0, L_0000028e42771210;  1 drivers
L_0000028e42729270 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e427242b0_0 .net *"_ivl_21", 26 0, L_0000028e42729270;  1 drivers
L_0000028e427292b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e42724850_0 .net/2u *"_ivl_22", 31 0, L_0000028e427292b8;  1 drivers
v0000028e42723d10_0 .net *"_ivl_24", 0 0, L_0000028e42772a70;  1 drivers
v0000028e42724c10_0 .net *"_ivl_26", 31 0, L_0000028e42771530;  1 drivers
v0000028e427231d0_0 .net *"_ivl_28", 6 0, L_0000028e42772070;  1 drivers
L_0000028e42729150 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e42724030_0 .net *"_ivl_3", 26 0, L_0000028e42729150;  1 drivers
L_0000028e42729300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028e427248f0_0 .net *"_ivl_31", 1 0, L_0000028e42729300;  1 drivers
L_0000028e42729348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e42723270_0 .net/2u *"_ivl_32", 31 0, L_0000028e42729348;  1 drivers
L_0000028e42729198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028e42723630_0 .net/2u *"_ivl_4", 31 0, L_0000028e42729198;  1 drivers
v0000028e427238b0_0 .net *"_ivl_6", 0 0, L_0000028e42771f30;  1 drivers
v0000028e42723db0_0 .net *"_ivl_8", 31 0, L_0000028e42772d90;  1 drivers
v0000028e42724210_0 .net "a1", 4 0, L_0000028e427713f0;  1 drivers
v0000028e42724cb0_0 .net "a2", 4 0, L_0000028e42772cf0;  1 drivers
v0000028e42724530_0 .net "a3", 4 0, L_0000028e42772110;  1 drivers
v0000028e42723770_0 .net "clk", 0 0, v0000028e42728050_0;  alias, 1 drivers
v0000028e42723e50_0 .net "rd1", 31 0, L_0000028e42771fd0;  alias, 1 drivers
v0000028e42724ad0_0 .net "rd2", 31 0, L_0000028e427712b0;  alias, 1 drivers
v0000028e42724670 .array "rf", 0 31, 31 0;
v0000028e42724d50_0 .net "wd3", 31 0, L_0000028e42771df0;  alias, 1 drivers
v0000028e42723ef0_0 .net "we3", 0 0, v0000028e426a6be0_0;  alias, 1 drivers
E_0000028e426b2020 .event anyedge, v0000028e42724cb0_0, v0000028e42724210_0;
E_0000028e426b22a0 .event posedge, v0000028e426a79a0_0;
L_0000028e42771850 .concat [ 5 27 0 0], L_0000028e427713f0, L_0000028e42729150;
L_0000028e42771f30 .cmp/ne 32, L_0000028e42771850, L_0000028e42729198;
L_0000028e42772d90 .array/port v0000028e42724670, L_0000028e427721b0;
L_0000028e427721b0 .concat [ 5 2 0 0], L_0000028e427713f0, L_0000028e427291e0;
L_0000028e42771fd0 .functor MUXZ 32, L_0000028e42729228, L_0000028e42772d90, L_0000028e42771f30, C4<>;
L_0000028e42771210 .concat [ 5 27 0 0], L_0000028e42772cf0, L_0000028e42729270;
L_0000028e42772a70 .cmp/ne 32, L_0000028e42771210, L_0000028e427292b8;
L_0000028e42771530 .array/port v0000028e42724670, L_0000028e42772070;
L_0000028e42772070 .concat [ 5 2 0 0], L_0000028e42772cf0, L_0000028e42729300;
L_0000028e427712b0 .functor MUXZ 32, L_0000028e42729348, L_0000028e42771530, L_0000028e42772a70, C4<>;
S_0000028e42720390 .scope module, "srcamux" "mux3" 6 123, 13 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000028e426b29a0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0000028e42723310_0 .net *"_ivl_1", 0 0, L_0000028e42772390;  1 drivers
v0000028e42724990_0 .net *"_ivl_3", 0 0, L_0000028e427724d0;  1 drivers
v0000028e42723f90_0 .net *"_ivl_4", 31 0, L_0000028e42771350;  1 drivers
v0000028e42723950_0 .net "d0", 31 0, v0000028e4271f820_0;  alias, 1 drivers
v0000028e42724df0_0 .net "d1", 31 0, v0000028e4271faa0_0;  alias, 1 drivers
v0000028e427239f0_0 .net "d2", 31 0, v0000028e42696490_0;  alias, 1 drivers
v0000028e42724e90_0 .net "s", 1 0, v0000028e426a7a40_0;  alias, 1 drivers
v0000028e42724a30_0 .net "y", 31 0, L_0000028e42772750;  alias, 1 drivers
L_0000028e42772390 .part v0000028e426a7a40_0, 1, 1;
L_0000028e427724d0 .part v0000028e426a7a40_0, 0, 1;
L_0000028e42771350 .functor MUXZ 32, v0000028e4271f820_0, v0000028e4271faa0_0, L_0000028e427724d0, C4<>;
L_0000028e42772750 .functor MUXZ 32, L_0000028e42771350, v0000028e42696490_0, L_0000028e42772390, C4<>;
S_0000028e427206b0 .scope module, "srcbmux" "mux3" 6 124, 13 1 0, S_0000028e426ba8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0000028e426b2560 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0000028e42724490_0 .net *"_ivl_1", 0 0, L_0000028e42772250;  1 drivers
v0000028e42724710_0 .net *"_ivl_3", 0 0, L_0000028e42771170;  1 drivers
v0000028e427245d0_0 .net *"_ivl_4", 31 0, L_0000028e427710d0;  1 drivers
v0000028e42723590_0 .net "d0", 31 0, v0000028e4271e7e0_0;  alias, 1 drivers
v0000028e42724b70_0 .net "d1", 31 0, v0000028e4271e740_0;  alias, 1 drivers
L_0000028e42729390 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000028e427233b0_0 .net "d2", 31 0, L_0000028e42729390;  1 drivers
v0000028e42723450_0 .net "s", 1 0, v0000028e426a68c0_0;  alias, 1 drivers
v0000028e427236d0_0 .net "y", 31 0, L_0000028e42772b10;  alias, 1 drivers
L_0000028e42772250 .part v0000028e426a68c0_0, 1, 1;
L_0000028e42771170 .part v0000028e426a68c0_0, 0, 1;
L_0000028e427710d0 .functor MUXZ 32, v0000028e4271e7e0_0, v0000028e4271e740_0, L_0000028e42771170, C4<>;
L_0000028e42772b10 .functor MUXZ 32, L_0000028e427710d0, L_0000028e42729390, L_0000028e42772250, C4<>;
    .scope S_0000028e426ba240;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028e426ba240;
T_1 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e426a6960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 5 95 "$display", "[controller] reset" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028e426a5e20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 5 137 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v0000028e426a60a0_0;
    %store/vec4 v0000028e426a5e20_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028e426ba240;
T_2 ;
    %wait E_0000028e426b0da0;
    %load/vec4 v0000028e426a5e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %vpi_call 5 320 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v0000028e426a5e20_0 {0 0 0};
    %jmp T_2.7;
T_2.0 ;
    %vpi_call 5 158 "$display", "\000" {0 0 0};
    %vpi_call 5 159 "$display", "\000" {0 0 0};
    %vpi_call 5 160 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %jmp T_2.7;
T_2.1 ;
    %vpi_call 5 207 "$display", "\000" {0 0 0};
    %vpi_call 5 208 "$display", "\000" {0 0 0};
    %vpi_call 5 209 "$display", "[CTRL.OUTPUT.DECODE_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %vpi_call 5 226 "$display", "\000" {0 0 0};
    %vpi_call 5 227 "$display", "\000" {0 0 0};
    %vpi_call 5 228 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %vpi_call 5 250 "$display", "\000" {0 0 0};
    %vpi_call 5 251 "$display", "\000" {0 0 0};
    %vpi_call 5 252 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %vpi_call 5 269 "$display", "\000" {0 0 0};
    %vpi_call 5 270 "$display", "\000" {0 0 0};
    %vpi_call 5 271 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %vpi_call 5 293 "$display", "\000" {0 0 0};
    %vpi_call 5 294 "$display", "\000" {0 0 0};
    %vpi_call 5 295 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_STATE]" {0 0 0};
    %load/vec4 v0000028e426a72c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 5 299 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v0000028e426a72c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e426a7360_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000028e426a7a40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000028e426a68c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028e426a77c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a70e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6c80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000028e426a5f60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e426a6dc0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 5 314 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_2.9 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028e426ba240;
T_3 ;
    %wait E_0000028e426b1660;
    %load/vec4 v0000028e426a5e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %vpi_call 5 511 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.0 ;
    %vpi_call 5 340 "$display", "reset: %d", v0000028e426a6960_0 {0 0 0};
    %load/vec4 v0000028e426a6960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %vpi_call 5 343 "$display", "[controller] goto ResetState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
T_3.9 ;
    %jmp T_3.8;
T_3.1 ;
    %vpi_call 5 351 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_3.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_3.13;
    %jmp/0xz  T_3.11, 4;
    %vpi_call 5 375 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %vpi_call 5 380 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.16, 4;
    %vpi_call 5 385 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.18, 4;
    %vpi_call 5 390 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.20, 4;
    %vpi_call 5 395 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0000028e426a6140_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.22, 4;
    %vpi_call 5 400 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %vpi_call 5 405 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
T_3.23 ;
T_3.21 ;
T_3.19 ;
T_3.17 ;
T_3.15 ;
T_3.12 ;
    %jmp T_3.8;
T_3.3 ;
    %vpi_call 5 461 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.4 ;
    %vpi_call 5 468 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.5 ;
    %vpi_call 5 485 "$display", "[controller] goto BEQState -> BRANCH_TAKEN." {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.6 ;
    %vpi_call 5 498 "$display", "[controller] goto BRANCH_TAKEN -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028e426a60a0_0, 0, 4;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028e42670ab0;
T_4 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e4271f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 8 19 "$display", "[flopenr %d] reset", v0000028e4271f000_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e4271f820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028e4271ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 8 24 "$display", "[flopenr %d] set 0x%h", v0000028e4271f000_0, v0000028e4271ed80_0 {0 0 0};
    %load/vec4 v0000028e4271ed80_0;
    %assign/vec4 v0000028e4271f820_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028e4265eb40;
T_5 ;
    %pushi/vec4 1048723, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e4271e880, 4, 0;
    %pushi/vec4 1048851, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e4271e880, 4, 0;
    %pushi/vec4 4263546083, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e4271e880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e4271e880, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028e4271e880, 4, 0;
    %end;
    .thread T_5;
    .scope S_0000028e426317d0;
T_6 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e4271ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 8 19 "$display", "[flopenr %d] reset", v0000028e4271e600_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e4271faa0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000028e4271fc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 8 24 "$display", "[flopenr %d] set 0x%h", v0000028e4271e600_0, v0000028e4271e1a0_0 {0 0 0};
    %load/vec4 v0000028e4271e1a0_0;
    %assign/vec4 v0000028e4271faa0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028e42617970;
T_7 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e4271ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 8 19 "$display", "[flopenr %d] reset", v0000028e4271f8c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e4271e100_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028e4271e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 8 24 "$display", "[flopenr %d] set 0x%h", v0000028e4271f8c0_0, v0000028e4271e240_0 {0 0 0};
    %load/vec4 v0000028e4271e240_0;
    %assign/vec4 v0000028e4271e100_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028e42616af0;
T_8 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e426a6780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e426a65a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028e426a6460_0;
    %assign/vec4 v0000028e426a65a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028e42720e80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000028e42720e80;
T_10 ;
    %wait E_0000028e426b22a0;
    %load/vec4 v0000028e42723ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=%h", v0000028e42724530_0, v0000028e42724d50_0 {0 0 0};
    %load/vec4 v0000028e42724d50_0;
    %load/vec4 v0000028e42724530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028e42724670, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028e42720e80;
T_11 ;
    %wait E_0000028e426b2020;
    %vpi_call 14 78 "$display", "[regfile output] a1: %d, rd1: %d", v0000028e42724210_0, v0000028e42723e50_0 {0 0 0};
    %vpi_call 14 79 "$display", "[regfile output] a2: %d, rd2: %d", v0000028e42724cb0_0, v0000028e42724ad0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000028e42616c80;
T_12 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e42695d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e42696490_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028e426959f0_0;
    %assign/vec4 v0000028e42696490_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028e426177e0;
T_13 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e4271eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e4271e7e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000028e4271fbe0_0;
    %assign/vec4 v0000028e4271e7e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000028e4265e9b0;
T_14 ;
    %wait E_0000028e426b18e0;
    %load/vec4 v0000028e4271fe60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %vpi_call 11 41 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 42 "$display", "instr: %h, immsrc: %d", v0000028e4271eba0_0, v0000028e4271fe60_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000028e4271e740_0, 0, 32;
    %jmp T_14.5;
T_14.0 ;
    %vpi_call 11 14 "$display", "[extend] I-Type" {0 0 0};
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028e4271e740_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %vpi_call 11 21 "$display", "[extend] S\342\210\222type" {0 0 0};
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000028e4271e740_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %vpi_call 11 28 "$display", "[extend] B\342\210\222type" {0 0 0};
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028e4271e740_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %vpi_call 11 35 "$display", "[extend] J\342\210\222type" {0 0 0};
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000028e4271eba0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000028e4271e740_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028e4265eee0;
T_15 ;
    %wait E_0000028e426b1860;
    %load/vec4 v0000028e4271f280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %vpi_call 10 82 "$display", "[ALU] default" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %jmp T_15.6;
T_15.0 ;
    %vpi_call 10 27 "$display", "[ALU] add. a_in=%0d, b_in=%0d", v0000028e4271e420_0, v0000028e4271fb40_0 {0 0 0};
    %load/vec4 v0000028e4271e420_0;
    %load/vec4 v0000028e4271fb40_0;
    %add;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %vpi_call 10 29 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v0000028e4271e420_0, v0000028e4271fb40_0, v0000028e4271e380_0 {0 0 0};
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %jmp T_15.6;
T_15.1 ;
    %vpi_call 10 38 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v0000028e4271e420_0, v0000028e4271fb40_0 {0 0 0};
    %load/vec4 v0000028e4271e420_0;
    %load/vec4 v0000028e4271fb40_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %vpi_call 10 44 "$display", "[ALU] sub. Z=%0d", v0000028e4271fa00_0 {0 0 0};
    %jmp T_15.6;
T_15.2 ;
    %vpi_call 10 50 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v0000028e4271e420_0;
    %load/vec4 v0000028e4271fb40_0;
    %and;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %jmp T_15.6;
T_15.3 ;
    %vpi_call 10 60 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v0000028e4271e420_0;
    %load/vec4 v0000028e4271fb40_0;
    %or;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %jmp T_15.6;
T_15.4 ;
    %vpi_call 10 73 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v0000028e4271e420_0;
    %load/vec4 v0000028e4271fb40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0000028e4271e380_0, 0, 32;
    %load/vec4 v0000028e4271e380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000028e4271fa00_0, 0, 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000028e4265f070;
T_16 ;
    %wait E_0000028e426b1820;
    %load/vec4 v0000028e4271e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028e4271ef60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000028e4271fdc0_0;
    %assign/vec4 v0000028e4271ef60_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028e426ba8e0;
T_17 ;
    %vpi_call 6 50 "$dumpfile", "test2.vcd" {0 0 0};
    %vpi_call 6 51 "$dumpvars", 32'sb00000000000000000000000000000000, v0000028e42727fb0_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000028e42687110;
T_18 ;
    %vpi_call 3 8 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000028e426b9f20;
T_19 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v0000028e42728050_0 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v0000028e42727bf0_0 {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028e42687110 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000028e426b9f20;
T_20 ;
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %vpi_call 2 33 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "[top_testbench] reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e42727bf0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %vpi_call 2 46 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 47 "$display", "[top_testbench] reset done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e42727bf0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000028e426b9f20;
T_21 ;
    %vpi_call 2 56 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028e42728050_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028e42728050_0, 0;
    %delay 1, 0;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "imem.v";
    "mux3.v";
    "regfile.v";
