# PipelineCPU with L1-cache

This is NCKU hw about Pipeline CPU with 5 stages pipeline and L1 direct-map cache.

![](https://github.com/dslin1010/CPUhw/blob/master/PipelineCPU_L1cache/PipelineCPU_L1cache.PNG)

## Cache controller 
![](https://github.com/dslin1010/CPUhw/blob/master/PipelineCPU_L1cache/Cache.PNG)





