 arch	                       circuit	                                        script_params	  vtr_flow_elapsed_time	  error	  num_io	  num_LAB	  num_DSP	  num_M9K	  num_M144K	  num_PLL	  vpr_status	  vpr_revision	                  vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  carpat_stratixiv_arch_timing.blif	              common	         328.31	                 	       274	     967	      36	       59	       0	          2	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1592948	      22	                  252	                  53001	                29054	                  7	                   24654	                 1338	                    89	            66	             5874	               DSP	                        auto	         27.32	      254565	                 113.04	      0.37	               7.39452	         -38481.5	              -6.39452	              2.80637	                                                        0.0995844	                          0.0766746	              19.7984	                           15.3551	               355388	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                51	                                 8.3637	               2.98752	                                             -43469.6	   -7.3637	    0	         0	         55.16	                 31.7591	                               25.7619	                  
 stratixiv_arch.timing.xml	  CH_DFSIN_stratixiv_arch_timing.blif	            common	         282.60	                 	       36	      1583	     10	       10	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1301632	      3	                   33	                   48977	                39238	                  1	                   25960	                 1639	                    54	            40	             2160	               LAB	                        auto	         72.42	      280961	                 124.26	      1.21	               77.2763	         -84936.7	              -76.2763	              77.2763	                                                        0.258618	                           0.188022	               20.3178	                           14.8979	               372265	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.96465e+07	         18354.9	                23	                                 71.7947	              71.7947	                                             -117891	    -70.7947	   0	         0	         27.75	                 26.6393	                               20.1696	                  
 stratixiv_arch.timing.xml	  CHERI_stratixiv_arch_timing.blif	               common	         559.76	                 	       211	     2256	     3	        210	      0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1756876	      38	                  173	                  62892	                59064	                  3	                   36122	                 2680	                    86	            64	             5504	               M9K	                        auto	         163.27	     655259	                 188.50	      0.85	               12.8176	         -341168	               -11.8176	              7.16711	                                                        0.170921	                           0.121661	               26.9825	                           18.2311	               888857	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.01289e+08	         18402.8	                88	                                 13.8177	              7.50128	                                             -390545	    -12.8177	   0	         0	         88.41	                 61.8707	                               46.3165	                  
 stratixiv_arch.timing.xml	  EKF-SLAM_Jacobians_stratixiv_arch_timing.blif	  common	         647.11	                 	       574	     2805	     16	       0	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1858848	      4	                   570	                  66175	                54803	                  2	                   39637	                 3395	                    91	            67	             6097	               io	                         auto	         137.70	     670735	                 270.11	      1.58	               28.2648	         -109508	               -27.2648	              6.96825	                                                        0.291941	                           0.209392	               32.4434	                           23.1325	               944159	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.12157e+08	         18395.4	                27	                                 30.1241	              7.21372	                                             -125200	    -29.1241	   0	         0	         117.12	                46.4725	                               34.8178	                  
 stratixiv_arch.timing.xml	  fir_cascade_stratixiv_arch_timing.blif	         common	         934.51	                 	       40	      3678	     172	      1	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  4049056	      19	                  21	                   171111	               96274	                  1	                   72623	                 3891	                    194	           144	            27936	              DSP	                        auto	         95.40	      833071	                 327.09	      1.39	               5.37915	         -128621	               -4.37915	              5.01691	                                                        0.293017	                           0.239349	               42.5952	                           35.1089	               940204	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.18919e+08	         18575.3	                11	                                 5.55762	              5.42883	                                             -179829	    -4.55762	   0	         0	         72.80	                 62.9032	                               53.6343	                  
 stratixiv_arch.timing.xml	  jacobi_stratixiv_arch_timing.blif	              common	         356.96	                 	       536	     1972	     7	        4	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1560492	      227	                 309	                  49176	                40422	                  1	                   28183	                 2519	                    85	            63	             5355	               io	                         auto	         92.87	      306403	                 149.52	      0.76	               197.561	         -123873	               -196.561	              197.561	                                                        0.108015	                           0.0770269	              16.9296	                           12.1265	               400407	             -1	                 -1	                        -1	                 -1	               0	                       0	                      9.84408e+07	         18383.0	                20	                                 189.668	              189.668	                                             -146174	    -188.668	   0	         0	         22.89	                 23.0691	                               17.2369	                  
 stratixiv_arch.timing.xml	  JPEG_stratixiv_arch_timing.blif	                common	         317.06	                 	       36	      1332	     8	        149	      2	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1450012	      3	                   33	                   52402	                39411	                  1	                   28117	                 1527	                    73	            54	             3942	               M9K	                        auto	         75.15	      332734	                 107.76	      0.93	               16.5451	         -303561	               -15.5451	              16.5451	                                                        0.17445	                            0.123219	               16.8997	                           11.971	                451142	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                42	                                 17.3767	              17.3767	                                             -326570	    -16.3767	   0	         0	         37.32	                 28.5129	                               21.6199	                  
 stratixiv_arch.timing.xml	  leon2_stratixiv_arch_timing.blif	               common	         115.37	                 	       251	     951	      1	        17	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1057404	      55	                  196	                  20131	                19956	                  1	                   8395	                  1220	                    44	            33	             1452	               io	                         auto	         42.91	      122066	                 21.34	       0.12	               7.55638	         -76405.9	              -6.55638	              7.55638	                                                        0.0300081	                          0.0241239	              5.17544	                           3.38861	               172026	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.65099e+07	         18257.5	                28	                                 8.37249	              8.37249	                                             -83404.5	   -7.37249	   0	         0	         10.48	                 8.09587	                               5.81804	                  
 stratixiv_arch.timing.xml	  leon3mp_stratixiv_arch_timing.blif	             common	         279.89	                 	       255	     2095	     1	        28	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1329172	      84	                  171	                  36458	                36247	                  3	                   20591	                 2379	                    62	            46	             2852	               LAB	                        auto	         95.01	      299297	                 100.31	      0.55	               12.3011	         -84265.7	              -11.3011	              4.17677	                                                        0.135016	                           0.084437	               18.9158	                           12.2873	               401570	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                13	                                 13.7168	              4.68819	                                             -96925.5	   -12.7168	   0	         0	         20.15	                 24.6486	                               17.055	                   
 stratixiv_arch.timing.xml	  MCML_stratixiv_arch_timing.blif	                common	         482.74	                 	       69	      2106	     10	       295	      16	         0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1866592	      36	                  33	                   57796	                49182	                  1	                   20383	                 2496	                    105	           78	             8190	               M9K	                        auto	         71.88	      251547	                 190.34	      0.75	               8.69345	         -104225	               -7.69345	              8.69345	                                                        0.165841	                           0.119779	               25.6148	                           18.6591	               401067	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.50986e+08	         18435.5	                42	                                 8.66865	              8.66865	                                             -152551	    -7.66865	   0	         0	         63.74	                 36.4901	                               27.8532	                  
 stratixiv_arch.timing.xml	  MMM_stratixiv_arch_timing.blif	                 common	         397.80	                 	       478	     1243	     1	        300	      4	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1691480	      202	                 276	                  35125	                30509	                  3	                   21597	                 2026	                    106	           79	             8374	               M9K	                        auto	         59.46	      277103	                 146.23	      0.52	               9.45726	         -40829.1	              -8.45726	              3.25241	                                                        0.137226	                           0.0959201	              17.3421	                           12.1869	               419041	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.54360e+08	         18433.2	                18	                                 10.0491	              3.55844	                                             -56600.6	   -9.04912	   0	         0	         49.09	                 24.5113	                               18.2952	                  
 stratixiv_arch.timing.xml	  radar20_stratixiv_arch_timing.blif	             common	         234.34	                 	       5	       335	      31	       105	      0	          2	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1367732	      3	                   2	                    14862	                10304	                  26	                  7545	                  478	                     89	            66	             5874	               DSP	                        auto	         45.74	      115019	                 67.84	       0.14	               5.78307	         -31329.2	              -4.78307	              3.76459	                                                        0.0631203	                          0.0465571	              10.3709	                           8.04445	               167939	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.08076e+08	         18399.1	                14	                                 6.02819	              4.0986	                                              -43232.1	   -5.02819	   0	         0	         7.89	                  12.2175	                               9.64805	                  
 stratixiv_arch.timing.xml	  random_stratixiv_arch_timing.blif	              common	         439.05	                 	       693	     1772	     25	       16	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1818104	      35	                  658	                  51416	                37539	                  1	                   27838	                 2506	                    108	           80	             8640	               io	                         auto	         70.30	      250327	                 169.48	      0.53	               37.3078	         -58366.3	              -36.3078	              37.3078	                                                        0.0960545	                          0.0821821	              23.2121	                           17.3482	               346755	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.59377e+08	         18446.5	                24	                                 37.7143	              37.7143	                                             -63286	     -36.7143	   0	         0	         37.47	                 30.3694	                               23.45	                    
 stratixiv_arch.timing.xml	  Reed_Solomon_stratixiv_arch_timing.blif	        common	         410.61	                 	       753	     1134	     5	        32	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1765524	      13	                  740	                  25173	                25306	                  1	                   12841	                 1924	                    117	           87	             10179	              io	                         auto	         55.59	      159099	                 129.84	      0.17	               9.29998	         -30373.8	              -8.29998	              7.70525	                                                        0.0421968	                          0.0334681	              9.31755	                           6.34626	               200772	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.87947e+08	         18464.1	                87	                                 9.96397	              9.2655	                                              -38191.2	   -8.96397	   0	         0	         20.07	                 20.3019	                               15.2616	                  
 stratixiv_arch.timing.xml	  smithwaterman_stratixiv_arch_timing.blif	       common	         364.50	                 	       117	     2162	     0	        0	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1457460	      79	                  38	                   66795	                54922	                  1	                   35874	                 2279	                    62	            46	             2852	               LAB	                        auto	         83.05	      260178	                 169.91	      0.73	               9.81497	         -172061	               -8.81497	              9.81497	                                                        0.129211	                           0.0910004	              23.3231	                           16.2803	               337321	             -1	                 -1	                        -1	                 -1	               0	                       0	                      5.24521e+07	         18391.3	                34	                                 10.3884	              10.3884	                                             -207088	    -9.38839	   0	         0	         32.02	                 36.5475	                               27.0704	                  
 stratixiv_arch.timing.xml	  stap_steering_stratixiv_arch_timing.blif	       common	         249.17	                 	       213	     1566	     26	       4	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1510592	      139	                 74	                   57121	                41054	                  1	                   24187	                 1809	                    75	            56	             4200	               DSP	                        auto	         56.90	      169912	                 90.51	       0.33	               5.49687	         -21536.2	              -4.49687	              5.49687	                                                        0.0834714	                          0.0691877	              21.4697	                           16.4842	               225851	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.74195e+07	         18433.2	                15	                                 5.98359	              5.98359	                                             -34972	     -4.98359	   0	         0	         16.74	                 26.1783	                               20.5531	                  
 stratixiv_arch.timing.xml	  sudoku_check_stratixiv_arch_timing.blif	        common	         116.53	                 	       54	      671	      0	        40	       0	          1	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1027264	      2	                   52	                   16673	                16662	                  2	                   12020	                 766	                     38	            28	             1064	               LAB	                        auto	         38.92	      175642	                 25.97	       0.11	               5.48514	         -20302.9	              -4.48514	              4.83256	                                                        0.0464209	                          0.0313067	              7.35819	                           4.95349	               236519	             -1	                 -1	                        -1	                 -1	               0	                       0	                      1.93821e+07	         18216.2	                18	                                 5.8933	               5.23364	                                             -26631.7	   -4.8933	    0	         0	         16.16	                 10.1541	                               7.29783	                  
 stratixiv_arch.timing.xml	  SURF_desc_stratixiv_arch_timing.blif	           common	         354.07	                 	       445	     2166	     19	       51	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  1594836	      131	                 314	                  57881	                45152	                  1	                   32966	                 2681	                    73	            54	             3942	               io	                         auto	         77.64	      323895	                 146.16	      0.84	               196.16	          -69945.8	              -195.16	               196.16	                                                         0.144142	                           0.106779	               22.7264	                           16.8654	               436113	             -1	                 -1	                        -1	                 -1	               0	                       0	                      7.26339e+07	         18425.6	                43	                                 188.511	              188.511	                                             -83125.5	   -187.511	   0	         0	         46.95	                 44.7822	                               34.7493	                  
 stratixiv_arch.timing.xml	  ucsb_152_tap_fir_stratixiv_arch_timing.blif	    common	         68.22	                  	       42	      750	      0	        0	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  988476	       13	                  29	                   26295	                20086	                  1	                   12417	                 792	                     39	            29	             1131	               LAB	                        auto	         14.38	      76655	                  20.44	       0.08	               5.09986	         -4678.49	              -4.09986	              2.63961	                                                        0.0194719	                          0.0129637	              4.68501	                           3.19389	               81030	              -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                14	                                 5.30878	              2.83046	                                             -5453.71	   -4.30878	   0	         0	         3.23	                  5.73961	                               4.09039	                  
 stratixiv_arch.timing.xml	  uoft_raytracer_stratixiv_arch_timing.blif	      common	         592.68	                 	       964	     982	      19	       34	       0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2316428	      542	                 422	                  37277	                26038	                  1	                   20655	                 1999	                    147	           109	            16023	              io	                         auto	         55.26	      262020	                 186.26	      1.28	               8.17398	         -37438	                -7.17398	              7.72483	                                                        0.129942	                           0.0997713	              12.7269	                           9.49931	               357792	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.96650e+08	         18514.0	                58	                                 8.82364	              8.53227	                                             -45269.7	   -7.82364	   0	         0	         41.78	                 23.5776	                               18.7774	                  
 stratixiv_arch.timing.xml	  wb_conmax_stratixiv_arch_timing.blif	           common	         618.39	                 	       1107	    724	      0	        0	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  2592520	      403	                 704	                  15490	                16194	                  1	                   8415	                  1831	                    167	           124	            20708	              io	                         auto	         39.97	      192116	                 203.78	      0.20	               12.1874	         -21773.9	              -11.1874	              4.86943	                                                        0.0531417	                          0.0366938	              6.54817	                           4.50888	               234539	             -1	                 -1	                        -1	                 -1	               0	                       0	                      3.84012e+08	         18544.1	                16	                                 12.6422	              5.02385	                                             -26417.7	   -11.6422	   0	         0	         8.43	                  8.63858	                               6.29424	                  
 stratixiv_arch.timing.xml	  picosoc_stratixiv_arch_timing.blif	             common	         112.03	                 	       35	      730	      0	        6	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  989248	       18	                  17	                   16969	                16357	                  1	                   6291	                  771	                     39	            29	             1131	               LAB	                        auto	         52.19	      83985	                  19.96	       0.10	               6.8596	          -44502.8	              -5.8596	               6.8596	                                                         0.0277896	                          0.0171327	              5.07445	                           3.42071	               115029	             -1	                 -1	                        -1	                 -1	               0	                       0	                      2.05958e+07	         18210.3	                28	                                 7.31581	              7.31581	                                             -50018.3	   -6.31581	   0	         0	         7.90	                  7.24582	                               5.22277	                  
 stratixiv_arch.timing.xml	  murax_stratixiv_arch_timing.blif	               common	         18.19	                  	       35	      76	       0	        8	        0	          0	        success	     v8.0.0-2985-gac43b6bd1-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-03T08:54:06	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  803808	       18	                  17	                   2291	                 2142	                   1	                   1504	                  119	                     16	            12	             192	                LAB M9K	                    auto	         4.13	       10141	                  1.18	        0.01	               4.965	           -3392.1	               -3.965	                3.86572	                                                        0.0036103	                          0.00243941	             0.516801	                          0.371652	              13902	              -1	                 -1	                        -1	                 -1	               0	                       0	                      3.35078e+06	         17452.0	                44	                                 5.26229	              4.07845	                                             -3707.82	   -4.26229	   0	         0	         1.07	                  0.926607	                              0.733012	                 
