INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:11:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.415ns period=6.830ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.415ns period=6.830ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.830ns  (clk rise@6.830ns - clk rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.289ns (33.741%)  route 4.495ns (66.259%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.313 - 6.830 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2076, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y136        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/Q
                         net (fo=37, routed)          0.460     1.184    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]
    SLICE_X36Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.227 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.227    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.484 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.484    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.533 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.533    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.582 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.582    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.631 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.631    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.776 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.268     2.044    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X37Y134        LUT3 (Prop_lut3_I0_O)        0.120     2.164 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8/O
                         net (fo=34, routed)          0.649     2.813    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8_n_0
    SLICE_X23Y132        LUT6 (Prop_lut6_I2_O)        0.043     2.856 f  lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_5/O
                         net (fo=2, routed)           0.421     3.277    lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_5_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.320 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=13, routed)          0.548     3.869    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]_0
    SLICE_X23Y136        LUT6 (Prop_lut6_I1_O)        0.043     3.912 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.446     4.357    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.043     4.400 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.332     4.733    addf0/operator/DI[1]
    SLICE_X23Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.975 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.975    addf0/operator/ltOp_carry_n_0
    SLICE_X23Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.024 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.024    addf0/operator/ltOp_carry__0_n_0
    SLICE_X23Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.073 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.073    addf0/operator/ltOp_carry__1_n_0
    SLICE_X23Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.122 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.122    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.249 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.541     5.790    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X37Y141        LUT2 (Prop_lut2_I0_O)        0.136     5.926 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.926    addf0/operator/p_1_in[0]
    SLICE_X37Y141        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.153 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.153    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.257 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.337     6.595    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X38Y142        LUT4 (Prop_lut4_I2_O)        0.120     6.715 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.118     6.833    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X38Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.876 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.184     7.059    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X41Y141        LUT3 (Prop_lut3_I1_O)        0.043     7.102 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.190     7.292    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y141        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.830     6.830 r  
                                                      0.000     6.830 r  clk (IN)
                         net (fo=2076, unset)         0.483     7.313    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y141        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.313    
                         clock uncertainty           -0.035     7.277    
    SLICE_X39Y141        FDRE (Setup_fdre_C_R)       -0.295     6.982    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                 -0.310    




