
*** Running vivado
    with args -log test_guess_number.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_guess_number.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_guess_number.tcl -notrace
Command: synth_design -top test_guess_number -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 349.906 ; gain = 100.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_guess_number' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/test_guess_number.vhd:17]
INFO: [Synth 8-638] synthesizing module 'guess_number' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:17]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:32]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:46]
INFO: [Synth 8-226] default block is never used [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:202]
INFO: [Synth 8-226] default block is never used [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'guess_number' (1#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'test_guess_number' (2#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/test_guess_number.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 402.105 ; gain = 152.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 402.105 ; gain = 152.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/constrs_1/imports/AdivinaNumero/test_guess_number.xdc]
Finished Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/constrs_1/imports/AdivinaNumero/test_guess_number.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/constrs_1/imports/AdivinaNumero/test_guess_number.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_guess_number_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_guess_number_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 749.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element numTry0_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element numTry1_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element numTry2_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element numTry3_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element numTry4_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element numTry5_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element numTry6_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element numTry7_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_guess_number 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module guess_number 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U_GUESS_NUMBER/cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_GUESS_NUMBER/PROut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry0_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry1_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry2_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry3_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry4_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry5_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry6_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element U_GUESS_NUMBER/numTry7_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.srcs/sources_1/imports/AdivinaNumero/guess_number.vhd:102]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 749.574 ; gain = 499.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:26 . Memory (MB): peak = 763.863 ; gain = 514.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    11|
|5     |LUT3   |    17|
|6     |LUT4   |    48|
|7     |LUT5   |    36|
|8     |LUT6   |    11|
|9     |MUXF7  |     4|
|10    |FDCE   |   103|
|11    |FDPE   |     8|
|12    |IBUF   |    20|
|13    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   291|
|2     |  U_GUESS_NUMBER |guess_number |   241|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 767.008 ; gain = 517.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 767.008 ; gain = 169.680
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:30 . Memory (MB): peak = 767.008 ; gain = 517.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 767.008 ; gain = 529.938
INFO: [Common 17-1381] The checkpoint 'V:/Programacion/RepositoriosGit/NexysA7FreeProjects/AdivinaNumero/ProyectoVivado/AdivinaNumero/AdivinaNumero.runs/synth_1/test_guess_number.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_guess_number_utilization_synth.rpt -pb test_guess_number_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 767.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 26 22:21:54 2024...
