{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"Home","text":"<p>nav:   - Section:     - section/index.md      - Page 1: section/page-1.md     ...     - Page n: section/page-n.md</p>","boost":2},{"location":"#welcome-to-mkdocs","title":"Welcome to MkDocs","text":"<p>For full documentation visit mkdocs.org.</p>","boost":2},{"location":"#commands","title":"Commands","text":"<ul> <li><code>mkdocs new [dir-name]</code> - Create a new project.</li> <li><code>mkdocs serve</code> - Start the live-reloading docs server.</li> <li><code>mkdocs build</code> - Build the documentation site.</li> <li><code>mkdocs -h</code> - Print help message and exit.</li> </ul>","boost":2},{"location":"#project-layout","title":"Project layout","text":"<pre><code>mkdocs.yml    # The configuration file.\ndocs/\n    index.md  # The documentation homepage.\n    ...       # Other markdown pages, images and other files.\n</code></pre> <pre><code>assign a = 1;\n</code></pre>","boost":2},{"location":"blog/","title":"Blog","text":""},{"location":"design/alu/","title":"TCORE Architecture","text":""},{"location":"design/alu/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"design/alu/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"design/alu/#block-diagram","title":"Block Diagram","text":""},{"location":"design/memory-management/","title":"TCORE Architecture","text":""},{"location":"design/memory-management/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"design/memory-management/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"design/memory-management/#block-diagram","title":"Block Diagram","text":""},{"location":"design/pipeline/","title":"TCORE Architecture","text":""},{"location":"design/pipeline/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"design/pipeline/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"design/pipeline/#block-diagram","title":"Block Diagram","text":""},{"location":"design/processor-core/","title":"TCORE Architecture","text":""},{"location":"design/processor-core/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"design/processor-core/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"design/processor-core/#block-diagram","title":"Block Diagram","text":""},{"location":"development/environment-setup/","title":"TCORE Architecture","text":""},{"location":"development/environment-setup/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"development/environment-setup/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"development/environment-setup/#block-diagram","title":"Block Diagram","text":""},{"location":"development/getting-started/","title":"TCORE Architecture","text":""},{"location":"development/getting-started/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"development/getting-started/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"development/getting-started/#block-diagram","title":"Block Diagram","text":""},{"location":"development/simulation-testing/","title":"TCORE Architecture","text":""},{"location":"development/simulation-testing/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"development/simulation-testing/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"development/simulation-testing/#block-diagram","title":"Block Diagram","text":""},{"location":"overview/architecture/","title":"TCORE Architecture","text":""},{"location":"overview/architecture/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"overview/architecture/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"overview/architecture/#block-diagram","title":"Block Diagram","text":""},{"location":"overview/features/","title":"TCORE Architecture","text":""},{"location":"overview/features/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"overview/features/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"overview/features/#block-diagram","title":"Block Diagram","text":""},{"location":"overview/introduction/","title":"TCORE Architecture","text":""},{"location":"overview/introduction/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"overview/introduction/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"overview/introduction/#block-diagram","title":"Block Diagram","text":""},{"location":"reference/debugging/","title":"TCORE Architecture","text":""},{"location":"reference/debugging/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"reference/debugging/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"reference/debugging/#block-diagram","title":"Block Diagram","text":""},{"location":"reference/faq/","title":"TCORE Architecture","text":""},{"location":"reference/faq/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"reference/faq/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"reference/faq/#block-diagram","title":"Block Diagram","text":""},{"location":"reference/instruction-set/","title":"TCORE Architecture","text":""},{"location":"reference/instruction-set/#overview","title":"Overview","text":"<p>TCORE is designed with a modular architecture that enables high performance and scalability. The main components include the processor core, memory management unit, and pipeline structure.</p>"},{"location":"reference/instruction-set/#key-components","title":"Key Components","text":"<ul> <li>Processor Core: The core design features a RISC-V compatible architecture with optimizations for power efficiency and performance.</li> <li>Pipeline: TCORE uses a 5-stage pipeline that allows for parallel instruction execution.</li> <li>Memory Management Unit: Handles memory access and virtual memory support.</li> </ul>"},{"location":"reference/instruction-set/#block-diagram","title":"Block Diagram","text":""}]}