$date
	Mon Oct 15 21:32:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$var wire 1 ! rising $end
$var wire 1 " falling $end
$var wire 1 # conditioned $end
$var reg 1 $ clk $end
$var reg 1 % noisysignal $end
$scope module inputconditionerDUT $end
$var wire 1 $ clk $end
$var wire 1 % noisysignal $end
$var reg 1 # conditioned $end
$var reg 3 & counter [2:0] $end
$var reg 1 " negativeedge $end
$var reg 1 ! positiveedge $end
$var reg 1 ' synchronizer0 $end
$var reg 1 ( synchronizer1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
0%
0$
x#
x"
x!
$end
#5
1%
#10
1'
b1 &
0"
0!
1$
#20
0$
#25
0%
#30
1(
0'
b10 &
1$
#40
0$
#45
1%
#50
0(
1'
b11 &
1$
#60
0$
#65
0%
#70
1(
0'
0#
b0 &
1$
#80
0$
#90
0(
b1 &
1$
#100
0$
#110
b0 &
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1$
#360
0$
#365
1%
#370
0%
1$
#375
1%
#380
0%
0$
#385
1%
#390
1'
1$
#400
0$
#410
1(
1$
#420
0$
#430
b1 &
1$
#440
0$
#450
b10 &
1$
#460
0$
#470
b11 &
1$
#480
0$
#490
1#
1!
b0 &
1$
#500
0$
#510
0!
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
#590
1$
#600
0$
#610
1$
#620
0$
#630
1$
#640
0$
