$date
	Sun Oct 23 09:09:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#527414
b101 &
b101 %
1$
b101 !
1"
#527415
0"
#527418
b10000 &
b10000 %
#527422
b1000 &
b1000 %
#527426
b100 &
b100 %
#527430
b10 &
b10 %
#527434
b1 &
b1 %
1#
#527438
b0 &
0#
b0 %
0$
#1563764
b1101 !
1"
#1563766
b1101 &
b1101 %
1$
#1563767
0"
#1563770
b101000 &
b101000 %
#1563774
b10100 &
b10100 %
#1563778
b1010 &
b1010 %
#1563782
b101 &
b101 %
#1563786
b10000 &
b10000 %
#1563790
b1000 &
b1000 %
#1563794
b100 &
b100 %
#1563798
b10 &
b10 %
#1563802
b1 &
b1 %
1#
#1563806
b0 &
0#
b0 %
0$
#2520946
b10101 &
b10101 %
1$
b10101 !
1"
#2520947
0"
#2520950
b1000000 &
b1000000 %
#2520954
b100000 &
b100000 %
#2520958
b10000 &
b10000 %
#2520962
b1000 &
b1000 %
#2520966
b100 &
b100 %
#2520970
b10 &
b10 %
#2520974
b1 &
1#
b1 %
#2520978
b0 &
b0 %
0#
0$
#4500012
