
*** Running vivado
    with args -log design_1_my_pwm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_pwm_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_my_pwm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/VHDL/ip_repo/my_pwm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Downloads'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_my_pwm_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10801 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1393.703 ; gain = 62.836 ; free physical = 2567 ; free virtual = 6804
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_pwm_0_0' [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ip/design_1_my_pwm_0_0/synth/design_1_my_pwm_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter pwm_max bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'my_pwm_v1_0' declared at '/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0.vhd:5' bound to instance 'U0' of component 'my_pwm_v1_0' [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ip/design_1_my_pwm_0_0/synth/design_1_my_pwm_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'my_pwm_v1_0' [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0.vhd:53]
	Parameter pwm_max bound to: 1024 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter pwm_max bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'my_pwm_v1_0_S00_AXI' declared at '/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:5' bound to instance 'my_pwm_v1_0_S00_AXI_inst' of component 'my_pwm_v1_0_S00_AXI' [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'my_pwm_v1_0_S00_AXI' [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:89]
	Parameter pwm_max bound to: 1024 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:229]
INFO: [Synth 8-226] default block is never used [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'my_pwm_v1_0_S00_AXI' (1#1) [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'my_pwm_v1_0' (2#1) [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ipshared/29bc/hdl/my_pwm_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_pwm_0_0' (3#1) [/home/daniel/Documents/VHDL/axipwm/axipwm.srcs/sources_1/bd/design_1/ip/design_1_my_pwm_0_0/synth/design_1_my_pwm_0_0.vhd:86]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.453 ; gain = 108.586 ; free physical = 2545 ; free virtual = 6784
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.453 ; gain = 108.586 ; free physical = 2596 ; free virtual = 6837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.453 ; gain = 108.586 ; free physical = 2596 ; free virtual = 6837
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.508 ; gain = 0.000 ; free physical = 1776 ; free virtual = 6058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.508 ; gain = 0.000 ; free physical = 1776 ; free virtual = 6058
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1800.508 ; gain = 2.000 ; free physical = 1768 ; free virtual = 6050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1940 ; free virtual = 6225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1930 ; free virtual = 6214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1930 ; free virtual = 6215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1898 ; free virtual = 6183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_pwm_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_pwm_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/my_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1885 ; free virtual = 6183
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1518 ; free virtual = 5818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1518 ; free virtual = 5817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1514 ; free virtual = 5814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1523 ; free virtual = 5823
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1523 ; free virtual = 5823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1522 ; free virtual = 5822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1522 ; free virtual = 5822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1521 ; free virtual = 5821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1521 ; free virtual = 5821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     2|
|3     |LUT2   |    47|
|4     |LUT3   |     3|
|5     |LUT4   |    64|
|6     |LUT5   |     3|
|7     |LUT6   |    38|
|8     |FDRE   |   177|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   353|
|2     |  U0                         |my_pwm_v1_0         |   353|
|3     |    my_pwm_v1_0_S00_AXI_inst |my_pwm_v1_0_S00_AXI |   353|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1521 ; free virtual = 5821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1800.508 ; gain = 108.586 ; free physical = 1557 ; free virtual = 5857
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1800.508 ; gain = 469.641 ; free physical = 1557 ; free virtual = 5857
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.516 ; gain = 0.000 ; free physical = 1295 ; free virtual = 5595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1808.516 ; gain = 477.812 ; free physical = 1360 ; free virtual = 5661
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.516 ; gain = 0.000 ; free physical = 1360 ; free virtual = 5661
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/axipwm/axipwm.runs/design_1_my_pwm_0_0_synth_1/design_1_my_pwm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_pwm_0_0, cache-ID = 7dcc00293c822f6c
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1832.527 ; gain = 0.000 ; free physical = 1355 ; free virtual = 5656
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/axipwm/axipwm.runs/design_1_my_pwm_0_0_synth_1/design_1_my_pwm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_pwm_0_0_utilization_synth.rpt -pb design_1_my_pwm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 11:56:33 2019...
