{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695652621014 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695652621024 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1695652621024 ""}
{ "Info" "" "" "2023.09.25.09:37:30 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.09.25.09:37:30 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1695652650982 ""}
{ "Info" "" "" "2023.09.25.09:37:30 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.09.25.09:37:30 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1695652650992 ""}
{ "Info" "Computer_System_generation.rpt" "" "2023.09.25.09:37:58 Info: Saving generation log to C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System" {  } {  } 0 0 "2023.09.25.09:37:58 Info: Saving generation log to C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System" 0 0 "Shell" 0 -1 1695652678928 ""}
{ "Info" "" "" "2023.09.25.09:37:58 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.09.25.09:37:58 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1695652678928 ""}
{ "Info" "" "" "2023.09.25.09:37:58 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.09.25.09:37:58 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1695652678930 ""}
{ "Info" "Computer_System.qsys" "" "2023.09.25.09:37:58 Info: Loading quartus" {  } {  } 0 0 "2023.09.25.09:37:58 Info: Loading quartus" 0 0 "Shell" 0 -1 1695652678960 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Reading input file" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Reading input file" 0 0 "Shell" 0 -1 1695652679506 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1695652679515 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Parameterizing module Audio" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Parameterizing module Audio" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Parameterizing module Audio_ADCL_Dat" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Parameterizing module Audio_ADCL_Dat" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652679518 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Parameterizing module Audio_DACL_Dat" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Parameterizing module Audio_DACL_Dat" 0 0 "Shell" 0 -1 1695652679525 ""}
{ "Info" "" "" "2023.09.25.09:37:59 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:37:59 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652679525 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Audio_ctrl" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Audio_ctrl" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Audio_space" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Audio_space" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680768 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module IrDA" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652680770 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652680778 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Nios2" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module SysID" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:00 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:38:00 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652680780 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1695652682009 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" 0 0 "Shell" 0 -1 1695652682009 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Parameterizing module audio_pll_0" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Parameterizing module audio_pll_0" 0 0 "Shell" 0 -1 1695652682009 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Building connections" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Building connections" 0 0 "Shell" 0 -1 1695652682009 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Parameterizing connections" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1695652682009 ""}
{ "Info" "" "" "2023.09.25.09:38:02 Info: Validating" {  } {  } 0 0 "2023.09.25.09:38:02 Info: Validating" 0 0 "Shell" 0 -1 1695652682017 ""}
{ "Info" "" "" "2023.09.25.09:38:12 Info: Done reading input file" {  } {  } 0 0 "2023.09.25.09:38:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1695652692582 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695652697559 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1695652697559 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1695652697559 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695652697559 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695652697559 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652697567 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652697567 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2023.09.25.09:38:17 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Warning" "" "" "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:38:17 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652697569 ""}
{ "Info" "" "" "2023.09.25.09:38:19 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2023.09.25.09:38:19 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1695652699003 ""}
{ "Info" "" "" "2023.09.25.09:38:31 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.25.09:38:31 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695652711646 ""}
{ "Warning" "" "" "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1695652712385 ""}
{ "Warning" "" "" "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1695652712385 ""}
{ "Warning" "" "" "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695652712385 ""}
{ "Warning" "" "" "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.25.09:38:32 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695652712385 ""}
{ "Info" "" "" "2023.09.25.09:38:40 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.09.25.09:38:40 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1695652720955 ""}
{ "Info" "" "" "2023.09.25.09:38:41 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.25.09:38:41 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695652721470 ""}
{ "Info" "" "" "2023.09.25.09:38:41 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.09.25.09:38:41 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1695652721804 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.25.09:38:41 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.09.25.09:38:41 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1695652721812 ""}
{ "Warning" "" "" "2023.09.25.09:38:41 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.25.09:38:41 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695652721814 ""}
{ "Warning" "" "" "2023.09.25.09:38:41 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.25.09:38:41 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695652721814 ""}
{ "Info" "" "" "2023.09.25.09:38:45 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.09.25.09:38:45 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1695652725361 ""}
{ "Info" "" "" "2023.09.25.09:38:45 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2023.09.25.09:38:45 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1695652725369 ""}
{ "Info" "" "" "2023.09.25.09:38:45 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2023.09.25.09:38:45 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1695652725411 ""}
{ "Info" "" "" "2023.09.25.09:38:45 Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'" {  } {  } 0 0 "2023.09.25.09:38:45 Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'" 0 0 "Shell" 0 -1 1695652725421 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:45 Info: Audio_ADCL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen//Computer_System_Audio_ADCL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen" {  } {  } 0 0 "2023.09.25.09:38:45 Info: Audio_ADCL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen//Computer_System_Audio_ADCL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen" 0 0 "Shell" 0 -1 1695652725421 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'" 0 0 "Shell" 0 -1 1695652726267 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_ADCL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ADCL_Dat\"" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ADCL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ADCL_Dat\"" 0 0 "Shell" 0 -1 1695652726277 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'" 0 0 "Shell" 0 -1 1695652726279 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:46 Info: Audio_DACL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen//Computer_System_Audio_DACL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_DACL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen//Computer_System_Audio_DACL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen" 0 0 "Shell" 0 -1 1695652726279 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'" 0 0 "Shell" 0 -1 1695652726469 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_DACL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_DACL_Dat\"" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_DACL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_DACL_Dat\"" 0 0 "Shell" 0 -1 1695652726479 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'" 0 0 "Shell" 0 -1 1695652726479 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:46 Info: Audio_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen//Computer_System_Audio_ctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen//Computer_System_Audio_ctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen" 0 0 "Shell" 0 -1 1695652726479 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'" 0 0 "Shell" 0 -1 1695652726708 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_ctrl: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ctrl\"" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_ctrl: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ctrl\"" 0 0 "Shell" 0 -1 1695652726708 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'" 0 0 "Shell" 0 -1 1695652726720 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:46 Info: Audio_space:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen//Computer_System_Audio_space_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_space:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen//Computer_System_Audio_space_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen" 0 0 "Shell" 0 -1 1695652726720 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'" 0 0 "Shell" 0 -1 1695652726898 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: Audio_space: \"Computer_System\" instantiated altera_avalon_pio \"Audio_space\"" {  } {  } 0 0 "2023.09.25.09:38:46 Info: Audio_space: \"Computer_System\" instantiated altera_avalon_pio \"Audio_space\"" 0 0 "Shell" 0 -1 1695652726913 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2023.09.25.09:38:46 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1695652726920 ""}
{ "Info" "" "" "2023.09.25.09:38:46 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.09.25.09:38:46 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1695652726920 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:46 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen" {  } {  } 0 0 "2023.09.25.09:38:46 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen" 0 0 "Shell" 0 -1 1695652726920 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.09.25.09:38:47 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1695652727114 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2023.09.25.09:38:47 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1695652727122 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2023.09.25.09:38:47 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1695652727131 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:47 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen" {  } {  } 0 0 "2023.09.25.09:38:47 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen" 0 0 "Shell" 0 -1 1695652727131 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2023.09.25.09:38:47 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1695652727315 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2023.09.25.09:38:47 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1695652727323 ""}
{ "Info" "" "" "2023.09.25.09:38:47 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2023.09.25.09:38:47 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1695652727325 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:47 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen" {  } {  } 0 0 "2023.09.25.09:38:47 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1695652727325 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1695652728353 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1695652728381 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1695652728394 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1695652728394 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:48 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen" 0 0 "Shell" 0 -1 1695652728394 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1695652728616 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2023.09.25.09:38:48 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1695652728627 ""}
{ "Info" "" "" "2023.09.25.09:38:48 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.09.25.09:38:48 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1695652728627 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:48 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen" {  } {  } 0 0 "2023.09.25.09:38:48 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen" 0 0 "Shell" 0 -1 1695652728627 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.09.25.09:38:49 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1695652729061 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2023.09.25.09:38:49 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1695652729077 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.09.25.09:38:49 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1695652729092 ""}
{ "Info" "  ]" "" "2023.09.25.09:38:49 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen" {  } {  } 0 0 "2023.09.25.09:38:49 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen" 0 0 "Shell" 0 -1 1695652729092 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.09.25.09:38:49 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1695652729277 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2023.09.25.09:38:49 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1695652729277 ""}
{ "Info" "" "" "2023.09.25.09:38:49 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2023.09.25.09:38:49 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1695652729293 ""}
{ "Info" "" "" "2023.09.25.09:38:50 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.09.25.09:38:50 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1695652730705 ""}
{ "Info" "" "" "2023.09.25.09:38:53 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2023.09.25.09:38:53 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1695652733272 ""}
{ "Info" "" "" "2023.09.25.09:38:56 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.09.25.09:38:56 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1695652736276 ""}
{ "Info" "" "" "2023.09.25.09:39:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652740482 ""}
{ "Info" "" "" "2023.09.25.09:39:01 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:01 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652741038 ""}
{ "Info" "" "" "2023.09.25.09:39:01 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:01 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652741618 ""}
{ "Info" "" "" "2023.09.25.09:39:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652742216 ""}
{ "Info" "" "" "2023.09.25.09:39:05 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.09.25.09:39:05 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1695652745166 ""}
{ "Info" "" "" "2023.09.25.09:39:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652753316 ""}
{ "Info" "" "" "2023.09.25.09:39:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652753884 ""}
{ "Info" "" "" "2023.09.25.09:39:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652754472 ""}
{ "Info" "" "" "2023.09.25.09:39:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652755028 ""}
{ "Info" "" "" "2023.09.25.09:39:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652755571 ""}
{ "Info" "" "" "2023.09.25.09:39:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652756129 ""}
{ "Info" "" "" "2023.09.25.09:39:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652756674 ""}
{ "Info" "" "" "2023.09.25.09:39:17 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:17 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652757260 ""}
{ "Info" "" "" "2023.09.25.09:39:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652757807 ""}
{ "Info" "" "" "2023.09.25.09:39:18 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:18 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652758361 ""}
{ "Info" "" "" "2023.09.25.09:39:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652758939 ""}
{ "Info" "" "" "2023.09.25.09:39:19 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:39:19 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652759515 ""}
{ "Info" "" "" "2023.09.25.09:39:26 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.09.25.09:39:26 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1695652766720 ""}
{ "Info" "" "" "2023.09.25.09:39:28 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.09.25.09:39:28 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1695652768317 ""}
{ "Info" "" "" "2023.09.25.09:39:28 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.09.25.09:39:28 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1695652768322 ""}
{ "Info" "" "" "2023.09.25.09:39:28 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.09.25.09:39:28 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1695652768322 ""}
{ "Info" "" "" "2023.09.25.09:39:28 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.09.25.09:39:28 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1695652768369 ""}
{ "Info" "" "" "2023.09.25.09:39:28 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.09.25.09:39:28 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1695652768548 ""}
{ "Info" "" "" "2023.09.25.09:39:29 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.09.25.09:39:29 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1695652769616 ""}
{ "Info" "" "" "2023.09.25.09:39:29 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2023.09.25.09:39:29 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1695652769636 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4778 megabytes\n    Info: Processing ended: Mon Sep 25 09:39:40 2023\n    Info: Elapsed time: 00:00:09\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4647 megabytes\n    Info: Processing ended: Mon Sep 25 09:39:41 2023\n    Info: Elapsed time: 00:00:11\n    Info: Total CPU time (on all processors): 00:00:02" "" "2023.09.25.09:39:42 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:30 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:31 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen" {  } {  } 0 0 "2023.09.25.09:39:42 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:30 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:31 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen" 0 0 "Shell" 0 -1 1695652782971 ""}
{ "Info" "" "" "2023.09.25.09:39:42 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2023.09.25.09:39:42 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1695652782971 ""}
{ "Info" "" "" "2023.09.25.09:39:42 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.09.25.09:39:42 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1695652782979 ""}
{ "Info" "" "" "2023.09.25.09:39:42 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.09.25.09:39:42 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1695652782991 ""}
{ "Info" "" "" "2023.09.25.09:39:42 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2023.09.25.09:39:42 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1695652782991 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1695652783020 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1695652783022 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1695652783052 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1695652783052 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1695652783093 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1695652783093 ""}
{ "Info" "" "" "2023.09.25.09:39:43 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2023.09.25.09:39:43 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1695652783113 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1695652784541 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1695652784541 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1695652784603 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1695652784603 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1695652784610 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1695652784626 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1695652784657 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1695652784657 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1695652784672 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1695652784710 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652784741 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1695652784757 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1695652784788 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784810 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652784810 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652784842 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652784842 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652784857 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784857 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1695652784873 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784889 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784889 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1695652784911 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1695652784911 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784911 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1695652784926 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784926 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1695652784926 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:44 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652784926 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652784942 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1695652784958 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1695652784973 ""}
{ "Info" "" "" "2023.09.25.09:39:44 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2023.09.25.09:39:44 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1695652784989 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1695652785011 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1695652785027 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1695652785111 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785111 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785111 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652785127 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1695652785127 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652785127 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785127 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1695652785142 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785142 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1695652785158 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785158 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1695652785158 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785174 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652785174 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1695652785174 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1695652785174 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1695652785174 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652785189 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785189 ""}
{ "Info" "" "" "2023.09.25.09:39:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.09.25.09:39:45 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1695652785205 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:45 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652785205 ""}
{ "Info" "" "" "2023.09.25.09:39:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.09.25.09:39:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1695652786376 ""}
{ "Info" "" "" "2023.09.25.09:39:47 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2023.09.25.09:39:47 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1695652787520 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1695652788640 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652788658 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1695652788675 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652788679 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652788687 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788688 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652788690 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652788711 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788712 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.09.25.09:39:48 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1695652788777 ""}
{ "Info" "verbosity_pkg.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788777 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788777 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788777 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788793 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788793 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788793 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.09.25.09:39:48 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1695652788793 ""}
{ "Info" "" "" "2023.09.25.09:39:48 Info: video_pll: Generating simgen model" {  } {  } 0 0 "2023.09.25.09:39:48 Info: video_pll: Generating simgen model" 0 0 "Shell" 0 -1 1695652788824 ""}
{ "Info" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "3"\n    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4778 megabytes\n    Info: Processing ended: Mon Sep 25 09:39:59 2023\n    Info: Elapsed time: 00:00:09\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4647 megabytes\n    Info: Processing ended: Mon Sep 25 09:39:59 2023\n    Info: Elapsed time: 00:00:09\n    Info: Total CPU time (on all processors): 00:00:02" "" "2023.09.25.09:40:02 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:50 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:50 2023\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen" {  } {  } 0 0 "2023.09.25.09:40:02 Info: video_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:50 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Sep 25 09:39:50 2023\nInfo: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v\n    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen" 0 0 "Shell" 0 -1 1695652802386 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: video_pll: Simgen was successful" {  } {  } 0 0 "2023.09.25.09:40:02 Info: video_pll: Simgen was successful" 0 0 "Shell" 0 -1 1695652802386 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2023.09.25.09:40:02 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1695652802394 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652802404 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652802404 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:40:02 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652802420 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: Computer_System: Done \"Computer_System\" with 85 modules, 135 files" {  } {  } 0 0 "2023.09.25.09:40:02 Info: Computer_System: Done \"Computer_System\" with 85 modules, 135 files" 0 0 "Shell" 0 -1 1695652802420 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.09.25.09:40:02 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1695652802467 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.09.25.09:40:02 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1695652802467 ""}
{ "Info" "" "" "2023.09.25.09:40:02 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.09.25.09:40:02 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1695652802467 ""}
{ "Info" "" --use-relative-paths=true" "" "2023.09.25.09:40:02 Info: sim-script-gen --spd=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:02 Info: sim-script-gen --spd=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\Computer_System.spd\" --output-directory=\"C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652802467 ""}
{ "Info" " --use-relative-paths=true" "" "2023.09.25.09:40:02 Info: Doing: ip-make-simscript --spd=C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\Computer_System.spd --output-directory=C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:02 Info: Doing: ip-make-simscript --spd=C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\Computer_System.spd --output-directory=C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652802482 ""}
{ "Info" " directory:" "" "2023.09.25.09:40:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803282 ""}
{ "Info" "msim_setup.tcl" "" "2023.09.25.09:40:03 Info:     mentor" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     mentor" 0 0 "Shell" 0 -1 1695652803300 ""}
{ "Info" " directory:" "" "2023.09.25.09:40:03 Info: Generating the following file(s) for VCS simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Generating the following file(s) for VCS simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803302 ""}
{ "Info" "vcs_setup.sh" "" "2023.09.25.09:40:03 Info:     synopsys/vcs" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1695652803312 ""}
{ "Info" " directory:" "" "2023.09.25.09:40:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803312 ""}
{ "Info" "synopsys_sim.setup" "" "2023.09.25.09:40:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1695652803322 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.09.25.09:40:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1695652803333 ""}
{ "Info" " directory:" "" "2023.09.25.09:40:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803361 ""}
{ "Info" "cds.lib" "" "2023.09.25.09:40:03 Info:     cadence" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     cadence" 0 0 "Shell" 0 -1 1695652803363 ""}
{ "Info" "hdl.var" "" "2023.09.25.09:40:03 Info:     cadence" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     cadence" 0 0 "Shell" 0 -1 1695652803758 ""}
{ "Info" "ncsim_setup.sh" "" "2023.09.25.09:40:03 Info:     cadence" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     cadence" 0 0 "Shell" 0 -1 1695652803766 ""}
{ "Info" " directory" "" "2023.09.25.09:40:03 Info:     71 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     71 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1695652803766 ""}
{ "Info" " directory:" "" "2023.09.25.09:40:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803768 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.09.25.09:40:03 Info:     aldec" {  } {  } 0 0 "2023.09.25.09:40:03 Info:     aldec" 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "." "" "2023.09.25.09:40:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" {  } {  } 0 0 "2023.09.25.09:40:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation" 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "" "" "2023.09.25.09:40:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.09.25.09:40:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "" "" "2023.09.25.09:40:03 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.09.25.09:40:03 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "" "" "2023.09.25.09:40:03 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "" "" "2023.09.25.09:40:03 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.09.25.09:40:03 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "Computer_System.qsys" "" "2023.09.25.09:40:03 Info: Loading quartus" {  } {  } 0 0 "2023.09.25.09:40:03 Info: Loading quartus" 0 0 "Shell" 0 -1 1695652803777 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Reading input file" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Reading input file" 0 0 "Shell" 0 -1 1695652804392 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1695652804392 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1695652804400 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Parameterizing module Audio" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Parameterizing module Audio" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Parameterizing module Audio_ADCL_Dat" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Parameterizing module Audio_ADCL_Dat" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Parameterizing module Audio_DACL_Dat" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Parameterizing module Audio_DACL_Dat" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:04 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:40:04 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652804402 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Audio_ctrl" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Audio_ctrl" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Audio_space" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Audio_space" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module IrDA" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Nios2" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module SysID" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:05 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:40:05 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652805661 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1695652806903 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" 0 0 "Shell" 0 -1 1695652806905 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Parameterizing module audio_pll_0" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Parameterizing module audio_pll_0" 0 0 "Shell" 0 -1 1695652806905 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Building connections" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Building connections" 0 0 "Shell" 0 -1 1695652806905 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Parameterizing connections" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1695652806905 ""}
{ "Info" "" "" "2023.09.25.09:40:06 Info: Validating" {  } {  } 0 0 "2023.09.25.09:40:06 Info: Validating" 0 0 "Shell" 0 -1 1695652806905 ""}
{ "Info" "" "" "2023.09.25.09:40:16 Info: Done reading input file" {  } {  } 0 0 "2023.09.25.09:40:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1695652816984 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2023.09.25.09:40:21 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Warning" "" "" "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:21 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652821689 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.09.25.09:40:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1695652822068 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Finished: Create block symbol file (.bsf)\n2023.09.25.09:40:22 Info:" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Finished: Create block symbol file (.bsf)\n2023.09.25.09:40:22 Info:" 0 0 "Shell" 0 -1 1695652822068 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1695652822068 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.09.25.09:40:22 Info: qsys-generate \"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\grue\\OneDrive - Kansas State University\\Documents\\Courses\\ECE 643\\DE1-SoC_Computer\\DE1-SoC_Computer_KSU\\quartus\\Computer_System\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1695652822068 ""}
{ "Info" "Computer_System.qsys" "" "2023.09.25.09:40:22 Info: Loading quartus" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Loading quartus" 0 0 "Shell" 0 -1 1695652822068 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Reading input file" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Reading input file" 0 0 "Shell" 0 -1 1695652822589 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1695652822589 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1695652822589 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1695652822597 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding Audio \[altera_up_avalon_audio 18.0\]" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Parameterizing module Audio" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Parameterizing module Audio" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding Audio_ADCL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Parameterizing module Audio_ADCL_Dat" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Parameterizing module Audio_ADCL_Dat" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding Audio_DACL_Dat \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Parameterizing module Audio_DACL_Dat" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Parameterizing module Audio_DACL_Dat" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:22 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:40:22 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652822599 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Audio_ctrl \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Audio_ctrl" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Audio_ctrl" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Audio_space \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Audio_space" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Audio_space" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Expansion_JP1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Expansion_JP1" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Expansion_JP1" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Expansion_JP2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Expansion_JP2" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Expansion_JP2" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_FF600000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_FF600000" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_FF600000" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding F2H_Mem_Window_FF800000 \[altera_address_span_extender 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_FF800000" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module F2H_Mem_Window_FF800000" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module HEX5_HEX4" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module HEX5_HEX4" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Interval_Timer \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Interval_Timer_2nd_Core \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2nd_Core" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Interval_Timer_2nd_Core_2 \[altera_avalon_timer 18.1\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2nd_Core_2" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Interval_Timer_2nd_Core_2" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding IrDA \[altera_up_avalon_irda 18.0\]" 0 0 "Shell" 0 -1 1695652823759 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module IrDA" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module IrDA" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_UART_2nd_Core \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_2nd_Core" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_UART_for_ARM_0 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_for_ARM_0" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_for_ARM_0" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_UART_for_ARM_1 \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_for_ARM_1" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_UART_for_ARM_1" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_to_FPGA_Bridge" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module JTAG_to_HPS_Bridge" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding LEDs \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Nios2 \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Nios2" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Nios2" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Nios2_2nd_Core \[altera_nios2_gen2 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Nios2_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Nios2_2nd_Core" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Nios2_Floating_Point" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Nios2_Floating_Point" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Nios2_Floating_Point_2nd_Core \[altera_nios_custom_instr_floating_point 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Nios2_Floating_Point_2nd_Core" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding PS2_Port \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module PS2_Port" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module PS2_Port" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding PS2_Port_Dual \[altera_up_avalon_ps2 18.0\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module PS2_Port_Dual" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module PS2_Port_Dual" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Pushbuttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding Slider_Switches \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module SysID" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module SysID" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:23 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.09.25.09:40:23 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1695652823775 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Adding audio_pll_0 \[altera_up_avalon_audio_pll 18.0\]" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Parameterizing module audio_pll_0" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Parameterizing module audio_pll_0" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Building connections" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Building connections" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Parameterizing connections" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:24 Info: Validating" {  } {  } 0 0 "2023.09.25.09:40:24 Info: Validating" 0 0 "Shell" 0 -1 1695652824941 ""}
{ "Info" "" "" "2023.09.25.09:40:35 Info: Done reading input file" {  } {  } 0 0 "2023.09.25.09:40:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1695652835059 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.25.09:40:39 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39\n2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695652839894 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane\n2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane\n2023.09.25.09:40:39 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Warning" "" "" "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.09.25.09:40:39 Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1695652839896 ""}
{ "Info" "" "" "2023.09.25.09:40:41 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.09.25.09:40:41 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1695652841655 ""}
{ "Info" "" "" "2023.09.25.09:40:52 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.25.09:40:52 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695652852118 ""}
{ "Warning" "" "" "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1695652852702 ""}
{ "Warning" "" "" "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1695652852702 ""}
{ "Warning" "" "" "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695652852702 ""}
{ "Warning" "" "" "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.25.09:40:52 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695652852705 ""}
{ "Info" "" "" "2023.09.25.09:41:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.09.25.09:41:00 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1695652860836 ""}
{ "Info" "" "" "2023.09.25.09:41:01 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.25.09:41:01 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695652861337 ""}
{ "Info" "" "" "2023.09.25.09:41:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.09.25.09:41:01 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1695652861683 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.25.09:41:01 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.09.25.09:41:01 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1695652861683 ""}
{ "Warning" "" "" "2023.09.25.09:41:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.25.09:41:01 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695652861683 ""}
{ "Warning" "" "" "2023.09.25.09:41:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.25.09:41:01 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695652861683 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.09.25.09:41:04 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1695652864547 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2023.09.25.09:41:04 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1695652864552 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2023.09.25.09:41:04 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1695652864587 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'" 0 0 "Shell" 0 -1 1695652864595 ""}
{ "Info" "Computer_System_Audio_ADCL_Dat_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:04 Info: Audio_ADCL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen/" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ADCL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen/" 0 0 "Shell" 0 -1 1695652864595 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'" 0 0 "Shell" 0 -1 1695652864772 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ADCL_Dat\"" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ADCL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ADCL_Dat\"" 0 0 "Shell" 0 -1 1695652864772 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'" 0 0 "Shell" 0 -1 1695652864772 ""}
{ "Info" "Computer_System_Audio_DACL_Dat_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:04 Info: Audio_DACL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen/" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_DACL_Dat:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen/" 0 0 "Shell" 0 -1 1695652864772 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'" 0 0 "Shell" 0 -1 1695652864967 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_DACL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_DACL_Dat\"" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_DACL_Dat: \"Computer_System\" instantiated altera_avalon_pio \"Audio_DACL_Dat\"" 0 0 "Shell" 0 -1 1695652864967 ""}
{ "Info" "" "" "2023.09.25.09:41:04 Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'" 0 0 "Shell" 0 -1 1695652864977 ""}
{ "Info" "Computer_System_Audio_ctrl_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:04 Info: Audio_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen/" {  } {  } 0 0 "2023.09.25.09:41:04 Info: Audio_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen/" 0 0 "Shell" 0 -1 1695652864977 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'" 0 0 "Shell" 0 -1 1695652865155 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Audio_ctrl: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ctrl\"" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_ctrl: \"Computer_System\" instantiated altera_avalon_pio \"Audio_ctrl\"" 0 0 "Shell" 0 -1 1695652865155 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'" 0 0 "Shell" 0 -1 1695652865155 ""}
{ "Info" "Computer_System_Audio_space_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:05 Info: Audio_space:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen/" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_space:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen/" 0 0 "Shell" 0 -1 1695652865155 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'" 0 0 "Shell" 0 -1 1695652865325 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Audio_space: \"Computer_System\" instantiated altera_avalon_pio \"Audio_space\"" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Audio_space: \"Computer_System\" instantiated altera_avalon_pio \"Audio_space\"" 0 0 "Shell" 0 -1 1695652865340 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" {  } {  } 0 0 "2023.09.25.09:41:05 Info: F2H_Mem_Window_00000000: \"Computer_System\" instantiated altera_address_span_extender \"F2H_Mem_Window_00000000\"" 0 0 "Shell" 0 -1 1695652865340 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1695652865340 ""}
{ "Info" "Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:05 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen/" {  } {  } 0 0 "2023.09.25.09:41:05 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen/" 0 0 "Shell" 0 -1 1695652865340 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1695652865541 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2023.09.25.09:41:05 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1695652865541 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1695652865541 ""}
{ "Info" "Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:05 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen/" {  } {  } 0 0 "2023.09.25.09:41:05 Info: LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen/" 0 0 "Shell" 0 -1 1695652865541 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'" 0 0 "Shell" 0 -1 1695652865726 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 0 "2023.09.25.09:41:05 Info: LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" 0 0 "Shell" 0 -1 1695652865726 ""}
{ "Info" "" "" "2023.09.25.09:41:05 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1695652865741 ""}
{ "Info" "Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:05 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen/" {  } {  } 0 0 "2023.09.25.09:41:05 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1695652865741 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1695652866709 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1695652866725 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1695652866736 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1695652866736 ""}
{ "Info" "Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:06 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen/" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen/" 0 0 "Shell" 0 -1 1695652866736 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" 0 0 "Shell" 0 -1 1695652866956 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 0 "2023.09.25.09:41:06 Info: Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" 0 0 "Shell" 0 -1 1695652866963 ""}
{ "Info" "" "" "2023.09.25.09:41:06 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.09.25.09:41:06 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1695652866963 ""}
{ "Info" "Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:06 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen/" {  } {  } 0 0 "2023.09.25.09:41:06 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen/" 0 0 "Shell" 0 -1 1695652866963 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.09.25.09:41:07 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1695652867319 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2023.09.25.09:41:07 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1695652867350 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.09.25.09:41:07 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1695652867350 ""}
{ "Info" "Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2023.09.25.09:41:07 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen/" {  } {  } 0 0 "2023.09.25.09:41:07 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1695652867364 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.09.25.09:41:07 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1695652867542 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2023.09.25.09:41:07 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1695652867542 ""}
{ "Info" "" "" "2023.09.25.09:41:07 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 0 "2023.09.25.09:41:07 Info: SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" 0 0 "Shell" 0 -1 1695652867542 ""}
{ "Info" "" "" "2023.09.25.09:41:08 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.09.25.09:41:08 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1695652868904 ""}
{ "Info" "" "" "2023.09.25.09:41:11 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2023.09.25.09:41:11 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1695652871393 ""}
{ "Info" "" "" "2023.09.25.09:41:14 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.09.25.09:41:14 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1695652874203 ""}
{ "Info" "" "" "2023.09.25.09:41:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652878112 ""}
{ "Info" "" "" "2023.09.25.09:41:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652878650 ""}
{ "Info" "" "" "2023.09.25.09:41:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652879180 ""}
{ "Info" "" "" "2023.09.25.09:41:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652879748 ""}
{ "Info" "" "" "2023.09.25.09:41:22 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.09.25.09:41:22 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1695652882484 ""}
{ "Info" "" "" "2023.09.25.09:41:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:30 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652890725 ""}
{ "Info" "" "" "2023.09.25.09:41:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652891289 ""}
{ "Info" "" "" "2023.09.25.09:41:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652891857 ""}
{ "Info" "" "" "2023.09.25.09:41:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652892406 ""}
{ "Info" "" "" "2023.09.25.09:41:32 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:32 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652892951 ""}
{ "Info" "" "" "2023.09.25.09:41:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652893497 ""}
{ "Info" "" "" "2023.09.25.09:41:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652894053 ""}
{ "Info" "" "" "2023.09.25.09:41:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:34 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652894609 ""}
{ "Info" "" "" "2023.09.25.09:41:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:35 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652895185 ""}
{ "Info" "" "" "2023.09.25.09:41:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:35 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652895739 ""}
{ "Info" "" "" "2023.09.25.09:41:36 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:36 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652896297 ""}
{ "Info" "" "" "2023.09.25.09:41:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.09.25.09:41:36 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1695652896853 ""}
{ "Info" "" "" "2023.09.25.09:41:44 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2023.09.25.09:41:44 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1695652904732 ""}
{ "Info" "" "" "2023.09.25.09:41:46 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2023.09.25.09:41:46 Info: mm_interconnect_3: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1695652906444 ""}
{ "Info" "" "" "2023.09.25.09:41:46 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.09.25.09:41:46 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1695652906444 ""}
{ "Info" "" "" "2023.09.25.09:41:46 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.09.25.09:41:46 Info: irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1695652906444 ""}
{ "Info" "" "" "2023.09.25.09:41:46 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.09.25.09:41:46 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1695652906444 ""}
{ "Info" "" "" "2023.09.25.09:41:46 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.09.25.09:41:46 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1695652906513 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1695652907695 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1695652907726 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1695652907726 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1695652907726 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1695652907739 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1695652907739 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1695652907770 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1695652907770 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1695652907795 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1695652907795 ""}
{ "Info" "" "" "2023.09.25.09:41:47 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2023.09.25.09:41:47 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1695652907811 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1695652909264 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1695652909264 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1695652909292 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1695652909292 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1695652909314 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1695652909314 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1695652909334 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"F2H_Mem_Window_00000000_expanded_master_translator\"" 0 0 "Shell" 0 -1 1695652909334 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"F2H_Mem_Window_00000000_expanded_master_agent\"" 0 0 "Shell" 0 -1 1695652909334 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1695652909342 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652909353 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1695652909368 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: F2H_Mem_Window_00000000_expanded_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"F2H_Mem_Window_00000000_expanded_master_limiter\"" 0 0 "Shell" 0 -1 1695652909368 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909384 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652909384 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652909399 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652909399 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652909399 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909415 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1695652909415 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909431 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909431 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"VGA_Subsystem_char_buffer_slave_translator\"" 0 0 "Shell" 0 -1 1695652909431 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1695652909431 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909431 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"VGA_Subsystem_char_buffer_slave_agent\"" 0 0 "Shell" 0 -1 1695652909446 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909446 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: \"mm_interconnect_1\" instantiated altera_avalon_sc_fifo \"VGA_Subsystem_char_buffer_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1695652909446 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909446 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652909453 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1695652909484 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1695652909484 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1695652909515 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1695652909515 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: router_006: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1695652909531 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: VGA_Subsystem_char_buffer_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"VGA_Subsystem_char_buffer_slave_burst_adapter\"" 0 0 "Shell" 0 -1 1695652909531 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909531 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909531 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652909546 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1695652909553 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652909555 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909555 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1695652909565 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909565 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1695652909575 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909575 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1695652909585 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909585 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652909585 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1695652909593 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1695652909593 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1695652909593 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652909606 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909606 ""}
{ "Info" "" "" "2023.09.25.09:41:49 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.09.25.09:41:49 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1695652909616 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:49 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652909616 ""}
{ "Info" "" "" "2023.09.25.09:41:50 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.09.25.09:41:50 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1695652910756 ""}
{ "Info" "" "" "2023.09.25.09:41:51 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2023.09.25.09:41:51 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1695652911891 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1695652913020 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1695652913041 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1695652913049 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1695652913049 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1695652913061 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:53 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:53 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652913061 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1695652913069 ""}
{ "Info" "" "" "2023.09.25.09:41:53 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.09.25.09:41:53 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1695652913071 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.09.25.09:41:53 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.09.25.09:41:53 Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1695652913079 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.09.25.09:42:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1695652936196 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2023.09.25.09:42:16 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1695652936247 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652936247 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652936247 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.09.25.09:42:16 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1695652936247 ""}
{ "Info" "" "" "2023.09.25.09:42:16 Info: Computer_System: Done \"Computer_System\" with 85 modules, 167 files" {  } {  } 0 0 "2023.09.25.09:42:16 Info: Computer_System: Done \"Computer_System\" with 85 modules, 167 files" 0 0 "Shell" 0 -1 1695652936247 ""}
{ "Info" "" "" "2023.09.25.09:42:17 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.09.25.09:42:17 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1695652937160 ""}
{ "Info" "" "" "2023.09.25.09:42:17 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.09.25.09:42:17 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1695652937160 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "audio_fifo.v audio_fifo.BAK.v " "Backing up file \"audio_fifo.v\" to \"audio_fifo.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695652937292 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO audio_fifo.v " "Started upgrading IP component FIFO with file \"audio_fifo.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1695652937307 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1695652946857 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO audio_fifo.v " "Completed upgrading IP component FIFO with file \"audio_fifo.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1695652946857 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1695652954918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 38 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695652954918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:42:34 2023 " "Processing ended: Mon Sep 25 09:42:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695652954918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:47 " "Elapsed time: 00:05:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695652954918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:06 " "Total CPU time (on all processors): 00:05:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695652954918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1695652954918 ""}
