<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="268" />
   <frequency preferredWidth="249" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="0" y="0" />
 <library
   expandedCategories="Library/Bridges/Memory-Mapped,Library,Library/Interface Protocols/Serial,Library/Bridges,Project,Library/Verification,Library/Interface Protocols,Library/Verification/Debug &amp; Performance" />
 <generation
   testbench_system="NONE"
   testbench_simulation="VERILOG"
   simulation="NONE" />
</preferences>
