INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/seven_tube_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_tube_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_recv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_loopback_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadocode/uart_loopback_top/uart_loopback_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
