
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004351                       # Number of seconds simulated
sim_ticks                                  4351306000                       # Number of ticks simulated
final_tick                                 4351306000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70902                       # Simulator instruction rate (inst/s)
host_op_rate                                   158864                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50771444                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670600                       # Number of bytes of host memory used
host_seconds                                    85.70                       # Real time elapsed on the host
sim_insts                                     6076608                       # Number of instructions simulated
sim_ops                                      13615284                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5358                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          11766582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67040102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78806685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     11766582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11766582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         11766582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67040102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78806685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001111750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 342912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  342912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4351194000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.420485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.558463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.232996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          158     21.29%     21.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115     15.50%     36.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           52      7.01%     43.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      9.03%     52.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          146     19.68%     72.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.77%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      2.70%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.75%     80.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          143     19.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          742                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 11766582.262888429686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67040102.442806825042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26593250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    359677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33241.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     78911.31                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    285808500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               386271000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26790000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     53342.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72092.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        78.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4607                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     812092.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2663220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1404150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20570340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         151816080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             60771120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9345600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       445765080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       310137120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        629397120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1637045790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            376.219413                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4182058750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29912000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      64220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2397041250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    807643750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74906750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    977582250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2698920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1411740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17685780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42839490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4138080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       261774780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       105593760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        829213800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1339727790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            307.890962                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4246520250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7523000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      31460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3397531750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    274982500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      65738500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    574070250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  852789                       # Number of BP lookups
system.cpu.branchPred.condPredicted            852789                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4957                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               571032                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1470                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          571032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             536877                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            34155                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1818                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2392055                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1061687                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           510                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            82                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1075531                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4351307                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1097987                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6186617                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      852789                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             538347                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3212640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           398                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1075489                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1212                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4316210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.204752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.748110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2072766     48.02%     48.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   511713     11.86%     59.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6128      0.14%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    34771      0.81%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41510      0.96%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    39173      0.91%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3810      0.09%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31375      0.73%     63.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1574964     36.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4316210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195985                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.421784                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1063442                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1179363                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1755400                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                312991                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5014                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               13799936                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5014                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1241299                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  220683                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2492                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1875190                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                971532                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13783783                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                240938                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  56696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 613954                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15911                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16335829                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              32399690                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13747467                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8969794                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16140112                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   195717                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1936585                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2404241                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1065130                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1048419                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           995228                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13747544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13694548                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               728                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          132335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       211471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4316210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.172818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.233268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              585644     13.57%     13.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              595033     13.79%     27.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              549359     12.73%     40.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              869041     20.13%     60.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              550782     12.76%     72.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              378942      8.78%     81.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              367402      8.51%     90.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              268632      6.22%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              151375      3.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4316210                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18465     90.81%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.01%     90.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.08%     90.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.11%     91.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   624      3.07%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               77      0.38%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    630      3.10%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   418      2.06%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                57      0.28%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2469      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7078713     51.69%     51.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     51.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1142      0.01%     51.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              528894      3.86%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  829      0.01%     55.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     55.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1049      0.01%     55.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              524906      3.83%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1048597      7.66%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1048586      7.66%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28748      0.21%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13178      0.10%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2367810     17.29%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1048984      7.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13694548                       # Type of FU issued
system.cpu.iq.rate                           3.147226                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       20333                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001485                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18060507                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6990854                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6852408                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13665860                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6889156                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6825055                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6879110                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6833302                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2580                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        24666                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6791                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           807                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5014                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  119048                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7152                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13747620                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               125                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2404241                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1065130                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    950                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5546                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2911                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2893                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5804                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              13684642                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2392032                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9906                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3453715                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   837852                       # Number of branches executed
system.cpu.iew.exec_stores                    1061683                       # Number of stores executed
system.cpu.iew.exec_rate                     3.144950                       # Inst execution rate
system.cpu.iew.wb_sent                       13679080                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      13677463                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10913807                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16475063                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.143300                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.662444                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          132439                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              4975                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4297093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.168487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.108603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       798853     18.59%     18.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1279004     29.76%     48.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       567992     13.22%     61.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        55051      1.28%     62.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       270928      6.30%     69.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       204025      4.75%     73.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1187      0.03%     73.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        36240      0.84%     74.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1083813     25.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4297093                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6076608                       # Number of instructions committed
system.cpu.commit.committedOps               13615284                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3437914                       # Number of memory references committed
system.cpu.commit.loads                       2379575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     834515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    6818748                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10171502                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  589                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1410      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7027179     51.61%     51.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     51.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     51.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         524306      3.85%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     55.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     55.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     55.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         524770      3.85%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1048576      7.70%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1048576      7.70%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           19617      0.14%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9427      0.07%     74.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2359958     17.33%     92.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1048912      7.70%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          13615284                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1083813                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16961003                       # The number of ROB reads
system.cpu.rob.rob_writes                    27514732                       # The number of ROB writes
system.cpu.timesIdled                             485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6076608                       # Number of Instructions Simulated
system.cpu.committedOps                      13615284                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.716075                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.716075                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.396502                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.396502                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13609986                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5970709                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8920631                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5775908                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   4462730                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4465886                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5134034                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.258899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3416046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23695                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.167377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.258899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          594                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6917005                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6917005                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2334456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2334456                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1057895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1057895                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3392351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3392351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3392351                       # number of overall hits
system.cpu.dcache.overall_hits::total         3392351                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        53860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         53860                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          444                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        54304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        54304                       # number of overall misses
system.cpu.dcache.overall_misses::total         54304                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2917270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2917270000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45507000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2962777000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2962777000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2962777000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2962777000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2388316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2388316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1058339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1058339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3446655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3446655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3446655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3446655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022551                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015756                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54163.943557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54163.943557                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102493.243243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102493.243243                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54559.093253                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54559.093253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54559.093253                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54559.093253                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        75959                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   145.237094                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13279                       # number of writebacks
system.cpu.dcache.writebacks::total             13279                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        30603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        30603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        30609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30609                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          438                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        23695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23695                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1114111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1114111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1158295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1158295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1158295000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1158295000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006875                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47904.329879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47904.329879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100876.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100876.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48883.519730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48883.519730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48883.519730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48883.519730                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22671                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           682.985835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1075209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1322.520295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   682.985835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.666978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.666978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          721                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2151791                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2151791                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1074396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1074396                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1074396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1074396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1074396                       # number of overall hits
system.cpu.icache.overall_hits::total         1074396                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1093                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1093                       # number of overall misses
system.cpu.icache.overall_misses::total          1093                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108917998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108917998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108917998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108917998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108917998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108917998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1075489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1075489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1075489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1075489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1075489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1075489                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99650.501372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99650.501372                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99650.501372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99650.501372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99650.501372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99650.501372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          813                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          813                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          813                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86407998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86407998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86407998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86407998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86407998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86407998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000756                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000756                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106282.900369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106282.900369                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106282.900369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106282.900369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106282.900369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106282.900369                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4320.696764                       # Cycle average of tags in use
system.l2.tags.total_refs                       47260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.820455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       741.452649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3579.244115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.109230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5046                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163513                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    383446                       # Number of tag accesses
system.l2.tags.data_accesses                   383446                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        13279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13279                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         19114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19114                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19137                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19149                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               19137                       # number of overall hits
system.l2.overall_hits::total                   19149                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              801                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4143                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5359                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               801                       # number of overall misses
system.l2.overall_misses::.cpu.data              4558                       # number of overall misses
system.l2.overall_misses::total                  5359                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42358000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83695000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    642346000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    642346000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    684704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        768399000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    684704000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       768399000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        13279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        23257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24508                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.947489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947489                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985240                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.178140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178140                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.192361                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218663                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.192361                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218663                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102067.469880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102067.469880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104488.139825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104488.139825                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 155043.688149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 155043.688149                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104488.139825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 150220.272049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143384.773279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104488.139825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 150220.272049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143384.773279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4143                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5358                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34058000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    559486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    559486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    593544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    661186000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    593544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    661186000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.947489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.178140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.178140                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.192361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.192361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218622                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82067.469880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84552.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84552.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 135043.688149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 135043.688149                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84552.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 130220.272049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123401.642404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84552.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 130220.272049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123401.642404                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4943                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4943                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  342912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5358                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5358000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28207500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        47271                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        22763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4351306000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             24070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             438                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        70061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 71779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2366336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2424256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24498     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           74013000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2441997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71085000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
