{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757103172616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757103172617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  5 17:12:52 2025 " "Processing started: Fri Sep  5 17:12:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757103172617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103172617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103172617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757103172755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757103172755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZoomSelection.v 1 1 " "Found 1 design units, including 1 entities, in source file ZoomSelection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZoomSelection " "Found entity 1: ZoomSelection" {  } { { "ZoomSelection.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGAController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PixelReplication.v 1 1 " "Found 1 design units, including 1 entities, in source file PixelReplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NearestNeighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file NearestNeighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file Decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlockAveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file BlockAveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImgRom.v 1 1 " "Found 1 design units, including 1 entities, in source file ImgRom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRom " "Found entity 1: ImgRom" {  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VdRam.v 1 1 " "Found 1 design units, including 1 entities, in source file VdRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Informations.v 1 1 " "Found 1 design units, including 1 entities, in source file Informations.v" { { "Info" "ISGN_ENTITY_NAME" "1 Informations " "Found entity 1: Informations" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Driver.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "VGA_Driver.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGA_Driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed NearestNeighbor.v(14) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out NearestNeighbor.v(9) " "HDL info at NearestNeighbor.v(9): see declaration for object \"pixel_out\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed NearestNeighbor.v(15) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr NearestNeighbor.v(10) " "HDL info at NearestNeighbor.v(10): see declaration for object \"read_addr\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed NearestNeighbor.v(16) " "Verilog HDL Port Declaration warning at NearestNeighbor.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr NearestNeighbor.v(11) " "HDL info at NearestNeighbor.v(11): see declaration for object \"write_addr\"" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176005 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed PixelReplication.v(14) " "Verilog HDL Port Declaration warning at PixelReplication.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out PixelReplication.v(9) " "HDL info at PixelReplication.v(9): see declaration for object \"pixel_out\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed PixelReplication.v(15) " "Verilog HDL Port Declaration warning at PixelReplication.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr PixelReplication.v(10) " "HDL info at PixelReplication.v(10): see declaration for object \"read_addr\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed PixelReplication.v(16) " "Verilog HDL Port Declaration warning at PixelReplication.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr PixelReplication.v(11) " "HDL info at PixelReplication.v(11): see declaration for object \"write_addr\"" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed Decimation.v(14) " "Verilog HDL Port Declaration warning at Decimation.v(14): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out Decimation.v(9) " "HDL info at Decimation.v(9): see declaration for object \"pixel_out\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed Decimation.v(15) " "Verilog HDL Port Declaration warning at Decimation.v(15): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr Decimation.v(10) " "HDL info at Decimation.v(10): see declaration for object \"read_addr\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed Decimation.v(16) " "Verilog HDL Port Declaration warning at Decimation.v(16): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr Decimation.v(11) " "HDL info at Decimation.v(11): see declaration for object \"write_addr\"" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out packed BlockAveraging.v(20) " "Verilog HDL Port Declaration warning at BlockAveraging.v(20): data type declaration for \"pixel_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out BlockAveraging.v(15) " "HDL info at BlockAveraging.v(15): see declaration for object \"pixel_out\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed BlockAveraging.v(21) " "Verilog HDL Port Declaration warning at BlockAveraging.v(21): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 21 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr BlockAveraging.v(16) " "HDL info at BlockAveraging.v(16): see declaration for object \"read_addr\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed BlockAveraging.v(22) " "Verilog HDL Port Declaration warning at BlockAveraging.v(22): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 22 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr BlockAveraging.v(17) " "HDL info at BlockAveraging.v(17): see declaration for object \"write_addr\"" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessador " "Elaborating entity \"Coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757103176027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:main_fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:main_fsm\"" {  } { { "Coprocessador.v" "main_fsm" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(44) " "Verilog HDL assignment warning at Controller.v(44): truncated value with size 32 to match size of target (3)" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176029 "|Coprocessador|Controller:main_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(47) " "Verilog HDL assignment warning at Controller.v(47): truncated value with size 32 to match size of target (3)" {  } { { "Controller.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176029 "|Coprocessador|Controller:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImgRom ImgRom:rom0 " "Elaborating entity \"ImgRom\" for hierarchy \"ImgRom:rom0\"" {  } { { "Coprocessador.v" "rom0" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "altsyncram_component" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImgRom:rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImgRom:rom0\|altsyncram:altsyncram_component\"" {  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImgRom:rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImgRom:rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Img/ExemploPBL.mif " "Parameter \"init_file\" = \"./Img/ExemploPBL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176047 ""}  } { { "ImgRom.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/ImgRom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757103176047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueg1 " "Found entity 1: altsyncram_ueg1" {  } { { "db/altsyncram_ueg1.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueg1 ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated " "Elaborating entity \"altsyncram_ueg1\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ueg1.tdf" "rden_decode" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"ImgRom:rom0\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_ueg1.tdf" "mux2" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_ueg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZoomSelection ZoomSelection:resizer " "Elaborating entity \"ZoomSelection\" for hierarchy \"ZoomSelection:resizer\"" {  } { { "Coprocessador.v" "resizer" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NearestNeighbor ZoomSelection:resizer\|NearestNeighbor:u_nn " "Elaborating entity \"NearestNeighbor\" for hierarchy \"ZoomSelection:resizer\|NearestNeighbor:u_nn\"" {  } { { "ZoomSelection.v" "u_nn" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(30) " "Verilog HDL assignment warning at NearestNeighbor.v(30): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(31) " "Verilog HDL assignment warning at NearestNeighbor.v(31): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 NearestNeighbor.v(33) " "Verilog HDL assignment warning at NearestNeighbor.v(33): truncated value with size 3 to match size of target (2)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 NearestNeighbor.v(48) " "Verilog HDL assignment warning at NearestNeighbor.v(48): truncated value with size 32 to match size of target (19)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(52) " "Verilog HDL assignment warning at NearestNeighbor.v(52): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 NearestNeighbor.v(54) " "Verilog HDL assignment warning at NearestNeighbor.v(54): truncated value with size 32 to match size of target (10)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(57) " "Verilog HDL assignment warning at NearestNeighbor.v(57): truncated value with size 10 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(58) " "Verilog HDL assignment warning at NearestNeighbor.v(58): truncated value with size 10 to match size of target (9)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NearestNeighbor.v(65) " "Verilog HDL assignment warning at NearestNeighbor.v(65): truncated value with size 32 to match size of target (15)" {  } { { "NearestNeighbor.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/NearestNeighbor.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 "|Coprocessador|ZoomSelection:resizer|NearestNeighbor:u_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelReplication ZoomSelection:resizer\|PixelReplication:u_pr " "Elaborating entity \"PixelReplication\" for hierarchy \"ZoomSelection:resizer\|PixelReplication:u_pr\"" {  } { { "ZoomSelection.v" "u_pr" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(28) " "Verilog HDL assignment warning at PixelReplication.v(28): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(29) " "Verilog HDL assignment warning at PixelReplication.v(29): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 PixelReplication.v(31) " "Verilog HDL assignment warning at PixelReplication.v(31): truncated value with size 3 to match size of target (2)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 PixelReplication.v(46) " "Verilog HDL assignment warning at PixelReplication.v(46): truncated value with size 32 to match size of target (19)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(49) " "Verilog HDL assignment warning at PixelReplication.v(49): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixelReplication.v(51) " "Verilog HDL assignment warning at PixelReplication.v(51): truncated value with size 32 to match size of target (10)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(53) " "Verilog HDL assignment warning at PixelReplication.v(53): truncated value with size 10 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(54) " "Verilog HDL assignment warning at PixelReplication.v(54): truncated value with size 10 to match size of target (9)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PixelReplication.v(61) " "Verilog HDL assignment warning at PixelReplication.v(61): truncated value with size 32 to match size of target (15)" {  } { { "PixelReplication.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/PixelReplication.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|PixelReplication:u_pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation ZoomSelection:resizer\|Decimation:u_dec " "Elaborating entity \"Decimation\" for hierarchy \"ZoomSelection:resizer\|Decimation:u_dec\"" {  } { { "ZoomSelection.v" "u_dec" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(29) " "Verilog HDL assignment warning at Decimation.v(29): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Decimation.v(30) " "Verilog HDL assignment warning at Decimation.v(30): truncated value with size 32 to match size of target (7)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176122 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Decimation.v(32) " "Verilog HDL assignment warning at Decimation.v(32): truncated value with size 3 to match size of target (2)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 Decimation.v(47) " "Verilog HDL assignment warning at Decimation.v(47): truncated value with size 32 to match size of target (17)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(50) " "Verilog HDL assignment warning at Decimation.v(50): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decimation.v(52) " "Verilog HDL assignment warning at Decimation.v(52): truncated value with size 32 to match size of target (8)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decimation.v(62) " "Verilog HDL assignment warning at Decimation.v(62): truncated value with size 32 to match size of target (15)" {  } { { "Decimation.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Decimation.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|Decimation:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAveraging ZoomSelection:resizer\|BlockAveraging:u_ba " "Elaborating entity \"BlockAveraging\" for hierarchy \"ZoomSelection:resizer\|BlockAveraging:u_ba\"" {  } { { "ZoomSelection.v" "u_ba" { Text "/home/aluno/Documentos/PBL_Co-processador/ZoomSelection.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(36) " "Verilog HDL assignment warning at BlockAveraging.v(36): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BlockAveraging.v(37) " "Verilog HDL assignment warning at BlockAveraging.v(37): truncated value with size 32 to match size of target (7)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BlockAveraging.v(39) " "Verilog HDL assignment warning at BlockAveraging.v(39): truncated value with size 3 to match size of target (2)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 BlockAveraging.v(54) " "Verilog HDL assignment warning at BlockAveraging.v(54): truncated value with size 32 to match size of target (17)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(57) " "Verilog HDL assignment warning at BlockAveraging.v(57): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BlockAveraging.v(59) " "Verilog HDL assignment warning at BlockAveraging.v(59): truncated value with size 32 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 BlockAveraging.v(71) " "Verilog HDL assignment warning at BlockAveraging.v(71): truncated value with size 10 to match size of target (8)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 BlockAveraging.v(76) " "Verilog HDL assignment warning at BlockAveraging.v(76): truncated value with size 32 to match size of target (15)" {  } { { "BlockAveraging.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/BlockAveraging.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176123 "|Coprocessador|ZoomSelection:resizer|BlockAveraging:u_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VdRam VdRam:frame_buffer " "Elaborating entity \"VdRam\" for hierarchy \"VdRam:frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "altsyncram_component" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"VdRam:frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757103176129 ""}  } { { "VdRam.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VdRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757103176129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvt1 " "Found entity 1: altsyncram_uvt1" {  } { { "db/altsyncram_uvt1.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uvt1 VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated " "Elaborating entity \"altsyncram_uvt1\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_uvt1.tdf" "decode2" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_uvt1.tdf" "rden_decode_b" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/aluno/Documentos/PBL_Co-processador/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757103176205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103176205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3 " "Elaborating entity \"mux_7hb\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_uvt1:auto_generated\|mux_7hb:mux3\"" {  } { { "db/altsyncram_uvt1.tdf" "mux3" { Text "/home/aluno/Documentos/PBL_Co-processador/db/altsyncram_uvt1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:vga_logic_inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:vga_logic_inst\"" {  } { { "Coprocessador.v" "vga_logic_inst" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(23) " "Verilog HDL assignment warning at VGAController.v(23): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(28) " "Verilog HDL assignment warning at VGAController.v(28): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(34) " "Verilog HDL assignment warning at VGAController.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(35) " "Verilog HDL assignment warning at VGAController.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGAController.v(42) " "Verilog HDL assignment warning at VGAController.v(42): truncated value with size 32 to match size of target (17)" {  } { { "VGAController.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/VGAController.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:the_vga_driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:the_vga_driver\"" {  } { { "Coprocessador.v" "the_vga_driver" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Informations Informations:scrolling_display " "Elaborating entity \"Informations\" for hierarchy \"Informations:scrolling_display\"" {  } { { "Coprocessador.v" "scrolling_display" { Text "/home/aluno/Documentos/PBL_Co-processador/Coprocessador.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103176207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Informations.v(24) " "Verilog HDL assignment warning at Informations.v(24): truncated value with size 32 to match size of target (25)" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176208 "|Coprocessador|Informations:scrolling_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Informations.v(114) " "Verilog HDL assignment warning at Informations.v(114): truncated value with size 32 to match size of target (5)" {  } { { "Informations.v" "" { Text "/home/aluno/Documentos/PBL_Co-processador/Informations.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757103176208 "|Coprocessador|Informations:scrolling_display"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757103176897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757103177542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757103178568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757103178766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757103178766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1634 " "Implemented 1634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757103178859 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757103178859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1350 " "Implemented 1350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757103178859 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757103178859 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1757103178859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757103178859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757103178867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  5 17:12:58 2025 " "Processing ended: Fri Sep  5 17:12:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757103178867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757103178867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757103178867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757103178867 ""}
