// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        data_32_V_read,
        data_33_V_read,
        data_34_V_read,
        data_35_V_read,
        data_36_V_read,
        data_37_V_read,
        data_38_V_read,
        data_39_V_read,
        data_40_V_read,
        data_41_V_read,
        data_42_V_read,
        data_43_V_read,
        data_44_V_read,
        data_45_V_read,
        data_46_V_read,
        data_47_V_read,
        data_48_V_read,
        data_49_V_read,
        data_50_V_read,
        data_51_V_read,
        data_52_V_read,
        data_53_V_read,
        data_54_V_read,
        data_55_V_read,
        data_56_V_read,
        data_57_V_read,
        data_58_V_read,
        data_59_V_read,
        data_60_V_read,
        data_61_V_read,
        data_62_V_read,
        data_63_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_13_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_17_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_20_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_24_V_read;
input  [15:0] data_25_V_read;
input  [15:0] data_26_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_28_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_31_V_read;
input  [15:0] data_32_V_read;
input  [15:0] data_33_V_read;
input  [15:0] data_34_V_read;
input  [15:0] data_35_V_read;
input  [15:0] data_36_V_read;
input  [15:0] data_37_V_read;
input  [15:0] data_38_V_read;
input  [15:0] data_39_V_read;
input  [15:0] data_40_V_read;
input  [15:0] data_41_V_read;
input  [15:0] data_42_V_read;
input  [15:0] data_43_V_read;
input  [15:0] data_44_V_read;
input  [15:0] data_45_V_read;
input  [15:0] data_46_V_read;
input  [15:0] data_47_V_read;
input  [15:0] data_48_V_read;
input  [15:0] data_49_V_read;
input  [15:0] data_50_V_read;
input  [15:0] data_51_V_read;
input  [15:0] data_52_V_read;
input  [15:0] data_53_V_read;
input  [15:0] data_54_V_read;
input  [15:0] data_55_V_read;
input  [15:0] data_56_V_read;
input  [15:0] data_57_V_read;
input  [15:0] data_58_V_read;
input  [15:0] data_59_V_read;
input  [15:0] data_60_V_read;
input  [15:0] data_61_V_read;
input  [15:0] data_62_V_read;
input  [15:0] data_63_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;

wire   [0:0] icmp_ln1494_fu_530_p2;
wire   [14:0] trunc_ln45_fu_536_p1;
wire   [14:0] select_ln45_fu_540_p3;
wire   [0:0] icmp_ln1494_1_fu_552_p2;
wire   [14:0] trunc_ln45_32_fu_558_p1;
wire   [14:0] select_ln45_32_fu_562_p3;
wire   [0:0] icmp_ln1494_2_fu_574_p2;
wire   [14:0] trunc_ln45_33_fu_580_p1;
wire   [14:0] select_ln45_33_fu_584_p3;
wire   [0:0] icmp_ln1494_3_fu_596_p2;
wire   [14:0] trunc_ln45_34_fu_602_p1;
wire   [14:0] select_ln45_34_fu_606_p3;
wire   [0:0] icmp_ln1494_4_fu_618_p2;
wire   [14:0] trunc_ln45_35_fu_624_p1;
wire   [14:0] select_ln45_35_fu_628_p3;
wire   [0:0] icmp_ln1494_5_fu_640_p2;
wire   [14:0] trunc_ln45_36_fu_646_p1;
wire   [14:0] select_ln45_36_fu_650_p3;
wire   [0:0] icmp_ln1494_6_fu_662_p2;
wire   [14:0] trunc_ln45_37_fu_668_p1;
wire   [14:0] select_ln45_37_fu_672_p3;
wire   [0:0] icmp_ln1494_7_fu_684_p2;
wire   [14:0] trunc_ln45_38_fu_690_p1;
wire   [14:0] select_ln45_38_fu_694_p3;
wire   [0:0] icmp_ln1494_8_fu_706_p2;
wire   [14:0] trunc_ln45_39_fu_712_p1;
wire   [14:0] select_ln45_39_fu_716_p3;
wire   [0:0] icmp_ln1494_9_fu_728_p2;
wire   [14:0] trunc_ln45_40_fu_734_p1;
wire   [14:0] select_ln45_40_fu_738_p3;
wire   [0:0] icmp_ln1494_10_fu_750_p2;
wire   [14:0] trunc_ln45_41_fu_756_p1;
wire   [14:0] select_ln45_41_fu_760_p3;
wire   [0:0] icmp_ln1494_11_fu_772_p2;
wire   [14:0] trunc_ln45_42_fu_778_p1;
wire   [14:0] select_ln45_42_fu_782_p3;
wire   [0:0] icmp_ln1494_12_fu_794_p2;
wire   [14:0] trunc_ln45_43_fu_800_p1;
wire   [14:0] select_ln45_43_fu_804_p3;
wire   [0:0] icmp_ln1494_13_fu_816_p2;
wire   [14:0] trunc_ln45_44_fu_822_p1;
wire   [14:0] select_ln45_44_fu_826_p3;
wire   [0:0] icmp_ln1494_14_fu_838_p2;
wire   [14:0] trunc_ln45_45_fu_844_p1;
wire   [14:0] select_ln45_45_fu_848_p3;
wire   [0:0] icmp_ln1494_15_fu_860_p2;
wire   [14:0] trunc_ln45_46_fu_866_p1;
wire   [14:0] select_ln45_46_fu_870_p3;
wire   [0:0] icmp_ln1494_16_fu_882_p2;
wire   [14:0] trunc_ln45_47_fu_888_p1;
wire   [14:0] select_ln45_47_fu_892_p3;
wire   [0:0] icmp_ln1494_17_fu_904_p2;
wire   [14:0] trunc_ln45_48_fu_910_p1;
wire   [14:0] select_ln45_48_fu_914_p3;
wire   [0:0] icmp_ln1494_18_fu_926_p2;
wire   [14:0] trunc_ln45_49_fu_932_p1;
wire   [14:0] select_ln45_49_fu_936_p3;
wire   [0:0] icmp_ln1494_19_fu_948_p2;
wire   [14:0] trunc_ln45_50_fu_954_p1;
wire   [14:0] select_ln45_50_fu_958_p3;
wire   [0:0] icmp_ln1494_20_fu_970_p2;
wire   [14:0] trunc_ln45_51_fu_976_p1;
wire   [14:0] select_ln45_51_fu_980_p3;
wire   [0:0] icmp_ln1494_21_fu_992_p2;
wire   [14:0] trunc_ln45_52_fu_998_p1;
wire   [14:0] select_ln45_52_fu_1002_p3;
wire   [0:0] icmp_ln1494_22_fu_1014_p2;
wire   [14:0] trunc_ln45_53_fu_1020_p1;
wire   [14:0] select_ln45_53_fu_1024_p3;
wire   [0:0] icmp_ln1494_23_fu_1036_p2;
wire   [14:0] trunc_ln45_54_fu_1042_p1;
wire   [14:0] select_ln45_54_fu_1046_p3;
wire   [0:0] icmp_ln1494_24_fu_1058_p2;
wire   [14:0] trunc_ln45_55_fu_1064_p1;
wire   [14:0] select_ln45_55_fu_1068_p3;
wire   [0:0] icmp_ln1494_25_fu_1080_p2;
wire   [14:0] trunc_ln45_56_fu_1086_p1;
wire   [14:0] select_ln45_56_fu_1090_p3;
wire   [0:0] icmp_ln1494_26_fu_1102_p2;
wire   [14:0] trunc_ln45_57_fu_1108_p1;
wire   [14:0] select_ln45_57_fu_1112_p3;
wire   [0:0] icmp_ln1494_27_fu_1124_p2;
wire   [14:0] trunc_ln45_58_fu_1130_p1;
wire   [14:0] select_ln45_58_fu_1134_p3;
wire   [0:0] icmp_ln1494_28_fu_1146_p2;
wire   [14:0] trunc_ln45_59_fu_1152_p1;
wire   [14:0] select_ln45_59_fu_1156_p3;
wire   [0:0] icmp_ln1494_29_fu_1168_p2;
wire   [14:0] trunc_ln45_60_fu_1174_p1;
wire   [14:0] select_ln45_60_fu_1178_p3;
wire   [0:0] icmp_ln1494_30_fu_1190_p2;
wire   [14:0] trunc_ln45_61_fu_1196_p1;
wire   [14:0] select_ln45_61_fu_1200_p3;
wire   [0:0] icmp_ln1494_31_fu_1212_p2;
wire   [14:0] trunc_ln45_62_fu_1218_p1;
wire   [14:0] select_ln45_62_fu_1222_p3;
wire   [0:0] icmp_ln1494_32_fu_1234_p2;
wire   [14:0] trunc_ln45_63_fu_1240_p1;
wire   [14:0] select_ln45_63_fu_1244_p3;
wire   [0:0] icmp_ln1494_33_fu_1256_p2;
wire   [14:0] trunc_ln45_64_fu_1262_p1;
wire   [14:0] select_ln45_64_fu_1266_p3;
wire   [0:0] icmp_ln1494_34_fu_1278_p2;
wire   [14:0] trunc_ln45_65_fu_1284_p1;
wire   [14:0] select_ln45_65_fu_1288_p3;
wire   [0:0] icmp_ln1494_35_fu_1300_p2;
wire   [14:0] trunc_ln45_66_fu_1306_p1;
wire   [14:0] select_ln45_66_fu_1310_p3;
wire   [0:0] icmp_ln1494_36_fu_1322_p2;
wire   [14:0] trunc_ln45_67_fu_1328_p1;
wire   [14:0] select_ln45_67_fu_1332_p3;
wire   [0:0] icmp_ln1494_37_fu_1344_p2;
wire   [14:0] trunc_ln45_68_fu_1350_p1;
wire   [14:0] select_ln45_68_fu_1354_p3;
wire   [0:0] icmp_ln1494_38_fu_1366_p2;
wire   [14:0] trunc_ln45_69_fu_1372_p1;
wire   [14:0] select_ln45_69_fu_1376_p3;
wire   [0:0] icmp_ln1494_39_fu_1388_p2;
wire   [14:0] trunc_ln45_70_fu_1394_p1;
wire   [14:0] select_ln45_70_fu_1398_p3;
wire   [0:0] icmp_ln1494_40_fu_1410_p2;
wire   [14:0] trunc_ln45_71_fu_1416_p1;
wire   [14:0] select_ln45_71_fu_1420_p3;
wire   [0:0] icmp_ln1494_41_fu_1432_p2;
wire   [14:0] trunc_ln45_72_fu_1438_p1;
wire   [14:0] select_ln45_72_fu_1442_p3;
wire   [0:0] icmp_ln1494_42_fu_1454_p2;
wire   [14:0] trunc_ln45_73_fu_1460_p1;
wire   [14:0] select_ln45_73_fu_1464_p3;
wire   [0:0] icmp_ln1494_43_fu_1476_p2;
wire   [14:0] trunc_ln45_74_fu_1482_p1;
wire   [14:0] select_ln45_74_fu_1486_p3;
wire   [0:0] icmp_ln1494_44_fu_1498_p2;
wire   [14:0] trunc_ln45_75_fu_1504_p1;
wire   [14:0] select_ln45_75_fu_1508_p3;
wire   [0:0] icmp_ln1494_45_fu_1520_p2;
wire   [14:0] trunc_ln45_76_fu_1526_p1;
wire   [14:0] select_ln45_76_fu_1530_p3;
wire   [0:0] icmp_ln1494_46_fu_1542_p2;
wire   [14:0] trunc_ln45_77_fu_1548_p1;
wire   [14:0] select_ln45_77_fu_1552_p3;
wire   [0:0] icmp_ln1494_47_fu_1564_p2;
wire   [14:0] trunc_ln45_78_fu_1570_p1;
wire   [14:0] select_ln45_78_fu_1574_p3;
wire   [0:0] icmp_ln1494_48_fu_1586_p2;
wire   [14:0] trunc_ln45_79_fu_1592_p1;
wire   [14:0] select_ln45_79_fu_1596_p3;
wire   [0:0] icmp_ln1494_49_fu_1608_p2;
wire   [14:0] trunc_ln45_80_fu_1614_p1;
wire   [14:0] select_ln45_80_fu_1618_p3;
wire   [0:0] icmp_ln1494_50_fu_1630_p2;
wire   [14:0] trunc_ln45_81_fu_1636_p1;
wire   [14:0] select_ln45_81_fu_1640_p3;
wire   [0:0] icmp_ln1494_51_fu_1652_p2;
wire   [14:0] trunc_ln45_82_fu_1658_p1;
wire   [14:0] select_ln45_82_fu_1662_p3;
wire   [0:0] icmp_ln1494_52_fu_1674_p2;
wire   [14:0] trunc_ln45_83_fu_1680_p1;
wire   [14:0] select_ln45_83_fu_1684_p3;
wire   [0:0] icmp_ln1494_53_fu_1696_p2;
wire   [14:0] trunc_ln45_84_fu_1702_p1;
wire   [14:0] select_ln45_84_fu_1706_p3;
wire   [0:0] icmp_ln1494_54_fu_1718_p2;
wire   [14:0] trunc_ln45_85_fu_1724_p1;
wire   [14:0] select_ln45_85_fu_1728_p3;
wire   [0:0] icmp_ln1494_55_fu_1740_p2;
wire   [14:0] trunc_ln45_86_fu_1746_p1;
wire   [14:0] select_ln45_86_fu_1750_p3;
wire   [0:0] icmp_ln1494_56_fu_1762_p2;
wire   [14:0] trunc_ln45_87_fu_1768_p1;
wire   [14:0] select_ln45_87_fu_1772_p3;
wire   [0:0] icmp_ln1494_57_fu_1784_p2;
wire   [14:0] trunc_ln45_88_fu_1790_p1;
wire   [14:0] select_ln45_88_fu_1794_p3;
wire   [0:0] icmp_ln1494_58_fu_1806_p2;
wire   [14:0] trunc_ln45_89_fu_1812_p1;
wire   [14:0] select_ln45_89_fu_1816_p3;
wire   [0:0] icmp_ln1494_59_fu_1828_p2;
wire   [14:0] trunc_ln45_90_fu_1834_p1;
wire   [14:0] select_ln45_90_fu_1838_p3;
wire   [0:0] icmp_ln1494_60_fu_1850_p2;
wire   [14:0] trunc_ln45_91_fu_1856_p1;
wire   [14:0] select_ln45_91_fu_1860_p3;
wire   [0:0] icmp_ln1494_61_fu_1872_p2;
wire   [14:0] trunc_ln45_92_fu_1878_p1;
wire   [14:0] select_ln45_92_fu_1882_p3;
wire   [0:0] icmp_ln1494_62_fu_1894_p2;
wire   [14:0] trunc_ln45_93_fu_1900_p1;
wire   [14:0] select_ln45_93_fu_1904_p3;
wire   [0:0] icmp_ln1494_63_fu_1916_p2;
wire   [14:0] trunc_ln45_94_fu_1922_p1;
wire   [14:0] select_ln45_94_fu_1926_p3;
wire   [15:0] zext_ln45_fu_548_p1;
wire   [15:0] zext_ln45_32_fu_570_p1;
wire   [15:0] zext_ln45_33_fu_592_p1;
wire   [15:0] zext_ln45_34_fu_614_p1;
wire   [15:0] zext_ln45_35_fu_636_p1;
wire   [15:0] zext_ln45_36_fu_658_p1;
wire   [15:0] zext_ln45_37_fu_680_p1;
wire   [15:0] zext_ln45_38_fu_702_p1;
wire   [15:0] zext_ln45_39_fu_724_p1;
wire   [15:0] zext_ln45_40_fu_746_p1;
wire   [15:0] zext_ln45_41_fu_768_p1;
wire   [15:0] zext_ln45_42_fu_790_p1;
wire   [15:0] zext_ln45_43_fu_812_p1;
wire   [15:0] zext_ln45_44_fu_834_p1;
wire   [15:0] zext_ln45_45_fu_856_p1;
wire   [15:0] zext_ln45_46_fu_878_p1;
wire   [15:0] zext_ln45_47_fu_900_p1;
wire   [15:0] zext_ln45_48_fu_922_p1;
wire   [15:0] zext_ln45_49_fu_944_p1;
wire   [15:0] zext_ln45_50_fu_966_p1;
wire   [15:0] zext_ln45_51_fu_988_p1;
wire   [15:0] zext_ln45_52_fu_1010_p1;
wire   [15:0] zext_ln45_53_fu_1032_p1;
wire   [15:0] zext_ln45_54_fu_1054_p1;
wire   [15:0] zext_ln45_55_fu_1076_p1;
wire   [15:0] zext_ln45_56_fu_1098_p1;
wire   [15:0] zext_ln45_57_fu_1120_p1;
wire   [15:0] zext_ln45_58_fu_1142_p1;
wire   [15:0] zext_ln45_59_fu_1164_p1;
wire   [15:0] zext_ln45_60_fu_1186_p1;
wire   [15:0] zext_ln45_61_fu_1208_p1;
wire   [15:0] zext_ln45_62_fu_1230_p1;
wire   [15:0] zext_ln45_63_fu_1252_p1;
wire   [15:0] zext_ln45_64_fu_1274_p1;
wire   [15:0] zext_ln45_65_fu_1296_p1;
wire   [15:0] zext_ln45_66_fu_1318_p1;
wire   [15:0] zext_ln45_67_fu_1340_p1;
wire   [15:0] zext_ln45_68_fu_1362_p1;
wire   [15:0] zext_ln45_69_fu_1384_p1;
wire   [15:0] zext_ln45_70_fu_1406_p1;
wire   [15:0] zext_ln45_71_fu_1428_p1;
wire   [15:0] zext_ln45_72_fu_1450_p1;
wire   [15:0] zext_ln45_73_fu_1472_p1;
wire   [15:0] zext_ln45_74_fu_1494_p1;
wire   [15:0] zext_ln45_75_fu_1516_p1;
wire   [15:0] zext_ln45_76_fu_1538_p1;
wire   [15:0] zext_ln45_77_fu_1560_p1;
wire   [15:0] zext_ln45_78_fu_1582_p1;
wire   [15:0] zext_ln45_79_fu_1604_p1;
wire   [15:0] zext_ln45_80_fu_1626_p1;
wire   [15:0] zext_ln45_81_fu_1648_p1;
wire   [15:0] zext_ln45_82_fu_1670_p1;
wire   [15:0] zext_ln45_83_fu_1692_p1;
wire   [15:0] zext_ln45_84_fu_1714_p1;
wire   [15:0] zext_ln45_85_fu_1736_p1;
wire   [15:0] zext_ln45_86_fu_1758_p1;
wire   [15:0] zext_ln45_87_fu_1780_p1;
wire   [15:0] zext_ln45_88_fu_1802_p1;
wire   [15:0] zext_ln45_89_fu_1824_p1;
wire   [15:0] zext_ln45_90_fu_1846_p1;
wire   [15:0] zext_ln45_91_fu_1868_p1;
wire   [15:0] zext_ln45_92_fu_1890_p1;
wire   [15:0] zext_ln45_93_fu_1912_p1;
wire   [15:0] zext_ln45_94_fu_1934_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_548_p1;

assign ap_return_1 = zext_ln45_32_fu_570_p1;

assign ap_return_10 = zext_ln45_41_fu_768_p1;

assign ap_return_11 = zext_ln45_42_fu_790_p1;

assign ap_return_12 = zext_ln45_43_fu_812_p1;

assign ap_return_13 = zext_ln45_44_fu_834_p1;

assign ap_return_14 = zext_ln45_45_fu_856_p1;

assign ap_return_15 = zext_ln45_46_fu_878_p1;

assign ap_return_16 = zext_ln45_47_fu_900_p1;

assign ap_return_17 = zext_ln45_48_fu_922_p1;

assign ap_return_18 = zext_ln45_49_fu_944_p1;

assign ap_return_19 = zext_ln45_50_fu_966_p1;

assign ap_return_2 = zext_ln45_33_fu_592_p1;

assign ap_return_20 = zext_ln45_51_fu_988_p1;

assign ap_return_21 = zext_ln45_52_fu_1010_p1;

assign ap_return_22 = zext_ln45_53_fu_1032_p1;

assign ap_return_23 = zext_ln45_54_fu_1054_p1;

assign ap_return_24 = zext_ln45_55_fu_1076_p1;

assign ap_return_25 = zext_ln45_56_fu_1098_p1;

assign ap_return_26 = zext_ln45_57_fu_1120_p1;

assign ap_return_27 = zext_ln45_58_fu_1142_p1;

assign ap_return_28 = zext_ln45_59_fu_1164_p1;

assign ap_return_29 = zext_ln45_60_fu_1186_p1;

assign ap_return_3 = zext_ln45_34_fu_614_p1;

assign ap_return_30 = zext_ln45_61_fu_1208_p1;

assign ap_return_31 = zext_ln45_62_fu_1230_p1;

assign ap_return_32 = zext_ln45_63_fu_1252_p1;

assign ap_return_33 = zext_ln45_64_fu_1274_p1;

assign ap_return_34 = zext_ln45_65_fu_1296_p1;

assign ap_return_35 = zext_ln45_66_fu_1318_p1;

assign ap_return_36 = zext_ln45_67_fu_1340_p1;

assign ap_return_37 = zext_ln45_68_fu_1362_p1;

assign ap_return_38 = zext_ln45_69_fu_1384_p1;

assign ap_return_39 = zext_ln45_70_fu_1406_p1;

assign ap_return_4 = zext_ln45_35_fu_636_p1;

assign ap_return_40 = zext_ln45_71_fu_1428_p1;

assign ap_return_41 = zext_ln45_72_fu_1450_p1;

assign ap_return_42 = zext_ln45_73_fu_1472_p1;

assign ap_return_43 = zext_ln45_74_fu_1494_p1;

assign ap_return_44 = zext_ln45_75_fu_1516_p1;

assign ap_return_45 = zext_ln45_76_fu_1538_p1;

assign ap_return_46 = zext_ln45_77_fu_1560_p1;

assign ap_return_47 = zext_ln45_78_fu_1582_p1;

assign ap_return_48 = zext_ln45_79_fu_1604_p1;

assign ap_return_49 = zext_ln45_80_fu_1626_p1;

assign ap_return_5 = zext_ln45_36_fu_658_p1;

assign ap_return_50 = zext_ln45_81_fu_1648_p1;

assign ap_return_51 = zext_ln45_82_fu_1670_p1;

assign ap_return_52 = zext_ln45_83_fu_1692_p1;

assign ap_return_53 = zext_ln45_84_fu_1714_p1;

assign ap_return_54 = zext_ln45_85_fu_1736_p1;

assign ap_return_55 = zext_ln45_86_fu_1758_p1;

assign ap_return_56 = zext_ln45_87_fu_1780_p1;

assign ap_return_57 = zext_ln45_88_fu_1802_p1;

assign ap_return_58 = zext_ln45_89_fu_1824_p1;

assign ap_return_59 = zext_ln45_90_fu_1846_p1;

assign ap_return_6 = zext_ln45_37_fu_680_p1;

assign ap_return_60 = zext_ln45_91_fu_1868_p1;

assign ap_return_61 = zext_ln45_92_fu_1890_p1;

assign ap_return_62 = zext_ln45_93_fu_1912_p1;

assign ap_return_63 = zext_ln45_94_fu_1934_p1;

assign ap_return_7 = zext_ln45_38_fu_702_p1;

assign ap_return_8 = zext_ln45_39_fu_724_p1;

assign ap_return_9 = zext_ln45_40_fu_746_p1;

assign icmp_ln1494_10_fu_750_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_772_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_794_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_816_p2 = (($signed(data_13_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_838_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_860_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_882_p2 = (($signed(data_16_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_904_p2 = (($signed(data_17_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_926_p2 = (($signed(data_18_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_948_p2 = (($signed(data_19_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_552_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_20_fu_970_p2 = (($signed(data_20_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_21_fu_992_p2 = (($signed(data_21_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_22_fu_1014_p2 = (($signed(data_22_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_23_fu_1036_p2 = (($signed(data_23_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_24_fu_1058_p2 = (($signed(data_24_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_25_fu_1080_p2 = (($signed(data_25_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_26_fu_1102_p2 = (($signed(data_26_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_27_fu_1124_p2 = (($signed(data_27_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_28_fu_1146_p2 = (($signed(data_28_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_29_fu_1168_p2 = (($signed(data_29_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_574_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_30_fu_1190_p2 = (($signed(data_30_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_31_fu_1212_p2 = (($signed(data_31_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_32_fu_1234_p2 = (($signed(data_32_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_33_fu_1256_p2 = (($signed(data_33_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_34_fu_1278_p2 = (($signed(data_34_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_35_fu_1300_p2 = (($signed(data_35_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_36_fu_1322_p2 = (($signed(data_36_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_37_fu_1344_p2 = (($signed(data_37_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_38_fu_1366_p2 = (($signed(data_38_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_39_fu_1388_p2 = (($signed(data_39_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_596_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_40_fu_1410_p2 = (($signed(data_40_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_41_fu_1432_p2 = (($signed(data_41_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_42_fu_1454_p2 = (($signed(data_42_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_43_fu_1476_p2 = (($signed(data_43_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_44_fu_1498_p2 = (($signed(data_44_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_45_fu_1520_p2 = (($signed(data_45_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_46_fu_1542_p2 = (($signed(data_46_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_47_fu_1564_p2 = (($signed(data_47_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_48_fu_1586_p2 = (($signed(data_48_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_49_fu_1608_p2 = (($signed(data_49_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_618_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_50_fu_1630_p2 = (($signed(data_50_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_51_fu_1652_p2 = (($signed(data_51_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_52_fu_1674_p2 = (($signed(data_52_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_53_fu_1696_p2 = (($signed(data_53_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_54_fu_1718_p2 = (($signed(data_54_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_55_fu_1740_p2 = (($signed(data_55_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_56_fu_1762_p2 = (($signed(data_56_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_57_fu_1784_p2 = (($signed(data_57_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_58_fu_1806_p2 = (($signed(data_58_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_59_fu_1828_p2 = (($signed(data_59_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_640_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_60_fu_1850_p2 = (($signed(data_60_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_61_fu_1872_p2 = (($signed(data_61_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_62_fu_1894_p2 = (($signed(data_62_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_63_fu_1916_p2 = (($signed(data_63_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_662_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_684_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_706_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_728_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_530_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln45_32_fu_562_p3 = ((icmp_ln1494_1_fu_552_p2[0:0] === 1'b1) ? trunc_ln45_32_fu_558_p1 : 15'd0);

assign select_ln45_33_fu_584_p3 = ((icmp_ln1494_2_fu_574_p2[0:0] === 1'b1) ? trunc_ln45_33_fu_580_p1 : 15'd0);

assign select_ln45_34_fu_606_p3 = ((icmp_ln1494_3_fu_596_p2[0:0] === 1'b1) ? trunc_ln45_34_fu_602_p1 : 15'd0);

assign select_ln45_35_fu_628_p3 = ((icmp_ln1494_4_fu_618_p2[0:0] === 1'b1) ? trunc_ln45_35_fu_624_p1 : 15'd0);

assign select_ln45_36_fu_650_p3 = ((icmp_ln1494_5_fu_640_p2[0:0] === 1'b1) ? trunc_ln45_36_fu_646_p1 : 15'd0);

assign select_ln45_37_fu_672_p3 = ((icmp_ln1494_6_fu_662_p2[0:0] === 1'b1) ? trunc_ln45_37_fu_668_p1 : 15'd0);

assign select_ln45_38_fu_694_p3 = ((icmp_ln1494_7_fu_684_p2[0:0] === 1'b1) ? trunc_ln45_38_fu_690_p1 : 15'd0);

assign select_ln45_39_fu_716_p3 = ((icmp_ln1494_8_fu_706_p2[0:0] === 1'b1) ? trunc_ln45_39_fu_712_p1 : 15'd0);

assign select_ln45_40_fu_738_p3 = ((icmp_ln1494_9_fu_728_p2[0:0] === 1'b1) ? trunc_ln45_40_fu_734_p1 : 15'd0);

assign select_ln45_41_fu_760_p3 = ((icmp_ln1494_10_fu_750_p2[0:0] === 1'b1) ? trunc_ln45_41_fu_756_p1 : 15'd0);

assign select_ln45_42_fu_782_p3 = ((icmp_ln1494_11_fu_772_p2[0:0] === 1'b1) ? trunc_ln45_42_fu_778_p1 : 15'd0);

assign select_ln45_43_fu_804_p3 = ((icmp_ln1494_12_fu_794_p2[0:0] === 1'b1) ? trunc_ln45_43_fu_800_p1 : 15'd0);

assign select_ln45_44_fu_826_p3 = ((icmp_ln1494_13_fu_816_p2[0:0] === 1'b1) ? trunc_ln45_44_fu_822_p1 : 15'd0);

assign select_ln45_45_fu_848_p3 = ((icmp_ln1494_14_fu_838_p2[0:0] === 1'b1) ? trunc_ln45_45_fu_844_p1 : 15'd0);

assign select_ln45_46_fu_870_p3 = ((icmp_ln1494_15_fu_860_p2[0:0] === 1'b1) ? trunc_ln45_46_fu_866_p1 : 15'd0);

assign select_ln45_47_fu_892_p3 = ((icmp_ln1494_16_fu_882_p2[0:0] === 1'b1) ? trunc_ln45_47_fu_888_p1 : 15'd0);

assign select_ln45_48_fu_914_p3 = ((icmp_ln1494_17_fu_904_p2[0:0] === 1'b1) ? trunc_ln45_48_fu_910_p1 : 15'd0);

assign select_ln45_49_fu_936_p3 = ((icmp_ln1494_18_fu_926_p2[0:0] === 1'b1) ? trunc_ln45_49_fu_932_p1 : 15'd0);

assign select_ln45_50_fu_958_p3 = ((icmp_ln1494_19_fu_948_p2[0:0] === 1'b1) ? trunc_ln45_50_fu_954_p1 : 15'd0);

assign select_ln45_51_fu_980_p3 = ((icmp_ln1494_20_fu_970_p2[0:0] === 1'b1) ? trunc_ln45_51_fu_976_p1 : 15'd0);

assign select_ln45_52_fu_1002_p3 = ((icmp_ln1494_21_fu_992_p2[0:0] === 1'b1) ? trunc_ln45_52_fu_998_p1 : 15'd0);

assign select_ln45_53_fu_1024_p3 = ((icmp_ln1494_22_fu_1014_p2[0:0] === 1'b1) ? trunc_ln45_53_fu_1020_p1 : 15'd0);

assign select_ln45_54_fu_1046_p3 = ((icmp_ln1494_23_fu_1036_p2[0:0] === 1'b1) ? trunc_ln45_54_fu_1042_p1 : 15'd0);

assign select_ln45_55_fu_1068_p3 = ((icmp_ln1494_24_fu_1058_p2[0:0] === 1'b1) ? trunc_ln45_55_fu_1064_p1 : 15'd0);

assign select_ln45_56_fu_1090_p3 = ((icmp_ln1494_25_fu_1080_p2[0:0] === 1'b1) ? trunc_ln45_56_fu_1086_p1 : 15'd0);

assign select_ln45_57_fu_1112_p3 = ((icmp_ln1494_26_fu_1102_p2[0:0] === 1'b1) ? trunc_ln45_57_fu_1108_p1 : 15'd0);

assign select_ln45_58_fu_1134_p3 = ((icmp_ln1494_27_fu_1124_p2[0:0] === 1'b1) ? trunc_ln45_58_fu_1130_p1 : 15'd0);

assign select_ln45_59_fu_1156_p3 = ((icmp_ln1494_28_fu_1146_p2[0:0] === 1'b1) ? trunc_ln45_59_fu_1152_p1 : 15'd0);

assign select_ln45_60_fu_1178_p3 = ((icmp_ln1494_29_fu_1168_p2[0:0] === 1'b1) ? trunc_ln45_60_fu_1174_p1 : 15'd0);

assign select_ln45_61_fu_1200_p3 = ((icmp_ln1494_30_fu_1190_p2[0:0] === 1'b1) ? trunc_ln45_61_fu_1196_p1 : 15'd0);

assign select_ln45_62_fu_1222_p3 = ((icmp_ln1494_31_fu_1212_p2[0:0] === 1'b1) ? trunc_ln45_62_fu_1218_p1 : 15'd0);

assign select_ln45_63_fu_1244_p3 = ((icmp_ln1494_32_fu_1234_p2[0:0] === 1'b1) ? trunc_ln45_63_fu_1240_p1 : 15'd0);

assign select_ln45_64_fu_1266_p3 = ((icmp_ln1494_33_fu_1256_p2[0:0] === 1'b1) ? trunc_ln45_64_fu_1262_p1 : 15'd0);

assign select_ln45_65_fu_1288_p3 = ((icmp_ln1494_34_fu_1278_p2[0:0] === 1'b1) ? trunc_ln45_65_fu_1284_p1 : 15'd0);

assign select_ln45_66_fu_1310_p3 = ((icmp_ln1494_35_fu_1300_p2[0:0] === 1'b1) ? trunc_ln45_66_fu_1306_p1 : 15'd0);

assign select_ln45_67_fu_1332_p3 = ((icmp_ln1494_36_fu_1322_p2[0:0] === 1'b1) ? trunc_ln45_67_fu_1328_p1 : 15'd0);

assign select_ln45_68_fu_1354_p3 = ((icmp_ln1494_37_fu_1344_p2[0:0] === 1'b1) ? trunc_ln45_68_fu_1350_p1 : 15'd0);

assign select_ln45_69_fu_1376_p3 = ((icmp_ln1494_38_fu_1366_p2[0:0] === 1'b1) ? trunc_ln45_69_fu_1372_p1 : 15'd0);

assign select_ln45_70_fu_1398_p3 = ((icmp_ln1494_39_fu_1388_p2[0:0] === 1'b1) ? trunc_ln45_70_fu_1394_p1 : 15'd0);

assign select_ln45_71_fu_1420_p3 = ((icmp_ln1494_40_fu_1410_p2[0:0] === 1'b1) ? trunc_ln45_71_fu_1416_p1 : 15'd0);

assign select_ln45_72_fu_1442_p3 = ((icmp_ln1494_41_fu_1432_p2[0:0] === 1'b1) ? trunc_ln45_72_fu_1438_p1 : 15'd0);

assign select_ln45_73_fu_1464_p3 = ((icmp_ln1494_42_fu_1454_p2[0:0] === 1'b1) ? trunc_ln45_73_fu_1460_p1 : 15'd0);

assign select_ln45_74_fu_1486_p3 = ((icmp_ln1494_43_fu_1476_p2[0:0] === 1'b1) ? trunc_ln45_74_fu_1482_p1 : 15'd0);

assign select_ln45_75_fu_1508_p3 = ((icmp_ln1494_44_fu_1498_p2[0:0] === 1'b1) ? trunc_ln45_75_fu_1504_p1 : 15'd0);

assign select_ln45_76_fu_1530_p3 = ((icmp_ln1494_45_fu_1520_p2[0:0] === 1'b1) ? trunc_ln45_76_fu_1526_p1 : 15'd0);

assign select_ln45_77_fu_1552_p3 = ((icmp_ln1494_46_fu_1542_p2[0:0] === 1'b1) ? trunc_ln45_77_fu_1548_p1 : 15'd0);

assign select_ln45_78_fu_1574_p3 = ((icmp_ln1494_47_fu_1564_p2[0:0] === 1'b1) ? trunc_ln45_78_fu_1570_p1 : 15'd0);

assign select_ln45_79_fu_1596_p3 = ((icmp_ln1494_48_fu_1586_p2[0:0] === 1'b1) ? trunc_ln45_79_fu_1592_p1 : 15'd0);

assign select_ln45_80_fu_1618_p3 = ((icmp_ln1494_49_fu_1608_p2[0:0] === 1'b1) ? trunc_ln45_80_fu_1614_p1 : 15'd0);

assign select_ln45_81_fu_1640_p3 = ((icmp_ln1494_50_fu_1630_p2[0:0] === 1'b1) ? trunc_ln45_81_fu_1636_p1 : 15'd0);

assign select_ln45_82_fu_1662_p3 = ((icmp_ln1494_51_fu_1652_p2[0:0] === 1'b1) ? trunc_ln45_82_fu_1658_p1 : 15'd0);

assign select_ln45_83_fu_1684_p3 = ((icmp_ln1494_52_fu_1674_p2[0:0] === 1'b1) ? trunc_ln45_83_fu_1680_p1 : 15'd0);

assign select_ln45_84_fu_1706_p3 = ((icmp_ln1494_53_fu_1696_p2[0:0] === 1'b1) ? trunc_ln45_84_fu_1702_p1 : 15'd0);

assign select_ln45_85_fu_1728_p3 = ((icmp_ln1494_54_fu_1718_p2[0:0] === 1'b1) ? trunc_ln45_85_fu_1724_p1 : 15'd0);

assign select_ln45_86_fu_1750_p3 = ((icmp_ln1494_55_fu_1740_p2[0:0] === 1'b1) ? trunc_ln45_86_fu_1746_p1 : 15'd0);

assign select_ln45_87_fu_1772_p3 = ((icmp_ln1494_56_fu_1762_p2[0:0] === 1'b1) ? trunc_ln45_87_fu_1768_p1 : 15'd0);

assign select_ln45_88_fu_1794_p3 = ((icmp_ln1494_57_fu_1784_p2[0:0] === 1'b1) ? trunc_ln45_88_fu_1790_p1 : 15'd0);

assign select_ln45_89_fu_1816_p3 = ((icmp_ln1494_58_fu_1806_p2[0:0] === 1'b1) ? trunc_ln45_89_fu_1812_p1 : 15'd0);

assign select_ln45_90_fu_1838_p3 = ((icmp_ln1494_59_fu_1828_p2[0:0] === 1'b1) ? trunc_ln45_90_fu_1834_p1 : 15'd0);

assign select_ln45_91_fu_1860_p3 = ((icmp_ln1494_60_fu_1850_p2[0:0] === 1'b1) ? trunc_ln45_91_fu_1856_p1 : 15'd0);

assign select_ln45_92_fu_1882_p3 = ((icmp_ln1494_61_fu_1872_p2[0:0] === 1'b1) ? trunc_ln45_92_fu_1878_p1 : 15'd0);

assign select_ln45_93_fu_1904_p3 = ((icmp_ln1494_62_fu_1894_p2[0:0] === 1'b1) ? trunc_ln45_93_fu_1900_p1 : 15'd0);

assign select_ln45_94_fu_1926_p3 = ((icmp_ln1494_63_fu_1916_p2[0:0] === 1'b1) ? trunc_ln45_94_fu_1922_p1 : 15'd0);

assign select_ln45_fu_540_p3 = ((icmp_ln1494_fu_530_p2[0:0] === 1'b1) ? trunc_ln45_fu_536_p1 : 15'd0);

assign trunc_ln45_32_fu_558_p1 = data_1_V_read[14:0];

assign trunc_ln45_33_fu_580_p1 = data_2_V_read[14:0];

assign trunc_ln45_34_fu_602_p1 = data_3_V_read[14:0];

assign trunc_ln45_35_fu_624_p1 = data_4_V_read[14:0];

assign trunc_ln45_36_fu_646_p1 = data_5_V_read[14:0];

assign trunc_ln45_37_fu_668_p1 = data_6_V_read[14:0];

assign trunc_ln45_38_fu_690_p1 = data_7_V_read[14:0];

assign trunc_ln45_39_fu_712_p1 = data_8_V_read[14:0];

assign trunc_ln45_40_fu_734_p1 = data_9_V_read[14:0];

assign trunc_ln45_41_fu_756_p1 = data_10_V_read[14:0];

assign trunc_ln45_42_fu_778_p1 = data_11_V_read[14:0];

assign trunc_ln45_43_fu_800_p1 = data_12_V_read[14:0];

assign trunc_ln45_44_fu_822_p1 = data_13_V_read[14:0];

assign trunc_ln45_45_fu_844_p1 = data_14_V_read[14:0];

assign trunc_ln45_46_fu_866_p1 = data_15_V_read[14:0];

assign trunc_ln45_47_fu_888_p1 = data_16_V_read[14:0];

assign trunc_ln45_48_fu_910_p1 = data_17_V_read[14:0];

assign trunc_ln45_49_fu_932_p1 = data_18_V_read[14:0];

assign trunc_ln45_50_fu_954_p1 = data_19_V_read[14:0];

assign trunc_ln45_51_fu_976_p1 = data_20_V_read[14:0];

assign trunc_ln45_52_fu_998_p1 = data_21_V_read[14:0];

assign trunc_ln45_53_fu_1020_p1 = data_22_V_read[14:0];

assign trunc_ln45_54_fu_1042_p1 = data_23_V_read[14:0];

assign trunc_ln45_55_fu_1064_p1 = data_24_V_read[14:0];

assign trunc_ln45_56_fu_1086_p1 = data_25_V_read[14:0];

assign trunc_ln45_57_fu_1108_p1 = data_26_V_read[14:0];

assign trunc_ln45_58_fu_1130_p1 = data_27_V_read[14:0];

assign trunc_ln45_59_fu_1152_p1 = data_28_V_read[14:0];

assign trunc_ln45_60_fu_1174_p1 = data_29_V_read[14:0];

assign trunc_ln45_61_fu_1196_p1 = data_30_V_read[14:0];

assign trunc_ln45_62_fu_1218_p1 = data_31_V_read[14:0];

assign trunc_ln45_63_fu_1240_p1 = data_32_V_read[14:0];

assign trunc_ln45_64_fu_1262_p1 = data_33_V_read[14:0];

assign trunc_ln45_65_fu_1284_p1 = data_34_V_read[14:0];

assign trunc_ln45_66_fu_1306_p1 = data_35_V_read[14:0];

assign trunc_ln45_67_fu_1328_p1 = data_36_V_read[14:0];

assign trunc_ln45_68_fu_1350_p1 = data_37_V_read[14:0];

assign trunc_ln45_69_fu_1372_p1 = data_38_V_read[14:0];

assign trunc_ln45_70_fu_1394_p1 = data_39_V_read[14:0];

assign trunc_ln45_71_fu_1416_p1 = data_40_V_read[14:0];

assign trunc_ln45_72_fu_1438_p1 = data_41_V_read[14:0];

assign trunc_ln45_73_fu_1460_p1 = data_42_V_read[14:0];

assign trunc_ln45_74_fu_1482_p1 = data_43_V_read[14:0];

assign trunc_ln45_75_fu_1504_p1 = data_44_V_read[14:0];

assign trunc_ln45_76_fu_1526_p1 = data_45_V_read[14:0];

assign trunc_ln45_77_fu_1548_p1 = data_46_V_read[14:0];

assign trunc_ln45_78_fu_1570_p1 = data_47_V_read[14:0];

assign trunc_ln45_79_fu_1592_p1 = data_48_V_read[14:0];

assign trunc_ln45_80_fu_1614_p1 = data_49_V_read[14:0];

assign trunc_ln45_81_fu_1636_p1 = data_50_V_read[14:0];

assign trunc_ln45_82_fu_1658_p1 = data_51_V_read[14:0];

assign trunc_ln45_83_fu_1680_p1 = data_52_V_read[14:0];

assign trunc_ln45_84_fu_1702_p1 = data_53_V_read[14:0];

assign trunc_ln45_85_fu_1724_p1 = data_54_V_read[14:0];

assign trunc_ln45_86_fu_1746_p1 = data_55_V_read[14:0];

assign trunc_ln45_87_fu_1768_p1 = data_56_V_read[14:0];

assign trunc_ln45_88_fu_1790_p1 = data_57_V_read[14:0];

assign trunc_ln45_89_fu_1812_p1 = data_58_V_read[14:0];

assign trunc_ln45_90_fu_1834_p1 = data_59_V_read[14:0];

assign trunc_ln45_91_fu_1856_p1 = data_60_V_read[14:0];

assign trunc_ln45_92_fu_1878_p1 = data_61_V_read[14:0];

assign trunc_ln45_93_fu_1900_p1 = data_62_V_read[14:0];

assign trunc_ln45_94_fu_1922_p1 = data_63_V_read[14:0];

assign trunc_ln45_fu_536_p1 = data_0_V_read[14:0];

assign zext_ln45_32_fu_570_p1 = select_ln45_32_fu_562_p3;

assign zext_ln45_33_fu_592_p1 = select_ln45_33_fu_584_p3;

assign zext_ln45_34_fu_614_p1 = select_ln45_34_fu_606_p3;

assign zext_ln45_35_fu_636_p1 = select_ln45_35_fu_628_p3;

assign zext_ln45_36_fu_658_p1 = select_ln45_36_fu_650_p3;

assign zext_ln45_37_fu_680_p1 = select_ln45_37_fu_672_p3;

assign zext_ln45_38_fu_702_p1 = select_ln45_38_fu_694_p3;

assign zext_ln45_39_fu_724_p1 = select_ln45_39_fu_716_p3;

assign zext_ln45_40_fu_746_p1 = select_ln45_40_fu_738_p3;

assign zext_ln45_41_fu_768_p1 = select_ln45_41_fu_760_p3;

assign zext_ln45_42_fu_790_p1 = select_ln45_42_fu_782_p3;

assign zext_ln45_43_fu_812_p1 = select_ln45_43_fu_804_p3;

assign zext_ln45_44_fu_834_p1 = select_ln45_44_fu_826_p3;

assign zext_ln45_45_fu_856_p1 = select_ln45_45_fu_848_p3;

assign zext_ln45_46_fu_878_p1 = select_ln45_46_fu_870_p3;

assign zext_ln45_47_fu_900_p1 = select_ln45_47_fu_892_p3;

assign zext_ln45_48_fu_922_p1 = select_ln45_48_fu_914_p3;

assign zext_ln45_49_fu_944_p1 = select_ln45_49_fu_936_p3;

assign zext_ln45_50_fu_966_p1 = select_ln45_50_fu_958_p3;

assign zext_ln45_51_fu_988_p1 = select_ln45_51_fu_980_p3;

assign zext_ln45_52_fu_1010_p1 = select_ln45_52_fu_1002_p3;

assign zext_ln45_53_fu_1032_p1 = select_ln45_53_fu_1024_p3;

assign zext_ln45_54_fu_1054_p1 = select_ln45_54_fu_1046_p3;

assign zext_ln45_55_fu_1076_p1 = select_ln45_55_fu_1068_p3;

assign zext_ln45_56_fu_1098_p1 = select_ln45_56_fu_1090_p3;

assign zext_ln45_57_fu_1120_p1 = select_ln45_57_fu_1112_p3;

assign zext_ln45_58_fu_1142_p1 = select_ln45_58_fu_1134_p3;

assign zext_ln45_59_fu_1164_p1 = select_ln45_59_fu_1156_p3;

assign zext_ln45_60_fu_1186_p1 = select_ln45_60_fu_1178_p3;

assign zext_ln45_61_fu_1208_p1 = select_ln45_61_fu_1200_p3;

assign zext_ln45_62_fu_1230_p1 = select_ln45_62_fu_1222_p3;

assign zext_ln45_63_fu_1252_p1 = select_ln45_63_fu_1244_p3;

assign zext_ln45_64_fu_1274_p1 = select_ln45_64_fu_1266_p3;

assign zext_ln45_65_fu_1296_p1 = select_ln45_65_fu_1288_p3;

assign zext_ln45_66_fu_1318_p1 = select_ln45_66_fu_1310_p3;

assign zext_ln45_67_fu_1340_p1 = select_ln45_67_fu_1332_p3;

assign zext_ln45_68_fu_1362_p1 = select_ln45_68_fu_1354_p3;

assign zext_ln45_69_fu_1384_p1 = select_ln45_69_fu_1376_p3;

assign zext_ln45_70_fu_1406_p1 = select_ln45_70_fu_1398_p3;

assign zext_ln45_71_fu_1428_p1 = select_ln45_71_fu_1420_p3;

assign zext_ln45_72_fu_1450_p1 = select_ln45_72_fu_1442_p3;

assign zext_ln45_73_fu_1472_p1 = select_ln45_73_fu_1464_p3;

assign zext_ln45_74_fu_1494_p1 = select_ln45_74_fu_1486_p3;

assign zext_ln45_75_fu_1516_p1 = select_ln45_75_fu_1508_p3;

assign zext_ln45_76_fu_1538_p1 = select_ln45_76_fu_1530_p3;

assign zext_ln45_77_fu_1560_p1 = select_ln45_77_fu_1552_p3;

assign zext_ln45_78_fu_1582_p1 = select_ln45_78_fu_1574_p3;

assign zext_ln45_79_fu_1604_p1 = select_ln45_79_fu_1596_p3;

assign zext_ln45_80_fu_1626_p1 = select_ln45_80_fu_1618_p3;

assign zext_ln45_81_fu_1648_p1 = select_ln45_81_fu_1640_p3;

assign zext_ln45_82_fu_1670_p1 = select_ln45_82_fu_1662_p3;

assign zext_ln45_83_fu_1692_p1 = select_ln45_83_fu_1684_p3;

assign zext_ln45_84_fu_1714_p1 = select_ln45_84_fu_1706_p3;

assign zext_ln45_85_fu_1736_p1 = select_ln45_85_fu_1728_p3;

assign zext_ln45_86_fu_1758_p1 = select_ln45_86_fu_1750_p3;

assign zext_ln45_87_fu_1780_p1 = select_ln45_87_fu_1772_p3;

assign zext_ln45_88_fu_1802_p1 = select_ln45_88_fu_1794_p3;

assign zext_ln45_89_fu_1824_p1 = select_ln45_89_fu_1816_p3;

assign zext_ln45_90_fu_1846_p1 = select_ln45_90_fu_1838_p3;

assign zext_ln45_91_fu_1868_p1 = select_ln45_91_fu_1860_p3;

assign zext_ln45_92_fu_1890_p1 = select_ln45_92_fu_1882_p3;

assign zext_ln45_93_fu_1912_p1 = select_ln45_93_fu_1904_p3;

assign zext_ln45_94_fu_1934_p1 = select_ln45_94_fu_1926_p3;

assign zext_ln45_fu_548_p1 = select_ln45_fu_540_p3;

endmodule //relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
