#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _H_X86YPOTF_H_X86_
#define _H_X86YPOTF_H_X86_

inline float8_128 __dlc_hypotf(float8_128 a, float8_128 b)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{V0@(pr0)  vr11 = mov.u32 %[input1];}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vr1 = and.u32 vr11, r44;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = ls.s32 vr0, vr1;"
        "V1@(pr0)	vr2 = mov.u32 vr0;"
        "}"
        "{"
        "V0@(pr0)	vr0 = sel vmsk0 vr0, vr1;"
        "V1@(pr0)	vr1 = sel vmsk0 vr1, vr2;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 22656;"
        "V0@(pr0)	vmsk0 = gt.s32 vr0, r36;"
        "V1@(pr0)	vr2 = mov.u32 r46;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 8704;"
        "V0@(pr0)	vr3 = sub.s32 vr0, r36;"
        "V1@(pr0)	vr4 = sub.s32 vr1, r36;"
        "}"
        "{"
        "V0@(pr0)	vr0 = sel vmsk0 vr0, vr3;"
        "V1@(pr0)	vr1 = sel vmsk0 vr1, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 68;"
        "V0@(pr0)	vr2 = sel vmsk0 vr2, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 9856;"
        "pseudo@0	@pseudo imm_2 = 68;"
        "V0@(pr0)	vmsk0 = ls.s32 vr1, r36;"
        "V1@(pr0)	vr5 = sub.s32 vr2, r34;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 8704;"
        "V0@(pr0)	vr3 = add.s32 vr0, r36;"
        "V1@(pr0)	vr4 = add.s32 vr1, r36;"
        "}"
        "{"
        "V0@(pr0)	vr0 = sel vmsk0 vr0, vr3;"
        "V1@(pr0)	vr1 = sel vmsk0 vr1, vr4;"
        "}"
        "{"
        "V0@(pr0)	vr2 = sel vmsk0 vr2, vr5;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sub.f32 vr0, vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61440;"
        "V0@(pr0)	vmsk0 = gt.f32 vr3, vr1;"
        "V1@(pr0)	vr4 = and.u32 vr0, r40;"
        "}"
        "{"
        "V0@(pr0)	vr6 = mul.f32 vr4, vr4;"
        "V1@(pr0)	vr5 = sub.f32 vr0, vr4;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr1, vr1;"
        "V1@(pr0)	vr4 = add.f32 vr0, vr4;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr4, vr5;"
        "V1@(pr0)	vr6 = add.f32 vr6, vr7;"
        "}"
        "{"
        "V1@(pr0)	vr4 = add.f32 vr4, vr6;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rsqrt.f32 vr4;"
        "}"
        "{"
        "MTR@(pr0)	vr4 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr4;"
        "}"
        "{"
        "MTR@(pr0)	vr4 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61440;"
        "V0@(pr0)	vr29 = and.u32 vr1, r40;"
        "V1@(pr0)	vr28 = add.f32 vr0, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 128;"
        "V0@(pr0)	vr31 = add.s32 vr0, r36;"
        "V1@(pr0)	vr30 = sub.f32 vr1, vr29;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61440;"
        "V0@(pr0)	vr31 = and.u32 vr31, r40;"
        "}"
        "{"
        "V0@(pr0)	vr30 = mul.f32 vr31, vr30;"
        "V1@(pr0)	vr5 = sub.f32 vr28, vr31;"
        "}"
        "{"
        "V0@(pr0)	vr5 = mul.f32 vr5, vr1;"
        "}"
        "{"
        "V0@(pr0)	vr7 = mul.f32 vr3, vr3;"
        "V1@(pr0)	vr5 = add.f32 vr30, vr5;"
        "}"
        "{"
        "V0@(pr0)	vr29 = mul.f32 vr31, vr29;"
        "V1@(pr0)	vr7 = add.f32 vr5, vr7;"
        "}"
        "{"
        "V1@(pr0)	vr5 = add.f32 vr29, vr7;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rsqrt.f32 vr5;"
        "}"
        "{"
        "MTR@(pr0)	vr5 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr5;"
        "}"
        "{"
        "MTR@(pr0)	vr5 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr3 = sel vmsk0 vr5, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23;"
        "V0@(pr0)	vmsk0 = neq.s32 vr2, r46;"
        "V1@(pr0)	vr4 = shl.u32 vr2, r32;"
        "}"
        "{"
        "V0@(pr0)	vr4 = add.s32 vr4, r49;"
        "}"
        "{"
        "V0@(pr0)	vr4 = mul.f32 vr4, vr3;"
        "V1@(pr0)	vr3 = sel vmsk0 vr3, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 65535;"
        "pseudo@0	@pseudo imm_1 = 32767;"
        "V0@(pr0)	vr0 = and.u32 vr10, r44;"
        "V1@(pr0)	vr1 = and.u32 vr11, r44;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = ls.s32 vr0, vr1;"
        "V1@(pr0)	vr2 = mov.u32 vr0;"
        "}"
        "{"
        "V0@(pr0)	vr0 = sel vmsk0 vr0, vr1;"
        "V1@(pr0)	vr1 = sel vmsk0 vr1, vr2;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3840;"
        "V0@(pr0)	vr4 = sub.s32 vr0, vr1;"
        "V1@(pr0)	vmsk0 = gt.s32 vr4, r36;"
        "}"
        "{"
        "V1@(pr0)	vr4 = add.f32 vr0, vr1;"
        "}"
        "{"
        "V1@(pr0)	vr3 = sel vmsk0 vr3, vr4;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk0 = eq.f32 vr1, r46;"
        "V1@(pr0)	vmsk1 = gt.s32 vr0, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vr3 = sel vmsk0 vr3, vr0;"
        "V1@(pr0)	vmsk0 = eq.s32 vr0, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32704;"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V0@(pr0)	vr3 = sel vmsk1 vr3, r36;"
        "V1@(pr0)	vr3 = sel vmsk0 vr3, r37;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 32640;"
        "V0@(pr0)	vmsk0 = eq.s32 vr1, r36;"
        "V1@(pr0)	vr3 = sel vmsk0 vr3, r36;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 128;"
        "V0@(pr0)	vmsk0 = ls.s32 vr0, r36;"
        "V1@(pr0)	vr4 = sel vmsk0 vr3, r46;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 128;"
        "V0@(pr0)	vmsk0 = ls.s32 vr1, r36;"
        "V1@(pr0)	vr3 = sel vmsk0 vr3, vr4;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = eq.s32 vr1, r46;"
        "V1@(pr0)	%[res0] = sel vmsk0 vr3, vr0;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a),  [input1] "x" (b)
        :"vr2", "vr1", "vr4", "vr5", "vr0", "vr11", "vr3", "vr7", "vr30", "vr28", "vr31", "vr10", "vr6", "vr29", "vmsk0", "vmsk1"
        );
    return result0;
}

#endif // _HYPOTF_H_
