// Seed: 3649611509
module module_0 (
    input wand module_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    input wand id_10
    , id_19,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    output wire id_17
);
  wire id_20;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
    , id_14,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input uwire id_8
    , id_15,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output wire id_12
);
  wire id_16;
  assign id_2 = id_9;
  initial begin
    id_7 = 1;
  end
  module_0(
      id_6,
      id_10,
      id_0,
      id_5,
      id_1,
      id_0,
      id_11,
      id_5,
      id_0,
      id_3,
      id_8,
      id_8,
      id_6,
      id_11,
      id_9,
      id_1,
      id_0,
      id_3
  );
endmodule
