// Seed: 3257649467
macromodule module_0;
  tri1 id_1 = 1, id_2, id_3, id_4;
  wire id_5;
  assign module_2.id_0 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  supply0 id_4 = 1;
  nor primCall (id_0, id_1, id_2, id_4, id_5);
  parameter id_5 = -1;
  assign id_0 = id_5;
  module_0 modCall_1 ();
  wire id_6, id_7;
  integer id_8 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wire id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  wand id_3,
    output wire id_4,
    input  wor  id_5,
    input  tri  id_6,
    input  wire id_7,
    output wor  id_8
);
  assign id_2 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_10;
  wire id_11 = id_11;
  supply1 id_12 = id_7, id_13;
endmodule
