module updown_counter_test();
  reg clk,rst,m;
  wire [3:0]count;
updown_counter uut(clk,rst,m,count);
  always #5 clk=~clk;
  initial
    begin
      clk=1'b0;
      rst=1'b0;
      m=1;
      #180 m=0;
    end
  initial begin
        $dumpfile("updown_counter.vcd");
    $dumpvars(0, updown_counter_test);
       #10 rst=1'b1;
        #300 $stop;
      end 
endmodule
