
Weather_station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006668  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08006728  08006728  00016728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068f8  080068f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080068f8  080068f8  000168f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006900  08006900  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006900  08006900  00016900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006904  08006904  00016904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  20000070  08006978  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  08006978  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018459  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038f1  00000000  00000000  000384f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  0003bde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  0003cef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000141c2  00000000  00000000  0003de60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017ad7  00000000  00000000  00052022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000700b0  00000000  00000000  00069af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9ba9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f20  00000000  00000000  000d9bfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006710 	.word	0x08006710

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006710 	.word	0x08006710

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f82e 	bl	80004a8 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	0415      	lsls	r5, r2, #16
 800045c:	0c2d      	lsrs	r5, r5, #16
 800045e:	000f      	movs	r7, r1
 8000460:	0001      	movs	r1, r0
 8000462:	002e      	movs	r6, r5
 8000464:	46c6      	mov	lr, r8
 8000466:	4684      	mov	ip, r0
 8000468:	0400      	lsls	r0, r0, #16
 800046a:	0c14      	lsrs	r4, r2, #16
 800046c:	0c00      	lsrs	r0, r0, #16
 800046e:	0c09      	lsrs	r1, r1, #16
 8000470:	4346      	muls	r6, r0
 8000472:	434d      	muls	r5, r1
 8000474:	4360      	muls	r0, r4
 8000476:	4361      	muls	r1, r4
 8000478:	1940      	adds	r0, r0, r5
 800047a:	0c34      	lsrs	r4, r6, #16
 800047c:	1824      	adds	r4, r4, r0
 800047e:	b500      	push	{lr}
 8000480:	42a5      	cmp	r5, r4
 8000482:	d903      	bls.n	800048c <__aeabi_lmul+0x34>
 8000484:	2080      	movs	r0, #128	; 0x80
 8000486:	0240      	lsls	r0, r0, #9
 8000488:	4680      	mov	r8, r0
 800048a:	4441      	add	r1, r8
 800048c:	0c25      	lsrs	r5, r4, #16
 800048e:	186d      	adds	r5, r5, r1
 8000490:	4661      	mov	r1, ip
 8000492:	4359      	muls	r1, r3
 8000494:	437a      	muls	r2, r7
 8000496:	0430      	lsls	r0, r6, #16
 8000498:	1949      	adds	r1, r1, r5
 800049a:	0424      	lsls	r4, r4, #16
 800049c:	0c00      	lsrs	r0, r0, #16
 800049e:	1820      	adds	r0, r4, r0
 80004a0:	1889      	adds	r1, r1, r2
 80004a2:	bc80      	pop	{r7}
 80004a4:	46b8      	mov	r8, r7
 80004a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	000d      	movs	r5, r1
 80004b8:	4692      	mov	sl, r2
 80004ba:	4699      	mov	r9, r3
 80004bc:	b083      	sub	sp, #12
 80004be:	428b      	cmp	r3, r1
 80004c0:	d830      	bhi.n	8000524 <__udivmoddi4+0x7c>
 80004c2:	d02d      	beq.n	8000520 <__udivmoddi4+0x78>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f000 f8d8 	bl	800067c <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f000 f8d3 	bl	800067c <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d433      	bmi.n	8000548 <__udivmoddi4+0xa0>
 80004e0:	465a      	mov	r2, fp
 80004e2:	4653      	mov	r3, sl
 80004e4:	4093      	lsls	r3, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d83a      	bhi.n	800056a <__udivmoddi4+0xc2>
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d100      	bne.n	80004fa <__udivmoddi4+0x52>
 80004f8:	e078      	b.n	80005ec <__udivmoddi4+0x144>
 80004fa:	465b      	mov	r3, fp
 80004fc:	1ba4      	subs	r4, r4, r6
 80004fe:	41bd      	sbcs	r5, r7
 8000500:	2b00      	cmp	r3, #0
 8000502:	da00      	bge.n	8000506 <__udivmoddi4+0x5e>
 8000504:	e075      	b.n	80005f2 <__udivmoddi4+0x14a>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	2301      	movs	r3, #1
 8000510:	465a      	mov	r2, fp
 8000512:	4093      	lsls	r3, r2
 8000514:	9301      	str	r3, [sp, #4]
 8000516:	2301      	movs	r3, #1
 8000518:	4642      	mov	r2, r8
 800051a:	4093      	lsls	r3, r2
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	e028      	b.n	8000572 <__udivmoddi4+0xca>
 8000520:	4282      	cmp	r2, r0
 8000522:	d9cf      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000524:	2200      	movs	r2, #0
 8000526:	2300      	movs	r3, #0
 8000528:	9200      	str	r2, [sp, #0]
 800052a:	9301      	str	r3, [sp, #4]
 800052c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <__udivmoddi4+0x8e>
 8000532:	601c      	str	r4, [r3, #0]
 8000534:	605d      	str	r5, [r3, #4]
 8000536:	9800      	ldr	r0, [sp, #0]
 8000538:	9901      	ldr	r1, [sp, #4]
 800053a:	b003      	add	sp, #12
 800053c:	bcf0      	pop	{r4, r5, r6, r7}
 800053e:	46bb      	mov	fp, r7
 8000540:	46b2      	mov	sl, r6
 8000542:	46a9      	mov	r9, r5
 8000544:	46a0      	mov	r8, r4
 8000546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000548:	4642      	mov	r2, r8
 800054a:	2320      	movs	r3, #32
 800054c:	1a9b      	subs	r3, r3, r2
 800054e:	4652      	mov	r2, sl
 8000550:	40da      	lsrs	r2, r3
 8000552:	4641      	mov	r1, r8
 8000554:	0013      	movs	r3, r2
 8000556:	464a      	mov	r2, r9
 8000558:	408a      	lsls	r2, r1
 800055a:	0017      	movs	r7, r2
 800055c:	4642      	mov	r2, r8
 800055e:	431f      	orrs	r7, r3
 8000560:	4653      	mov	r3, sl
 8000562:	4093      	lsls	r3, r2
 8000564:	001e      	movs	r6, r3
 8000566:	42af      	cmp	r7, r5
 8000568:	d9c4      	bls.n	80004f4 <__udivmoddi4+0x4c>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4643      	mov	r3, r8
 8000574:	2b00      	cmp	r3, #0
 8000576:	d0d9      	beq.n	800052c <__udivmoddi4+0x84>
 8000578:	07fb      	lsls	r3, r7, #31
 800057a:	0872      	lsrs	r2, r6, #1
 800057c:	431a      	orrs	r2, r3
 800057e:	4646      	mov	r6, r8
 8000580:	087b      	lsrs	r3, r7, #1
 8000582:	e00e      	b.n	80005a2 <__udivmoddi4+0xfa>
 8000584:	42ab      	cmp	r3, r5
 8000586:	d101      	bne.n	800058c <__udivmoddi4+0xe4>
 8000588:	42a2      	cmp	r2, r4
 800058a:	d80c      	bhi.n	80005a6 <__udivmoddi4+0xfe>
 800058c:	1aa4      	subs	r4, r4, r2
 800058e:	419d      	sbcs	r5, r3
 8000590:	2001      	movs	r0, #1
 8000592:	1924      	adds	r4, r4, r4
 8000594:	416d      	adcs	r5, r5
 8000596:	2100      	movs	r1, #0
 8000598:	3e01      	subs	r6, #1
 800059a:	1824      	adds	r4, r4, r0
 800059c:	414d      	adcs	r5, r1
 800059e:	2e00      	cmp	r6, #0
 80005a0:	d006      	beq.n	80005b0 <__udivmoddi4+0x108>
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	d9ee      	bls.n	8000584 <__udivmoddi4+0xdc>
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1924      	adds	r4, r4, r4
 80005aa:	416d      	adcs	r5, r5
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d1f8      	bne.n	80005a2 <__udivmoddi4+0xfa>
 80005b0:	9800      	ldr	r0, [sp, #0]
 80005b2:	9901      	ldr	r1, [sp, #4]
 80005b4:	465b      	mov	r3, fp
 80005b6:	1900      	adds	r0, r0, r4
 80005b8:	4169      	adcs	r1, r5
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db24      	blt.n	8000608 <__udivmoddi4+0x160>
 80005be:	002b      	movs	r3, r5
 80005c0:	465a      	mov	r2, fp
 80005c2:	4644      	mov	r4, r8
 80005c4:	40d3      	lsrs	r3, r2
 80005c6:	002a      	movs	r2, r5
 80005c8:	40e2      	lsrs	r2, r4
 80005ca:	001c      	movs	r4, r3
 80005cc:	465b      	mov	r3, fp
 80005ce:	0015      	movs	r5, r2
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db2a      	blt.n	800062a <__udivmoddi4+0x182>
 80005d4:	0026      	movs	r6, r4
 80005d6:	409e      	lsls	r6, r3
 80005d8:	0033      	movs	r3, r6
 80005da:	0026      	movs	r6, r4
 80005dc:	4647      	mov	r7, r8
 80005de:	40be      	lsls	r6, r7
 80005e0:	0032      	movs	r2, r6
 80005e2:	1a80      	subs	r0, r0, r2
 80005e4:	4199      	sbcs	r1, r3
 80005e6:	9000      	str	r0, [sp, #0]
 80005e8:	9101      	str	r1, [sp, #4]
 80005ea:	e79f      	b.n	800052c <__udivmoddi4+0x84>
 80005ec:	42a3      	cmp	r3, r4
 80005ee:	d8bc      	bhi.n	800056a <__udivmoddi4+0xc2>
 80005f0:	e783      	b.n	80004fa <__udivmoddi4+0x52>
 80005f2:	4642      	mov	r2, r8
 80005f4:	2320      	movs	r3, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	9100      	str	r1, [sp, #0]
 80005fe:	9201      	str	r2, [sp, #4]
 8000600:	2201      	movs	r2, #1
 8000602:	40da      	lsrs	r2, r3
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	e786      	b.n	8000516 <__udivmoddi4+0x6e>
 8000608:	4642      	mov	r2, r8
 800060a:	2320      	movs	r3, #32
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	002a      	movs	r2, r5
 8000610:	4646      	mov	r6, r8
 8000612:	409a      	lsls	r2, r3
 8000614:	0023      	movs	r3, r4
 8000616:	40f3      	lsrs	r3, r6
 8000618:	4644      	mov	r4, r8
 800061a:	4313      	orrs	r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	40e2      	lsrs	r2, r4
 8000620:	001c      	movs	r4, r3
 8000622:	465b      	mov	r3, fp
 8000624:	0015      	movs	r5, r2
 8000626:	2b00      	cmp	r3, #0
 8000628:	dad4      	bge.n	80005d4 <__udivmoddi4+0x12c>
 800062a:	4642      	mov	r2, r8
 800062c:	002f      	movs	r7, r5
 800062e:	2320      	movs	r3, #32
 8000630:	0026      	movs	r6, r4
 8000632:	4097      	lsls	r7, r2
 8000634:	1a9b      	subs	r3, r3, r2
 8000636:	40de      	lsrs	r6, r3
 8000638:	003b      	movs	r3, r7
 800063a:	4333      	orrs	r3, r6
 800063c:	e7cd      	b.n	80005da <__udivmoddi4+0x132>
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzsi2>:
 8000640:	211c      	movs	r1, #28
 8000642:	2301      	movs	r3, #1
 8000644:	041b      	lsls	r3, r3, #16
 8000646:	4298      	cmp	r0, r3
 8000648:	d301      	bcc.n	800064e <__clzsi2+0xe>
 800064a:	0c00      	lsrs	r0, r0, #16
 800064c:	3910      	subs	r1, #16
 800064e:	0a1b      	lsrs	r3, r3, #8
 8000650:	4298      	cmp	r0, r3
 8000652:	d301      	bcc.n	8000658 <__clzsi2+0x18>
 8000654:	0a00      	lsrs	r0, r0, #8
 8000656:	3908      	subs	r1, #8
 8000658:	091b      	lsrs	r3, r3, #4
 800065a:	4298      	cmp	r0, r3
 800065c:	d301      	bcc.n	8000662 <__clzsi2+0x22>
 800065e:	0900      	lsrs	r0, r0, #4
 8000660:	3904      	subs	r1, #4
 8000662:	a202      	add	r2, pc, #8	; (adr r2, 800066c <__clzsi2+0x2c>)
 8000664:	5c10      	ldrb	r0, [r2, r0]
 8000666:	1840      	adds	r0, r0, r1
 8000668:	4770      	bx	lr
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	02020304 	.word	0x02020304
 8000670:	01010101 	.word	0x01010101
	...

0800067c <__clzdi2>:
 800067c:	b510      	push	{r4, lr}
 800067e:	2900      	cmp	r1, #0
 8000680:	d103      	bne.n	800068a <__clzdi2+0xe>
 8000682:	f7ff ffdd 	bl	8000640 <__clzsi2>
 8000686:	3020      	adds	r0, #32
 8000688:	e002      	b.n	8000690 <__clzdi2+0x14>
 800068a:	1c08      	adds	r0, r1, #0
 800068c:	f7ff ffd8 	bl	8000640 <__clzsi2>
 8000690:	bd10      	pop	{r4, pc}
 8000692:	46c0      	nop			; (mov r8, r8)

08000694 <read8>:

BMP280_t sensor;

// Read / Write functions
static uint8_t read8(uint8_t memory_address)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b089      	sub	sp, #36	; 0x24
 8000698:	af04      	add	r7, sp, #16
 800069a:	0002      	movs	r2, r0
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	HAL_I2C_Mem_Read(sensor.hi2c, sensor.I2C_Addr, memory_address, 1, &tmp, 1, I2C_Timeout);
 80006a0:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <read8+0x3c>)
 80006a2:	6818      	ldr	r0, [r3, #0]
 80006a4:	4b0a      	ldr	r3, [pc, #40]	; (80006d0 <read8+0x3c>)
 80006a6:	791b      	ldrb	r3, [r3, #4]
 80006a8:	b299      	uxth	r1, r3
 80006aa:	1dfb      	adds	r3, r7, #7
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	2364      	movs	r3, #100	; 0x64
 80006b2:	9302      	str	r3, [sp, #8]
 80006b4:	2301      	movs	r3, #1
 80006b6:	9301      	str	r3, [sp, #4]
 80006b8:	240f      	movs	r4, #15
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	f002 fb3c 	bl	8002d3c <HAL_I2C_Mem_Read>
	return tmp;
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	781b      	ldrb	r3, [r3, #0]
}
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b005      	add	sp, #20
 80006ce:	bd90      	pop	{r4, r7, pc}
 80006d0:	20000098 	.word	0x20000098

080006d4 <read16>:

static uint16_t read16(uint8_t memory_address)
{
 80006d4:	b590      	push	{r4, r7, lr}
 80006d6:	b089      	sub	sp, #36	; 0x24
 80006d8:	af04      	add	r7, sp, #16
 80006da:	0002      	movs	r2, r0
 80006dc:	1dfb      	adds	r3, r7, #7
 80006de:	701a      	strb	r2, [r3, #0]
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(sensor.hi2c, sensor.I2C_Addr, memory_address, 1, tmp, 2, I2C_Timeout);
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <read16+0x50>)
 80006e2:	6818      	ldr	r0, [r3, #0]
 80006e4:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <read16+0x50>)
 80006e6:	791b      	ldrb	r3, [r3, #4]
 80006e8:	b299      	uxth	r1, r3
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	2364      	movs	r3, #100	; 0x64
 80006f2:	9302      	str	r3, [sp, #8]
 80006f4:	2302      	movs	r3, #2
 80006f6:	9301      	str	r3, [sp, #4]
 80006f8:	240c      	movs	r4, #12
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2301      	movs	r3, #1
 8000700:	f002 fb1c 	bl	8002d3c <HAL_I2C_Mem_Read>
	return (tmp[1] << 8) | (tmp[0]);
 8000704:	0021      	movs	r1, r4
 8000706:	187b      	adds	r3, r7, r1
 8000708:	785b      	ldrb	r3, [r3, #1]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b21a      	sxth	r2, r3
 800070e:	187b      	adds	r3, r7, r1
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21b      	sxth	r3, r3
 8000718:	b29b      	uxth	r3, r3
}
 800071a:	0018      	movs	r0, r3
 800071c:	46bd      	mov	sp, r7
 800071e:	b005      	add	sp, #20
 8000720:	bd90      	pop	{r4, r7, pc}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	20000098 	.word	0x20000098

08000728 <temp_press_burst_read>:

static void temp_press_burst_read(uint8_t* buff)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af04      	add	r7, sp, #16
 800072e:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(sensor.hi2c, sensor.I2C_Addr, press_msb, 1, buff, 6, I2C_Timeout);
 8000730:	4b09      	ldr	r3, [pc, #36]	; (8000758 <temp_press_burst_read+0x30>)
 8000732:	6818      	ldr	r0, [r3, #0]
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <temp_press_burst_read+0x30>)
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	b299      	uxth	r1, r3
 800073a:	2364      	movs	r3, #100	; 0x64
 800073c:	9302      	str	r3, [sp, #8]
 800073e:	2306      	movs	r3, #6
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	9300      	str	r3, [sp, #0]
 8000746:	2301      	movs	r3, #1
 8000748:	22f7      	movs	r2, #247	; 0xf7
 800074a:	f002 faf7 	bl	8002d3c <HAL_I2C_Mem_Read>
}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	20000098 	.word	0x20000098

0800075c <write8>:

static void write8(uint8_t memory_address, uint8_t* data)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af04      	add	r7, sp, #16
 8000762:	0002      	movs	r2, r0
 8000764:	6039      	str	r1, [r7, #0]
 8000766:	1dfb      	adds	r3, r7, #7
 8000768:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(sensor.hi2c, sensor.I2C_Addr, memory_address, 1, data, 1, I2C_Timeout);
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <write8+0x38>)
 800076c:	6818      	ldr	r0, [r3, #0]
 800076e:	4b09      	ldr	r3, [pc, #36]	; (8000794 <write8+0x38>)
 8000770:	791b      	ldrb	r3, [r3, #4]
 8000772:	b299      	uxth	r1, r3
 8000774:	1dfb      	adds	r3, r7, #7
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b29a      	uxth	r2, r3
 800077a:	2364      	movs	r3, #100	; 0x64
 800077c:	9302      	str	r3, [sp, #8]
 800077e:	2301      	movs	r3, #1
 8000780:	9301      	str	r3, [sp, #4]
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	2301      	movs	r3, #1
 8000788:	f002 f9aa 	bl	8002ae0 <HAL_I2C_Mem_Write>
}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	b002      	add	sp, #8
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000098 	.word	0x20000098

08000798 <BMP280_set_mode>:

// User functions
void BMP280_set_mode(BMP_Mode mode)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	0002      	movs	r2, r0
 80007a0:	1dfb      	adds	r3, r7, #7
 80007a2:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	tmp = read8(ctrl_meas);
 80007a4:	20f4      	movs	r0, #244	; 0xf4
 80007a6:	f7ff ff75 	bl	8000694 <read8>
 80007aa:	0003      	movs	r3, r0
 80007ac:	001a      	movs	r2, r3
 80007ae:	230f      	movs	r3, #15
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	701a      	strb	r2, [r3, #0]

	switch(mode)
 80007b4:	1dfb      	adds	r3, r7, #7
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b02      	cmp	r3, #2
 80007ba:	d028      	beq.n	800080e <BMP280_set_mode+0x76>
 80007bc:	dc3c      	bgt.n	8000838 <BMP280_set_mode+0xa0>
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d002      	beq.n	80007c8 <BMP280_set_mode+0x30>
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d00e      	beq.n	80007e4 <BMP280_set_mode+0x4c>
		tmp &= 0xFC;
		tmp |= 0x03;
		write8(ctrl_meas, &tmp);
		break;
	}
}
 80007c6:	e037      	b.n	8000838 <BMP280_set_mode+0xa0>
		tmp &= 0xFC;
 80007c8:	210f      	movs	r1, #15
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2203      	movs	r2, #3
 80007d0:	4393      	bics	r3, r2
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	701a      	strb	r2, [r3, #0]
		write8(ctrl_meas, &tmp);
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	0019      	movs	r1, r3
 80007dc:	20f4      	movs	r0, #244	; 0xf4
 80007de:	f7ff ffbd 	bl	800075c <write8>
		break;
 80007e2:	e029      	b.n	8000838 <BMP280_set_mode+0xa0>
		tmp &= 0xFC;
 80007e4:	210f      	movs	r1, #15
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	2203      	movs	r2, #3
 80007ec:	4393      	bics	r3, r2
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	701a      	strb	r2, [r3, #0]
		tmp |= 0x01;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2201      	movs	r2, #1
 80007fa:	4313      	orrs	r3, r2
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	701a      	strb	r2, [r3, #0]
		write8(ctrl_meas, &tmp);
 8000802:	187b      	adds	r3, r7, r1
 8000804:	0019      	movs	r1, r3
 8000806:	20f4      	movs	r0, #244	; 0xf4
 8000808:	f7ff ffa8 	bl	800075c <write8>
		break;
 800080c:	e014      	b.n	8000838 <BMP280_set_mode+0xa0>
		tmp &= 0xFC;
 800080e:	210f      	movs	r1, #15
 8000810:	187b      	adds	r3, r7, r1
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2203      	movs	r2, #3
 8000816:	4393      	bics	r3, r2
 8000818:	b2da      	uxtb	r2, r3
 800081a:	187b      	adds	r3, r7, r1
 800081c:	701a      	strb	r2, [r3, #0]
		tmp |= 0x03;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2203      	movs	r2, #3
 8000824:	4313      	orrs	r3, r2
 8000826:	b2da      	uxtb	r2, r3
 8000828:	187b      	adds	r3, r7, r1
 800082a:	701a      	strb	r2, [r3, #0]
		write8(ctrl_meas, &tmp);
 800082c:	187b      	adds	r3, r7, r1
 800082e:	0019      	movs	r1, r3
 8000830:	20f4      	movs	r0, #244	; 0xf4
 8000832:	f7ff ff93 	bl	800075c <write8>
		break;
 8000836:	46c0      	nop			; (mov r8, r8)
}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	b004      	add	sp, #16
 800083e:	bd80      	pop	{r7, pc}

08000840 <BMP280_set_temp_OVS>:

void BMP280_set_temp_OVS(BMP_OVS_rate Rate)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	0002      	movs	r2, r0
 8000848:	1dfb      	adds	r3, r7, #7
 800084a:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = read8(ctrl_meas);
 800084c:	20f4      	movs	r0, #244	; 0xf4
 800084e:	f7ff ff21 	bl	8000694 <read8>
 8000852:	0003      	movs	r3, r0
 8000854:	001a      	movs	r2, r3
 8000856:	210f      	movs	r1, #15
 8000858:	187b      	adds	r3, r7, r1
 800085a:	701a      	strb	r2, [r3, #0]

	tmp &= 0x1F; // CLEAR bits
 800085c:	187b      	adds	r3, r7, r1
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	221f      	movs	r2, #31
 8000862:	4013      	ands	r3, r2
 8000864:	b2da      	uxtb	r2, r3
 8000866:	187b      	adds	r3, r7, r1
 8000868:	701a      	strb	r2, [r3, #0]
	tmp |= (Rate << 5);
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	015b      	lsls	r3, r3, #5
 8000870:	b25a      	sxtb	r2, r3
 8000872:	187b      	adds	r3, r7, r1
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	b25b      	sxtb	r3, r3
 8000878:	4313      	orrs	r3, r2
 800087a:	b25b      	sxtb	r3, r3
 800087c:	b2da      	uxtb	r2, r3
 800087e:	187b      	adds	r3, r7, r1
 8000880:	701a      	strb	r2, [r3, #0]
	write8(ctrl_meas, &tmp);
 8000882:	187b      	adds	r3, r7, r1
 8000884:	0019      	movs	r1, r3
 8000886:	20f4      	movs	r0, #244	; 0xf4
 8000888:	f7ff ff68 	bl	800075c <write8>
}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b004      	add	sp, #16
 8000892:	bd80      	pop	{r7, pc}

08000894 <BMP280_set_press_OVS>:


void BMP280_set_press_OVS(BMP_OVS_rate Rate)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	0002      	movs	r2, r0
 800089c:	1dfb      	adds	r3, r7, #7
 800089e:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = read8(ctrl_meas);
 80008a0:	20f4      	movs	r0, #244	; 0xf4
 80008a2:	f7ff fef7 	bl	8000694 <read8>
 80008a6:	0003      	movs	r3, r0
 80008a8:	001a      	movs	r2, r3
 80008aa:	210f      	movs	r1, #15
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	701a      	strb	r2, [r3, #0]

	tmp &= 0xE3; // CLEAR bits
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	221c      	movs	r2, #28
 80008b6:	4393      	bics	r3, r2
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	701a      	strb	r2, [r3, #0]
	tmp |= (Rate << 2);
 80008be:	1dfb      	adds	r3, r7, #7
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	b25a      	sxtb	r2, r3
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b25b      	sxtb	r3, r3
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	701a      	strb	r2, [r3, #0]

	write8(ctrl_meas, &tmp);
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	0019      	movs	r1, r3
 80008da:	20f4      	movs	r0, #244	; 0xf4
 80008dc:	f7ff ff3e 	bl	800075c <write8>
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b004      	add	sp, #16
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <BMP280_set_filter>:

void BMP280_set_filter(BMP_filter_rate Rate)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	0002      	movs	r2, r0
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = read8(config);
 80008f4:	20f5      	movs	r0, #245	; 0xf5
 80008f6:	f7ff fecd 	bl	8000694 <read8>
 80008fa:	0003      	movs	r3, r0
 80008fc:	001a      	movs	r2, r3
 80008fe:	210f      	movs	r1, #15
 8000900:	187b      	adds	r3, r7, r1
 8000902:	701a      	strb	r2, [r3, #0]
	tmp &= 0xE3; // CLEAR bits
 8000904:	187b      	adds	r3, r7, r1
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	221c      	movs	r2, #28
 800090a:	4393      	bics	r3, r2
 800090c:	b2da      	uxtb	r2, r3
 800090e:	187b      	adds	r3, r7, r1
 8000910:	701a      	strb	r2, [r3, #0]
	tmp |= (Rate << 2);
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	b25a      	sxtb	r2, r3
 800091a:	187b      	adds	r3, r7, r1
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	b25b      	sxtb	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	b25b      	sxtb	r3, r3
 8000924:	b2da      	uxtb	r2, r3
 8000926:	187b      	adds	r3, r7, r1
 8000928:	701a      	strb	r2, [r3, #0]

	write8(ctrl_meas, &tmp);
 800092a:	187b      	adds	r3, r7, r1
 800092c:	0019      	movs	r1, r3
 800092e:	20f4      	movs	r0, #244	; 0xf4
 8000930:	f7ff ff14 	bl	800075c <write8>
}
 8000934:	46c0      	nop			; (mov r8, r8)
 8000936:	46bd      	mov	sp, r7
 8000938:	b004      	add	sp, #16
 800093a:	bd80      	pop	{r7, pc}

0800093c <BMP280_temp_compensate>:


static int32_t BMP280_temp_compensate(int32_t temp_raw)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, t_fine;

	var1 = ((((temp_raw>>3)-((int32_t)sensor.dig_t1<<1))) * ((int32_t)sensor.dig_t2)) >> 11;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	10da      	asrs	r2, r3, #3
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <BMP280_temp_compensate+0x58>)
 800094a:	88db      	ldrh	r3, [r3, #6]
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	1ad3      	subs	r3, r2, r3
 8000950:	4a10      	ldr	r2, [pc, #64]	; (8000994 <BMP280_temp_compensate+0x58>)
 8000952:	2108      	movs	r1, #8
 8000954:	5e52      	ldrsh	r2, [r2, r1]
 8000956:	4353      	muls	r3, r2
 8000958:	12db      	asrs	r3, r3, #11
 800095a:	617b      	str	r3, [r7, #20]
	var2 = (((((temp_raw>>4)-((int32_t)sensor.dig_t1)) * ((temp_raw>>4)-((int32_t)sensor.dig_t1))) >> 12) *  ((int32_t)sensor.dig_t3)) >> 14;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	111b      	asrs	r3, r3, #4
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <BMP280_temp_compensate+0x58>)
 8000962:	88d2      	ldrh	r2, [r2, #6]
 8000964:	1a9b      	subs	r3, r3, r2
 8000966:	687a      	ldr	r2, [r7, #4]
 8000968:	1112      	asrs	r2, r2, #4
 800096a:	490a      	ldr	r1, [pc, #40]	; (8000994 <BMP280_temp_compensate+0x58>)
 800096c:	88c9      	ldrh	r1, [r1, #6]
 800096e:	1a52      	subs	r2, r2, r1
 8000970:	4353      	muls	r3, r2
 8000972:	131b      	asrs	r3, r3, #12
 8000974:	4a07      	ldr	r2, [pc, #28]	; (8000994 <BMP280_temp_compensate+0x58>)
 8000976:	210a      	movs	r1, #10
 8000978:	5e52      	ldrsh	r2, [r2, r1]
 800097a:	4353      	muls	r3, r2
 800097c:	139b      	asrs	r3, r3, #14
 800097e:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8000980:	697a      	ldr	r2, [r7, #20]
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	18d3      	adds	r3, r2, r3
 8000986:	60fb      	str	r3, [r7, #12]

	return t_fine;
 8000988:	68fb      	ldr	r3, [r7, #12]
}
 800098a:	0018      	movs	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	b006      	add	sp, #24
 8000990:	bd80      	pop	{r7, pc}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	20000098 	.word	0x20000098

08000998 <BMP280_press_compensate>:

static uint32_t BMP280_press_compensate(int32_t press_raw, int32_t t_fine)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
	int32_t var1, var2;
	uint32_t p;
	var1 = (((int32_t)t_fine)>>1)-(int32_t)64000;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	105b      	asrs	r3, r3, #1
 80009a6:	4a4a      	ldr	r2, [pc, #296]	; (8000ad0 <BMP280_press_compensate+0x138>)
 80009a8:	4694      	mov	ip, r2
 80009aa:	4463      	add	r3, ip
 80009ac:	613b      	str	r3, [r7, #16]
	var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((int32_t)sensor.dig_p6);
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	109b      	asrs	r3, r3, #2
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	1092      	asrs	r2, r2, #2
 80009b6:	4353      	muls	r3, r2
 80009b8:	12db      	asrs	r3, r3, #11
 80009ba:	4a46      	ldr	r2, [pc, #280]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 80009bc:	2116      	movs	r1, #22
 80009be:	5e52      	ldrsh	r2, [r2, r1]
 80009c0:	4353      	muls	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1*((int32_t)sensor.dig_p5))<<1);
 80009c4:	4b43      	ldr	r3, [pc, #268]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 80009c6:	2214      	movs	r2, #20
 80009c8:	5e9b      	ldrsh	r3, [r3, r2]
 80009ca:	001a      	movs	r2, r3
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	4353      	muls	r3, r2
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	18d3      	adds	r3, r2, r3
 80009d6:	60fb      	str	r3, [r7, #12]
	var2 = (var2>>2)+(((int32_t)sensor.dig_p4)<<16);
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	109a      	asrs	r2, r3, #2
 80009dc:	4b3d      	ldr	r3, [pc, #244]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 80009de:	2112      	movs	r1, #18
 80009e0:	5e5b      	ldrsh	r3, [r3, r1]
 80009e2:	041b      	lsls	r3, r3, #16
 80009e4:	18d3      	adds	r3, r2, r3
 80009e6:	60fb      	str	r3, [r7, #12]
	var1 = (((sensor.dig_p3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((int32_t)sensor.dig_p2) * var1)>>1))>>18;
 80009e8:	4b3a      	ldr	r3, [pc, #232]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 80009ea:	2210      	movs	r2, #16
 80009ec:	5e9b      	ldrsh	r3, [r3, r2]
 80009ee:	0019      	movs	r1, r3
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	109b      	asrs	r3, r3, #2
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	1092      	asrs	r2, r2, #2
 80009f8:	4353      	muls	r3, r2
 80009fa:	135b      	asrs	r3, r3, #13
 80009fc:	434b      	muls	r3, r1
 80009fe:	10da      	asrs	r2, r3, #3
 8000a00:	4b34      	ldr	r3, [pc, #208]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 8000a02:	210e      	movs	r1, #14
 8000a04:	5e5b      	ldrsh	r3, [r3, r1]
 8000a06:	0019      	movs	r1, r3
 8000a08:	693b      	ldr	r3, [r7, #16]
 8000a0a:	434b      	muls	r3, r1
 8000a0c:	105b      	asrs	r3, r3, #1
 8000a0e:	18d3      	adds	r3, r2, r3
 8000a10:	149b      	asrs	r3, r3, #18
 8000a12:	613b      	str	r3, [r7, #16]
	var1 =((((32768+var1))*((int32_t)sensor.dig_p1))>>15);
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	2280      	movs	r2, #128	; 0x80
 8000a18:	0212      	lsls	r2, r2, #8
 8000a1a:	4694      	mov	ip, r2
 8000a1c:	4463      	add	r3, ip
 8000a1e:	4a2d      	ldr	r2, [pc, #180]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 8000a20:	8992      	ldrh	r2, [r2, #12]
 8000a22:	4353      	muls	r3, r2
 8000a24:	13db      	asrs	r3, r3, #15
 8000a26:	613b      	str	r3, [r7, #16]
	if (var1 == 0)
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d101      	bne.n	8000a32 <BMP280_press_compensate+0x9a>
	{
	return 0; // avoid exception caused by division by zero
 8000a2e:	2300      	movs	r3, #0
 8000a30:	e049      	b.n	8000ac6 <BMP280_press_compensate+0x12e>
	}
	p = (((uint32_t)(((int32_t)1048576)-press_raw)-(var2>>12)))*3125;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	131b      	asrs	r3, r3, #12
 8000a36:	001a      	movs	r2, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	18d2      	adds	r2, r2, r3
 8000a3c:	0013      	movs	r3, r2
 8000a3e:	015b      	lsls	r3, r3, #5
 8000a40:	1a9b      	subs	r3, r3, r2
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	189b      	adds	r3, r3, r2
 8000a46:	009a      	lsls	r2, r3, #2
 8000a48:	189b      	adds	r3, r3, r2
 8000a4a:	009a      	lsls	r2, r3, #2
 8000a4c:	189b      	adds	r3, r3, r2
 8000a4e:	425b      	negs	r3, r3
 8000a50:	4a21      	ldr	r2, [pc, #132]	; (8000ad8 <BMP280_press_compensate+0x140>)
 8000a52:	4694      	mov	ip, r2
 8000a54:	4463      	add	r3, ip
 8000a56:	617b      	str	r3, [r7, #20]
	if (p < 0x80000000)
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	db09      	blt.n	8000a72 <BMP280_press_compensate+0xda>
	{
	p = (p << 1) / ((uint32_t)var1);
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	0011      	movs	r1, r2
 8000a66:	0018      	movs	r0, r3
 8000a68:	f7ff fb60 	bl	800012c <__udivsi3>
 8000a6c:	0003      	movs	r3, r0
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	e007      	b.n	8000a82 <BMP280_press_compensate+0xea>
	}
	else
	{
	p = (p / (uint32_t)var1) * 2;
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	0019      	movs	r1, r3
 8000a76:	6978      	ldr	r0, [r7, #20]
 8000a78:	f7ff fb58 	bl	800012c <__udivsi3>
 8000a7c:	0003      	movs	r3, r0
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	617b      	str	r3, [r7, #20]
	}
	var1 = (((int32_t)sensor.dig_p9) * ((int32_t)(((p>>3) * (p>>3))>>13)))>>12;
 8000a82:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 8000a84:	221c      	movs	r2, #28
 8000a86:	5e9b      	ldrsh	r3, [r3, r2]
 8000a88:	0019      	movs	r1, r3
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	08db      	lsrs	r3, r3, #3
 8000a8e:	697a      	ldr	r2, [r7, #20]
 8000a90:	08d2      	lsrs	r2, r2, #3
 8000a92:	4353      	muls	r3, r2
 8000a94:	0b5b      	lsrs	r3, r3, #13
 8000a96:	434b      	muls	r3, r1
 8000a98:	131b      	asrs	r3, r3, #12
 8000a9a:	613b      	str	r3, [r7, #16]
	var2 = (((int32_t)(p>>2)) * ((int32_t)sensor.dig_p8))>>13;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	089b      	lsrs	r3, r3, #2
 8000aa0:	001a      	movs	r2, r3
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 8000aa4:	211a      	movs	r1, #26
 8000aa6:	5e5b      	ldrsh	r3, [r3, r1]
 8000aa8:	4353      	muls	r3, r2
 8000aaa:	135b      	asrs	r3, r3, #13
 8000aac:	60fb      	str	r3, [r7, #12]
	p = (uint32_t)((int32_t)p + ((var1 + var2 + sensor.dig_p7) >> 4));
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	18d3      	adds	r3, r2, r3
 8000ab4:	4a07      	ldr	r2, [pc, #28]	; (8000ad4 <BMP280_press_compensate+0x13c>)
 8000ab6:	2118      	movs	r1, #24
 8000ab8:	5e52      	ldrsh	r2, [r2, r1]
 8000aba:	189b      	adds	r3, r3, r2
 8000abc:	111a      	asrs	r2, r3, #4
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	18d3      	adds	r3, r2, r3
 8000ac2:	617b      	str	r3, [r7, #20]
	return p;
 8000ac4:	697b      	ldr	r3, [r7, #20]

}
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	b006      	add	sp, #24
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	ffff0600 	.word	0xffff0600
 8000ad4:	20000098 	.word	0x20000098
 8000ad8:	c3500000 	.word	0xc3500000

08000adc <BMP280_get_data_FORCED>:


void BMP280_get_data_FORCED(int32_t* temperature, uint32_t* pressure)
{
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b089      	sub	sp, #36	; 0x24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	BMP280_set_mode(FORCED); // start conversion
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	f7ff fe56 	bl	8000798 <BMP280_set_mode>
	int32_t press_raw;
	uint8_t tmp_buff[6];
	int32_t t_fine;


	temp_press_burst_read(tmp_buff);
 8000aec:	240c      	movs	r4, #12
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff fe19 	bl	8000728 <temp_press_burst_read>
	press_raw = tmp_buff[0] << 12 | (tmp_buff[1] << 4) | (tmp_buff[2] >> 4);
 8000af6:	0021      	movs	r1, r4
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	031a      	lsls	r2, r3, #12
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	785b      	ldrb	r3, [r3, #1]
 8000b02:	011b      	lsls	r3, r3, #4
 8000b04:	4313      	orrs	r3, r2
 8000b06:	187a      	adds	r2, r7, r1
 8000b08:	7892      	ldrb	r2, [r2, #2]
 8000b0a:	0912      	lsrs	r2, r2, #4
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	61fb      	str	r3, [r7, #28]
	temp_raw = tmp_buff[3] << 12 | (tmp_buff[4] << 4) | (tmp_buff[5] >> 4);
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	78db      	ldrb	r3, [r3, #3]
 8000b16:	031a      	lsls	r2, r3, #12
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	791b      	ldrb	r3, [r3, #4]
 8000b1c:	011b      	lsls	r3, r3, #4
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	187a      	adds	r2, r7, r1
 8000b22:	7952      	ldrb	r2, [r2, #5]
 8000b24:	0912      	lsrs	r2, r2, #4
 8000b26:	b2d2      	uxtb	r2, r2
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	61bb      	str	r3, [r7, #24]

	// compensate temperature
	t_fine = BMP280_temp_compensate(temp_raw);
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f7ff ff04 	bl	800093c <BMP280_temp_compensate>
 8000b34:	0003      	movs	r3, r0
 8000b36:	617b      	str	r3, [r7, #20]
	*temperature = ((t_fine * 5 + 128) >> 8) / 100; // return temperature in [C]
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	0013      	movs	r3, r2
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	189b      	adds	r3, r3, r2
 8000b40:	3380      	adds	r3, #128	; 0x80
 8000b42:	121b      	asrs	r3, r3, #8
 8000b44:	2164      	movs	r1, #100	; 0x64
 8000b46:	0018      	movs	r0, r3
 8000b48:	f7ff fb7a 	bl	8000240 <__divsi3>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	001a      	movs	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	601a      	str	r2, [r3, #0]

	// compensate pressure
	*pressure = (BMP280_press_compensate(press_raw, t_fine)) / 100; // return pressure in [Pa]
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	0011      	movs	r1, r2
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f7ff ff1c 	bl	8000998 <BMP280_press_compensate>
 8000b60:	0003      	movs	r3, r0
 8000b62:	2164      	movs	r1, #100	; 0x64
 8000b64:	0018      	movs	r0, r3
 8000b66:	f7ff fae1 	bl	800012c <__udivsi3>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	601a      	str	r2, [r3, #0]
}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b009      	add	sp, #36	; 0x24
 8000b78:	bd90      	pop	{r4, r7, pc}
	...

08000b7c <BMP280_Init>:




BMP_Status BMP280_Init(I2C_HandleTypeDef* hi2c, uint8_t I2C_Address)
{
 8000b7c:	b5b0      	push	{r4, r5, r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	000a      	movs	r2, r1
 8000b86:	1cfb      	adds	r3, r7, #3
 8000b88:	701a      	strb	r2, [r3, #0]
	sensor.hi2c = hi2c;
 8000b8a:	4b3c      	ldr	r3, [pc, #240]	; (8000c7c <BMP280_Init+0x100>)
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	601a      	str	r2, [r3, #0]
	sensor.I2C_Addr = (I2C_Address << 1);
 8000b90:	1cfb      	adds	r3, r7, #3
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	18db      	adds	r3, r3, r3
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b38      	ldr	r3, [pc, #224]	; (8000c7c <BMP280_Init+0x100>)
 8000b9a:	711a      	strb	r2, [r3, #4]

	// check sensor ID
	uint8_t sensor_id = read8(ID);
 8000b9c:	250f      	movs	r5, #15
 8000b9e:	197c      	adds	r4, r7, r5
 8000ba0:	20d0      	movs	r0, #208	; 0xd0
 8000ba2:	f7ff fd77 	bl	8000694 <read8>
 8000ba6:	0003      	movs	r3, r0
 8000ba8:	7023      	strb	r3, [r4, #0]
	if(sensor_id != CHIP_ID)
 8000baa:	197b      	adds	r3, r7, r5
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b58      	cmp	r3, #88	; 0x58
 8000bb0:	d001      	beq.n	8000bb6 <BMP280_Init+0x3a>
	{
		return BMP280_NOK;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e05d      	b.n	8000c72 <BMP280_Init+0xf6>
	}

	// load calibration coefficients
	sensor.dig_t1 = read16(dig_T1);
 8000bb6:	2088      	movs	r0, #136	; 0x88
 8000bb8:	f7ff fd8c 	bl	80006d4 <read16>
 8000bbc:	0003      	movs	r3, r0
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	4b2e      	ldr	r3, [pc, #184]	; (8000c7c <BMP280_Init+0x100>)
 8000bc2:	80da      	strh	r2, [r3, #6]
	sensor.dig_t2 = read16(dig_T2);
 8000bc4:	208a      	movs	r0, #138	; 0x8a
 8000bc6:	f7ff fd85 	bl	80006d4 <read16>
 8000bca:	0003      	movs	r3, r0
 8000bcc:	b21a      	sxth	r2, r3
 8000bce:	4b2b      	ldr	r3, [pc, #172]	; (8000c7c <BMP280_Init+0x100>)
 8000bd0:	811a      	strh	r2, [r3, #8]
	sensor.dig_t3 = read16(dig_T3);
 8000bd2:	208c      	movs	r0, #140	; 0x8c
 8000bd4:	f7ff fd7e 	bl	80006d4 <read16>
 8000bd8:	0003      	movs	r3, r0
 8000bda:	b21a      	sxth	r2, r3
 8000bdc:	4b27      	ldr	r3, [pc, #156]	; (8000c7c <BMP280_Init+0x100>)
 8000bde:	815a      	strh	r2, [r3, #10]
	sensor.dig_p1 = read16(dig_P1);
 8000be0:	208e      	movs	r0, #142	; 0x8e
 8000be2:	f7ff fd77 	bl	80006d4 <read16>
 8000be6:	0003      	movs	r3, r0
 8000be8:	001a      	movs	r2, r3
 8000bea:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <BMP280_Init+0x100>)
 8000bec:	819a      	strh	r2, [r3, #12]
	sensor.dig_p2 = read16(dig_P2);
 8000bee:	2090      	movs	r0, #144	; 0x90
 8000bf0:	f7ff fd70 	bl	80006d4 <read16>
 8000bf4:	0003      	movs	r3, r0
 8000bf6:	b21a      	sxth	r2, r3
 8000bf8:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <BMP280_Init+0x100>)
 8000bfa:	81da      	strh	r2, [r3, #14]
	sensor.dig_p3 = read16(dig_P3);
 8000bfc:	2092      	movs	r0, #146	; 0x92
 8000bfe:	f7ff fd69 	bl	80006d4 <read16>
 8000c02:	0003      	movs	r3, r0
 8000c04:	b21a      	sxth	r2, r3
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <BMP280_Init+0x100>)
 8000c08:	821a      	strh	r2, [r3, #16]
	sensor.dig_p4 = read16(dig_P4);
 8000c0a:	2094      	movs	r0, #148	; 0x94
 8000c0c:	f7ff fd62 	bl	80006d4 <read16>
 8000c10:	0003      	movs	r3, r0
 8000c12:	b21a      	sxth	r2, r3
 8000c14:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <BMP280_Init+0x100>)
 8000c16:	825a      	strh	r2, [r3, #18]
	sensor.dig_p5 = read16(dig_P5);
 8000c18:	2096      	movs	r0, #150	; 0x96
 8000c1a:	f7ff fd5b 	bl	80006d4 <read16>
 8000c1e:	0003      	movs	r3, r0
 8000c20:	b21a      	sxth	r2, r3
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <BMP280_Init+0x100>)
 8000c24:	829a      	strh	r2, [r3, #20]
	sensor.dig_p6 = read16(dig_P6);
 8000c26:	2098      	movs	r0, #152	; 0x98
 8000c28:	f7ff fd54 	bl	80006d4 <read16>
 8000c2c:	0003      	movs	r3, r0
 8000c2e:	b21a      	sxth	r2, r3
 8000c30:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <BMP280_Init+0x100>)
 8000c32:	82da      	strh	r2, [r3, #22]
	sensor.dig_p7 = read16(dig_P7);
 8000c34:	209a      	movs	r0, #154	; 0x9a
 8000c36:	f7ff fd4d 	bl	80006d4 <read16>
 8000c3a:	0003      	movs	r3, r0
 8000c3c:	b21a      	sxth	r2, r3
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <BMP280_Init+0x100>)
 8000c40:	831a      	strh	r2, [r3, #24]
	sensor.dig_p8 = read16(dig_P8);
 8000c42:	209c      	movs	r0, #156	; 0x9c
 8000c44:	f7ff fd46 	bl	80006d4 <read16>
 8000c48:	0003      	movs	r3, r0
 8000c4a:	b21a      	sxth	r2, r3
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <BMP280_Init+0x100>)
 8000c4e:	835a      	strh	r2, [r3, #26]
	sensor.dig_p9 = read16(dig_P9);
 8000c50:	209e      	movs	r0, #158	; 0x9e
 8000c52:	f7ff fd3f 	bl	80006d4 <read16>
 8000c56:	0003      	movs	r3, r0
 8000c58:	b21a      	sxth	r2, r3
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <BMP280_Init+0x100>)
 8000c5c:	839a      	strh	r2, [r3, #28]

	// initial sensor setup
	// Mode - Forced, Oversampling - UltraLowPower, osrs_p - x1, osrs_t - x1, IIR - off
	// Timing - 1/min, ODR - 1/60Hz, BW - Full

	 BMP280_set_filter(OFF);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff fe42 	bl	80008e8 <BMP280_set_filter>
	 BMP280_set_temp_OVS(x1);
 8000c64:	2001      	movs	r0, #1
 8000c66:	f7ff fdeb 	bl	8000840 <BMP280_set_temp_OVS>
	 BMP280_set_press_OVS(x1);
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f7ff fe12 	bl	8000894 <BMP280_set_press_OVS>

	return BMP280_OK;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	0018      	movs	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b004      	add	sp, #16
 8000c78:	bdb0      	pop	{r4, r5, r7, pc}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	20000098 	.word	0x20000098

08000c80 <ESP8266_Check_OK_Respond>:
#include "ESP01.h"

extern const char API_Key[];

static ESP_status ESP8266_Check_OK_Respond(ESP8266_t* ESP)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	if(ESP->ESP_RX_Buff.BUFFER_EMPTY_FLAG)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	228b      	movs	r2, #139	; 0x8b
 8000c8c:	5c9b      	ldrb	r3, [r3, r2]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <ESP8266_Check_OK_Respond+0x16>
	{
		return ESP_NOK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	e015      	b.n	8000cc2 <ESP8266_Check_OK_Respond+0x42>
	}

	Parser_clean_string(&ESP->ESP_RX_Buff, ESP->MessageReceive);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3308      	adds	r3, #8
 8000c9a:	001a      	movs	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	338d      	adds	r3, #141	; 0x8d
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	0010      	movs	r0, r2
 8000ca4:	f000 fef9 	bl	8001a9a <Parser_clean_string>

	if(!(Parser_simple_parse("OK", ESP->MessageReceive)))
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	338d      	adds	r3, #141	; 0x8d
 8000cac:	001a      	movs	r2, r3
 8000cae:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <ESP8266_Check_OK_Respond+0x4c>)
 8000cb0:	0011      	movs	r1, r2
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 ff3a 	bl	8001b2c <Parser_simple_parse>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d101      	bne.n	8000cc0 <ESP8266_Check_OK_Respond+0x40>
	{
		return ESP_NOK;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	e000      	b.n	8000cc2 <ESP8266_Check_OK_Respond+0x42>
	}

	return ESP_OK;
 8000cc0:	2301      	movs	r3, #1
}
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	b002      	add	sp, #8
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	08006728 	.word	0x08006728

08000cd0 <ESP8266_is_TCP_disconnected>:


static ESP_status ESP8266_is_TCP_disconnected(ESP8266_t* ESP)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	if(ESP->ESP_RX_Buff.BUFFER_EMPTY_FLAG)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	228b      	movs	r2, #139	; 0x8b
 8000cdc:	5c9b      	ldrb	r3, [r3, r2]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <ESP8266_is_TCP_disconnected+0x16>
	{
		return ESP_NOK;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	e015      	b.n	8000d12 <ESP8266_is_TCP_disconnected+0x42>
	}

	Parser_clean_string(&ESP->ESP_RX_Buff, ESP->MessageReceive);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3308      	adds	r3, #8
 8000cea:	001a      	movs	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	338d      	adds	r3, #141	; 0x8d
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	0010      	movs	r0, r2
 8000cf4:	f000 fed1 	bl	8001a9a <Parser_clean_string>

	if(!(Parser_simple_parse("CLOSED", ESP->MessageReceive)))
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	338d      	adds	r3, #141	; 0x8d
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <ESP8266_is_TCP_disconnected+0x4c>)
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 ff12 	bl	8001b2c <Parser_simple_parse>
 8000d08:	1e03      	subs	r3, r0, #0
 8000d0a:	d101      	bne.n	8000d10 <ESP8266_is_TCP_disconnected+0x40>
	{
		return ESP_NOK;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	e000      	b.n	8000d12 <ESP8266_is_TCP_disconnected+0x42>
	}

	return ESP_OK;
 8000d10:	2301      	movs	r3, #1

}
 8000d12:	0018      	movs	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	0800672c 	.word	0x0800672c

08000d20 <ESP8266_CheckAT>:
	return ESP_OK;
}


static ESP_status ESP8266_CheckAT(ESP8266_t* ESP)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	UART_send_string("AT\r\n");
 8000d28:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <ESP8266_CheckAT+0x44>)
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f000 faa2 	bl	8001274 <UART_send_string>
	while(RX_RESPOND_FLAG); // wait for receiving message
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <ESP8266_CheckAT+0x48>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1fa      	bne.n	8000d32 <ESP8266_CheckAT+0x12>

	if(ESP8266_Check_OK_Respond(ESP) != ESP_OK)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f7ff ff9e 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000d44:	0003      	movs	r3, r0
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d001      	beq.n	8000d4e <ESP8266_CheckAT+0x2e>
	{
		return ESP_NOK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e005      	b.n	8000d5a <ESP8266_CheckAT+0x3a>
	}

	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	3308      	adds	r3, #8
 8000d52:	0018      	movs	r0, r3
 8000d54:	f000 fa7b 	bl	800124e <RB_Flush>
	return ESP_OK;
 8000d58:	2301      	movs	r3, #1
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b002      	add	sp, #8
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	08006744 	.word	0x08006744
 8000d68:	200000b8 	.word	0x200000b8

08000d6c <ESP8266_Connect_To_Router>:


static ESP_status ESP8266_Connect_To_Router(ESP8266_t* ESP)
{
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	b08d      	sub	sp, #52	; 0x34
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
	uint8_t message[36];
	uint8_t length;
	length = sprintf((char*)message, "AT+CWJAP=\"%s\",\"%s\"\r\n", ESP->SSID, ESP->PSWD);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	4910      	ldr	r1, [pc, #64]	; (8000dc0 <ESP8266_Connect_To_Router+0x54>)
 8000d7e:	2408      	movs	r4, #8
 8000d80:	1938      	adds	r0, r7, r4
 8000d82:	f005 f885 	bl	8005e90 <siprintf>
 8000d86:	0002      	movs	r2, r0
 8000d88:	212f      	movs	r1, #47	; 0x2f
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
	UART_send_message((char*)message, length);
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	781a      	ldrb	r2, [r3, #0]
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	0011      	movs	r1, r2
 8000d96:	0018      	movs	r0, r3
 8000d98:	f000 fa8a 	bl	80012b0 <UART_send_message>

	while(!ESP8266_Check_OK_Respond(ESP));
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	0018      	movs	r0, r3
 8000da2:	f7ff ff6d 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000da6:	1e03      	subs	r3, r0, #0
 8000da8:	d0f9      	beq.n	8000d9e <ESP8266_Connect_To_Router+0x32>

	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	3308      	adds	r3, #8
 8000dae:	0018      	movs	r0, r3
 8000db0:	f000 fa4d 	bl	800124e <RB_Flush>
	return ESP_OK;
 8000db4:	2301      	movs	r3, #1
}
 8000db6:	0018      	movs	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b00d      	add	sp, #52	; 0x34
 8000dbc:	bd90      	pop	{r4, r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	0800674c 	.word	0x0800674c

08000dc4 <ESP8266_SetMode>:

ESP_status ESP8266_SetMode(ESP8266_t* ESP, ESP_mode mode)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	000a      	movs	r2, r1
 8000dce:	1cfb      	adds	r3, r7, #3
 8000dd0:	701a      	strb	r2, [r3, #0]
	RX_RESPOND_FLAG = 1;
 8000dd2:	4b16      	ldr	r3, [pc, #88]	; (8000e2c <ESP8266_SetMode+0x68>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
	switch(mode)
 8000dd8:	1cfb      	adds	r3, r7, #3
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d00f      	beq.n	8000e00 <ESP8266_SetMode+0x3c>
 8000de0:	dc13      	bgt.n	8000e0a <ESP8266_SetMode+0x46>
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d002      	beq.n	8000dec <ESP8266_SetMode+0x28>
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d005      	beq.n	8000df6 <ESP8266_SetMode+0x32>
 8000dea:	e00e      	b.n	8000e0a <ESP8266_SetMode+0x46>
	{
	case STATION:
		UART_send_string("AT+CWMODE=1\r\n"); // Set WiFi mode to station mode
 8000dec:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <ESP8266_SetMode+0x6c>)
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 fa40 	bl	8001274 <UART_send_string>
		break;
 8000df4:	e009      	b.n	8000e0a <ESP8266_SetMode+0x46>

	case ACCESS_POINT:
		UART_send_string("AT+CWMODE=2\r\n"); // Set WiFi mode to access point
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <ESP8266_SetMode+0x70>)
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fa3b 	bl	8001274 <UART_send_string>
		break;
 8000dfe:	e004      	b.n	8000e0a <ESP8266_SetMode+0x46>

	case AP_STATION:
		UART_send_string("AT+CWMODE=3\r\n"); // Set WiFi mode to station mode + AP mode
 8000e00:	4b0d      	ldr	r3, [pc, #52]	; (8000e38 <ESP8266_SetMode+0x74>)
 8000e02:	0018      	movs	r0, r3
 8000e04:	f000 fa36 	bl	8001274 <UART_send_string>
		break;
 8000e08:	46c0      	nop			; (mov r8, r8)
	}

	while(!ESP8266_Check_OK_Respond(ESP)); // wait for receiving  OK message
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f7ff ff36 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000e14:	1e03      	subs	r3, r0, #0
 8000e16:	d0f9      	beq.n	8000e0c <ESP8266_SetMode+0x48>


	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3308      	adds	r3, #8
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f000 fa16 	bl	800124e <RB_Flush>
	return ESP_OK;
 8000e22:	2301      	movs	r3, #1
}
 8000e24:	0018      	movs	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	b002      	add	sp, #8
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200000b8 	.word	0x200000b8
 8000e30:	08006764 	.word	0x08006764
 8000e34:	08006774 	.word	0x08006774
 8000e38:	08006784 	.word	0x08006784

08000e3c <ESP8266_Init>:


ESP_status ESP8266_Init(ESP8266_t* ESP, char* SSID, char* PSWD, ESP_mode Mode)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
 8000e48:	001a      	movs	r2, r3
 8000e4a:	1cfb      	adds	r3, r7, #3
 8000e4c:	701a      	strb	r2, [r3, #0]
	ESP->SSID = SSID;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	601a      	str	r2, [r3, #0]
	ESP->PSWD = PSWD;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	605a      	str	r2, [r3, #4]
	RingBuffer_Init(&ESP->ESP_RX_Buff);
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	3308      	adds	r3, #8
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f000 f962 	bl	8001128 <RingBuffer_Init>
	HAL_Delay(5000); // wait sec
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <ESP8266_Init+0x64>)
 8000e66:	0018      	movs	r0, r3
 8000e68:	f001 f89c 	bl	8001fa4 <HAL_Delay>


	// TCP client connection config:
	// 0. Check AT
	if(ESP8266_CheckAT(ESP) != ESP_OK)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f7ff ff56 	bl	8000d20 <ESP8266_CheckAT>
 8000e74:	0003      	movs	r3, r0
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d001      	beq.n	8000e7e <ESP8266_Init+0x42>
	{
		return ESP_NOK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e00b      	b.n	8000e96 <ESP8266_Init+0x5a>
	}
	// 1. Set WiFi mode
	ESP8266_SetMode(ESP, Mode);
 8000e7e:	1cfb      	adds	r3, r7, #3
 8000e80:	781a      	ldrb	r2, [r3, #0]
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	0011      	movs	r1, r2
 8000e86:	0018      	movs	r0, r3
 8000e88:	f7ff ff9c 	bl	8000dc4 <ESP8266_SetMode>
	// 2. Connect to a router
	ESP8266_Connect_To_Router(ESP);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f7ff ff6c 	bl	8000d6c <ESP8266_Connect_To_Router>

	return ESP_OK;
 8000e94:	2301      	movs	r3, #1
}
 8000e96:	0018      	movs	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b004      	add	sp, #16
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	00001388 	.word	0x00001388

08000ea4 <ESP8266_SetConnectionMode>:

ESP_status ESP8266_SetConnectionMode(ESP8266_t* ESP, ESP_ConnectionMode mode)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	000a      	movs	r2, r1
 8000eae:	1cfb      	adds	r3, r7, #3
 8000eb0:	701a      	strb	r2, [r3, #0]
	switch(mode)
 8000eb2:	1cfb      	adds	r3, r7, #3
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d002      	beq.n	8000ec0 <ESP8266_SetConnectionMode+0x1c>
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d005      	beq.n	8000eca <ESP8266_SetConnectionMode+0x26>
 8000ebe:	e009      	b.n	8000ed4 <ESP8266_SetConnectionMode+0x30>
	{
	case SINGLE_CONNECTION:
		UART_send_string("AT+CIPMUX=0\r\n");
 8000ec0:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <ESP8266_SetConnectionMode+0x54>)
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f000 f9d6 	bl	8001274 <UART_send_string>
		break;
 8000ec8:	e004      	b.n	8000ed4 <ESP8266_SetConnectionMode+0x30>
	case MULTIPLE_CONNECTION:
		UART_send_string("AT+CIPMUX=1\r\n");
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <ESP8266_SetConnectionMode+0x58>)
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f000 f9d1 	bl	8001274 <UART_send_string>
		break;
 8000ed2:	46c0      	nop			; (mov r8, r8)
	}

	while(!ESP8266_Check_OK_Respond(ESP));
 8000ed4:	46c0      	nop			; (mov r8, r8)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f7ff fed1 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000ede:	1e03      	subs	r3, r0, #0
 8000ee0:	d0f9      	beq.n	8000ed6 <ESP8266_SetConnectionMode+0x32>

	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3308      	adds	r3, #8
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f000 f9b1 	bl	800124e <RB_Flush>
	return ESP_OK;
 8000eec:	2301      	movs	r3, #1
}
 8000eee:	0018      	movs	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	08006794 	.word	0x08006794
 8000efc:	080067a4 	.word	0x080067a4

08000f00 <ESP8266_Connect_TCP>:


ESP_status ESP8266_Connect_TCP(ESP8266_t* ESP, char* Target_IP, char* PORT, ESP_ConnectionMode mode)
{
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b0a7      	sub	sp, #156	; 0x9c
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	001a      	movs	r2, r3
 8000f0e:	1cfb      	adds	r3, r7, #3
 8000f10:	701a      	strb	r2, [r3, #0]
	ESP8266_SetConnectionMode(ESP, mode);
 8000f12:	1cfb      	adds	r3, r7, #3
 8000f14:	781a      	ldrb	r2, [r3, #0]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	0011      	movs	r1, r2
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f7ff ffc2 	bl	8000ea4 <ESP8266_SetConnectionMode>

	uint8_t message[128];
	uint8_t length;
	length = sprintf((char*)message, "AT+CIPSTART=\"TCP\",\"%s\",%s\r\n", Target_IP, PORT);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	4912      	ldr	r1, [pc, #72]	; (8000f70 <ESP8266_Connect_TCP+0x70>)
 8000f26:	2414      	movs	r4, #20
 8000f28:	1938      	adds	r0, r7, r4
 8000f2a:	f004 ffb1 	bl	8005e90 <siprintf>
 8000f2e:	0002      	movs	r2, r0
 8000f30:	2197      	movs	r1, #151	; 0x97
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	701a      	strb	r2, [r3, #0]
	UART_send_message((char*)message, length);
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	193b      	adds	r3, r7, r4
 8000f3c:	0011      	movs	r1, r2
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f000 f9b6 	bl	80012b0 <UART_send_message>

	while(!ESP8266_Check_OK_Respond(ESP));
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff fe99 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d0f9      	beq.n	8000f46 <ESP8266_Connect_TCP+0x46>

	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3308      	adds	r3, #8
 8000f56:	0018      	movs	r0, r3
 8000f58:	f000 f979 	bl	800124e <RB_Flush>
	ESP->ESP8266_status = ESP_OK;
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	230e      	movs	r3, #14
 8000f60:	33ff      	adds	r3, #255	; 0xff
 8000f62:	2101      	movs	r1, #1
 8000f64:	54d1      	strb	r1, [r2, r3]

	return ESP_OK;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b027      	add	sp, #156	; 0x9c
 8000f6e:	bd90      	pop	{r4, r7, pc}
 8000f70:	080067b4 	.word	0x080067b4

08000f74 <ESP8266_Disconnect_TCP>:

ESP_status ESP8266_Disconnect_TCP(ESP8266_t* ESP)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	UART_send_string("AT+CIPCLOSE\r\n");
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <ESP8266_Disconnect_TCP+0x34>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f000 f978 	bl	8001274 <UART_send_string>

	while(!ESP8266_Check_OK_Respond(ESP));
 8000f84:	46c0      	nop			; (mov r8, r8)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f7ff fe79 	bl	8000c80 <ESP8266_Check_OK_Respond>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d0f9      	beq.n	8000f86 <ESP8266_Disconnect_TCP+0x12>

	RB_Flush(&ESP->ESP_RX_Buff); // clean buffer before next received message
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3308      	adds	r3, #8
 8000f96:	0018      	movs	r0, r3
 8000f98:	f000 f959 	bl	800124e <RB_Flush>
	return ESP_OK;
 8000f9c:	2301      	movs	r3, #1
}
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b002      	add	sp, #8
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	080067d0 	.word	0x080067d0

08000fac <ESP8266_TS_Send_Data_MultiField>:




ESP_status ESP8266_TS_Send_Data_MultiField(ESP8266_t* ESP, uint8_t number_of_fields, uint16_t data_buffer[])
{
 8000fac:	b5b0      	push	{r4, r5, r7, lr}
 8000fae:	b0b6      	sub	sp, #216	; 0xd8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	230b      	movs	r3, #11
 8000fb8:	18fb      	adds	r3, r7, r3
 8000fba:	1c0a      	adds	r2, r1, #0
 8000fbc:	701a      	strb	r2, [r3, #0]
	ESP8266_Connect_TCP(ESP, "184.106.153.149", "80", SINGLE_CONNECTION);
 8000fbe:	4a52      	ldr	r2, [pc, #328]	; (8001108 <ESP8266_TS_Send_Data_MultiField+0x15c>)
 8000fc0:	4952      	ldr	r1, [pc, #328]	; (800110c <ESP8266_TS_Send_Data_MultiField+0x160>)
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f7ff ff9b 	bl	8000f00 <ESP8266_Connect_TCP>

	char cipsend_buff[25] = {0};
 8000fca:	23b8      	movs	r3, #184	; 0xb8
 8000fcc:	18fb      	adds	r3, r7, r3
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	3304      	adds	r3, #4
 8000fd4:	2215      	movs	r2, #21
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f004 ff50 	bl	8005e7e <memset>
	char field_buff[35] = {0};
 8000fde:	2394      	movs	r3, #148	; 0x94
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	221f      	movs	r2, #31
 8000fea:	2100      	movs	r1, #0
 8000fec:	0018      	movs	r0, r3
 8000fee:	f004 ff46 	bl	8005e7e <memset>
	char message[128] = {0};
 8000ff2:	2414      	movs	r4, #20
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	3304      	adds	r3, #4
 8000ffc:	227c      	movs	r2, #124	; 0x7c
 8000ffe:	2100      	movs	r1, #0
 8001000:	0018      	movs	r0, r3
 8001002:	f004 ff3c 	bl	8005e7e <memset>

	// prepare message
	sprintf(message, "GET /update?api_key=%s", API_Key);
 8001006:	4a42      	ldr	r2, [pc, #264]	; (8001110 <ESP8266_TS_Send_Data_MultiField+0x164>)
 8001008:	4942      	ldr	r1, [pc, #264]	; (8001114 <ESP8266_TS_Send_Data_MultiField+0x168>)
 800100a:	193b      	adds	r3, r7, r4
 800100c:	0018      	movs	r0, r3
 800100e:	f004 ff3f 	bl	8005e90 <siprintf>
	for(int i = 1; i < number_of_fields + 1; i++)
 8001012:	2301      	movs	r3, #1
 8001014:	22d4      	movs	r2, #212	; 0xd4
 8001016:	18ba      	adds	r2, r7, r2
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	e01d      	b.n	8001058 <ESP8266_TS_Send_Data_MultiField+0xac>
	{
		sprintf(field_buff, "&field%d=%u", i, data_buffer[i - 1]);
 800101c:	21d4      	movs	r1, #212	; 0xd4
 800101e:	187b      	adds	r3, r7, r1
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a3d      	ldr	r2, [pc, #244]	; (8001118 <ESP8266_TS_Send_Data_MultiField+0x16c>)
 8001024:	4694      	mov	ip, r2
 8001026:	4463      	add	r3, ip
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	18d3      	adds	r3, r2, r3
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	000c      	movs	r4, r1
 8001032:	187a      	adds	r2, r7, r1
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	4939      	ldr	r1, [pc, #228]	; (800111c <ESP8266_TS_Send_Data_MultiField+0x170>)
 8001038:	2594      	movs	r5, #148	; 0x94
 800103a:	1978      	adds	r0, r7, r5
 800103c:	f004 ff28 	bl	8005e90 <siprintf>
		strcat(message, field_buff);
 8001040:	197a      	adds	r2, r7, r5
 8001042:	2314      	movs	r3, #20
 8001044:	18fb      	adds	r3, r7, r3
 8001046:	0011      	movs	r1, r2
 8001048:	0018      	movs	r0, r3
 800104a:	f004 ff41 	bl	8005ed0 <strcat>
	for(int i = 1; i < number_of_fields + 1; i++)
 800104e:	193b      	adds	r3, r7, r4
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	193a      	adds	r2, r7, r4
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	230b      	movs	r3, #11
 800105a:	18fb      	adds	r3, r7, r3
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	22d4      	movs	r2, #212	; 0xd4
 8001060:	18ba      	adds	r2, r7, r2
 8001062:	6812      	ldr	r2, [r2, #0]
 8001064:	429a      	cmp	r2, r3
 8001066:	ddd9      	ble.n	800101c <ESP8266_TS_Send_Data_MultiField+0x70>
	}

	strcat(message, "\r\n");
 8001068:	2414      	movs	r4, #20
 800106a:	193b      	adds	r3, r7, r4
 800106c:	0018      	movs	r0, r3
 800106e:	f7ff f84b 	bl	8000108 <strlen>
 8001072:	0003      	movs	r3, r0
 8001074:	001a      	movs	r2, r3
 8001076:	193b      	adds	r3, r7, r4
 8001078:	189a      	adds	r2, r3, r2
 800107a:	4b29      	ldr	r3, [pc, #164]	; (8001120 <ESP8266_TS_Send_Data_MultiField+0x174>)
 800107c:	0010      	movs	r0, r2
 800107e:	0019      	movs	r1, r3
 8001080:	2303      	movs	r3, #3
 8001082:	001a      	movs	r2, r3
 8001084:	f004 fef2 	bl	8005e6c <memcpy>

	// send data length information
	sprintf(cipsend_buff, "AT+CIPSEND=%d\r\n", strlen(message));
 8001088:	193b      	adds	r3, r7, r4
 800108a:	0018      	movs	r0, r3
 800108c:	f7ff f83c 	bl	8000108 <strlen>
 8001090:	0002      	movs	r2, r0
 8001092:	4924      	ldr	r1, [pc, #144]	; (8001124 <ESP8266_TS_Send_Data_MultiField+0x178>)
 8001094:	25b8      	movs	r5, #184	; 0xb8
 8001096:	197b      	adds	r3, r7, r5
 8001098:	0018      	movs	r0, r3
 800109a:	f004 fef9 	bl	8005e90 <siprintf>
	UART_send_message(cipsend_buff, strlen(cipsend_buff));
 800109e:	197b      	adds	r3, r7, r5
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff f831 	bl	8000108 <strlen>
 80010a6:	0003      	movs	r3, r0
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	197b      	adds	r3, r7, r5
 80010ac:	0011      	movs	r1, r2
 80010ae:	0018      	movs	r0, r3
 80010b0:	f000 f8fe 	bl	80012b0 <UART_send_message>

	HAL_Delay(ESP_RESPOND_TIME);
 80010b4:	2064      	movs	r0, #100	; 0x64
 80010b6:	f000 ff75 	bl	8001fa4 <HAL_Delay>
	//while(!(Parser_simple_parse(">", ESP->MessageReceive)));
	UART_send_message(message, strlen(message)); // send data
 80010ba:	193b      	adds	r3, r7, r4
 80010bc:	0018      	movs	r0, r3
 80010be:	f7ff f823 	bl	8000108 <strlen>
 80010c2:	0003      	movs	r3, r0
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	193b      	adds	r3, r7, r4
 80010c8:	0011      	movs	r1, r2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 f8f0 	bl	80012b0 <UART_send_message>
	while(!ESP8266_Check_OK_Respond(ESP));
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff fdd3 	bl	8000c80 <ESP8266_Check_OK_Respond>
 80010da:	1e03      	subs	r3, r0, #0
 80010dc:	d0f9      	beq.n	80010d2 <ESP8266_TS_Send_Data_MultiField+0x126>

	// if TCP isn't closed
	if(ESP8266_is_TCP_disconnected(ESP) != ESP_OK)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff fdf5 	bl	8000cd0 <ESP8266_is_TCP_disconnected>
 80010e6:	0003      	movs	r3, r0
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d003      	beq.n	80010f4 <ESP8266_TS_Send_Data_MultiField+0x148>
	{
		ESP8266_Disconnect_TCP(ESP);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f7ff ff40 	bl	8000f74 <ESP8266_Disconnect_TCP>
	}

	//ESP8266_EnterDeepSleep(ESP, 2000);

	ESP->ESP8266_status = ESP_OK;
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	230e      	movs	r3, #14
 80010f8:	33ff      	adds	r3, #255	; 0xff
 80010fa:	2101      	movs	r1, #1
 80010fc:	54d1      	strb	r1, [r2, r3]
	return ESP_OK;
 80010fe:	2301      	movs	r3, #1
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b036      	add	sp, #216	; 0xd8
 8001106:	bdb0      	pop	{r4, r5, r7, pc}
 8001108:	080067e0 	.word	0x080067e0
 800110c:	080067e4 	.word	0x080067e4
 8001110:	08006844 	.word	0x08006844
 8001114:	080067f4 	.word	0x080067f4
 8001118:	7fffffff 	.word	0x7fffffff
 800111c:	0800680c 	.word	0x0800680c
 8001120:	08006818 	.word	0x08006818
 8001124:	0800681c 	.word	0x0800681c

08001128 <RingBuffer_Init>:

#include "RingBuffer.h"


void RingBuffer_Init(RingBuffer_t* RingBuffer)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	RingBuffer->head = 0;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	705a      	strb	r2, [r3, #1]
	RingBuffer->tail = 0;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2200      	movs	r2, #0
 800113a:	701a      	strb	r2, [r3, #0]
	RingBuffer->BUFFER_FULL_FLAG = 0;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2282      	movs	r2, #130	; 0x82
 8001140:	2100      	movs	r1, #0
 8001142:	5499      	strb	r1, [r3, r2]
	RingBuffer->BUFFER_EMPTY_FLAG = 1;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2283      	movs	r2, #131	; 0x83
 8001148:	2101      	movs	r1, #1
 800114a:	5499      	strb	r1, [r3, r2]
	RingBuffer->data_counter = 0;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2284      	movs	r2, #132	; 0x84
 8001150:	2100      	movs	r1, #0
 8001152:	5499      	strb	r1, [r3, r2]
}
 8001154:	46c0      	nop			; (mov r8, r8)
 8001156:	46bd      	mov	sp, r7
 8001158:	b002      	add	sp, #8
 800115a:	bd80      	pop	{r7, pc}

0800115c <RB_Buff_Write>:
	while(*string++ && (!RingBuffer->BUFFER_FULL_FLAG));
}


void RB_Buff_Write(RingBuffer_t* RingBuffer, uint8_t value)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	000a      	movs	r2, r1
 8001166:	1cfb      	adds	r3, r7, #3
 8001168:	701a      	strb	r2, [r3, #0]
	if(((RingBuffer->head + 1) % BUFFER_SIZE) != RingBuffer->tail)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	785b      	ldrb	r3, [r3, #1]
 800116e:	3301      	adds	r3, #1
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <RB_Buff_Write+0x84>)
 8001172:	4013      	ands	r3, r2
 8001174:	d504      	bpl.n	8001180 <RB_Buff_Write+0x24>
 8001176:	3b01      	subs	r3, #1
 8001178:	2280      	movs	r2, #128	; 0x80
 800117a:	4252      	negs	r2, r2
 800117c:	4313      	orrs	r3, r2
 800117e:	3301      	adds	r3, #1
 8001180:	001a      	movs	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	429a      	cmp	r2, r3
 8001188:	d021      	beq.n	80011ce <RB_Buff_Write+0x72>
	{
		RingBuffer->BUFFER_EMPTY_FLAG = 0;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2283      	movs	r2, #131	; 0x83
 800118e:	2100      	movs	r1, #0
 8001190:	5499      	strb	r1, [r3, r2]
		RingBuffer->buffer[RingBuffer->head] = value;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	785b      	ldrb	r3, [r3, #1]
 8001196:	001a      	movs	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	189b      	adds	r3, r3, r2
 800119c:	1cfa      	adds	r2, r7, #3
 800119e:	7812      	ldrb	r2, [r2, #0]
 80011a0:	709a      	strb	r2, [r3, #2]
		RingBuffer->head++;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	785b      	ldrb	r3, [r3, #1]
 80011a6:	3301      	adds	r3, #1
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	705a      	strb	r2, [r3, #1]
		RingBuffer->head %= BUFFER_SIZE;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	785b      	ldrb	r3, [r3, #1]
 80011b2:	227f      	movs	r2, #127	; 0x7f
 80011b4:	4013      	ands	r3, r2
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	705a      	strb	r2, [r3, #1]
		RingBuffer->data_counter++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2284      	movs	r2, #132	; 0x84
 80011c0:	5c9b      	ldrb	r3, [r3, r2]
 80011c2:	3301      	adds	r3, #1
 80011c4:	b2d9      	uxtb	r1, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2284      	movs	r2, #132	; 0x84
 80011ca:	5499      	strb	r1, [r3, r2]
	}
	else
	{
		RingBuffer->BUFFER_FULL_FLAG = 1;
	}
}
 80011cc:	e003      	b.n	80011d6 <RB_Buff_Write+0x7a>
		RingBuffer->BUFFER_FULL_FLAG = 1;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2282      	movs	r2, #130	; 0x82
 80011d2:	2101      	movs	r1, #1
 80011d4:	5499      	strb	r1, [r3, r2]
}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	46bd      	mov	sp, r7
 80011da:	b002      	add	sp, #8
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	8000007f 	.word	0x8000007f

080011e4 <RB_Buff_Read>:



void RB_Buff_Read(RingBuffer_t* RingBuffer, uint8_t* data)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
	if(RingBuffer->tail != RingBuffer->head)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	781a      	ldrb	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d021      	beq.n	800123e <RB_Buff_Read+0x5a>
	{
		RingBuffer->BUFFER_FULL_FLAG = 0;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2282      	movs	r2, #130	; 0x82
 80011fe:	2100      	movs	r1, #0
 8001200:	5499      	strb	r1, [r3, r2]
		*data = RingBuffer->buffer[RingBuffer->tail];
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	001a      	movs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	189b      	adds	r3, r3, r2
 800120c:	789a      	ldrb	r2, [r3, #2]
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	701a      	strb	r2, [r3, #0]
		RingBuffer->tail++;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	3301      	adds	r3, #1
 8001218:	b2da      	uxtb	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	701a      	strb	r2, [r3, #0]
		RingBuffer->tail %= BUFFER_SIZE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	227f      	movs	r2, #127	; 0x7f
 8001224:	4013      	ands	r3, r2
 8001226:	b2da      	uxtb	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	701a      	strb	r2, [r3, #0]
		RingBuffer->data_counter--;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2284      	movs	r2, #132	; 0x84
 8001230:	5c9b      	ldrb	r3, [r3, r2]
 8001232:	3b01      	subs	r3, #1
 8001234:	b2d9      	uxtb	r1, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2284      	movs	r2, #132	; 0x84
 800123a:	5499      	strb	r1, [r3, r2]

	else
	{
		RingBuffer->BUFFER_EMPTY_FLAG = 1;
	}
}
 800123c:	e003      	b.n	8001246 <RB_Buff_Read+0x62>
		RingBuffer->BUFFER_EMPTY_FLAG = 1;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2283      	movs	r2, #131	; 0x83
 8001242:	2101      	movs	r1, #1
 8001244:	5499      	strb	r1, [r3, r2]
}
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	46bd      	mov	sp, r7
 800124a:	b002      	add	sp, #8
 800124c:	bd80      	pop	{r7, pc}

0800124e <RB_Flush>:
{
	return RingBuffer->data_counter;
}

void RB_Flush(RingBuffer_t* RingBuffer)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
	// clear buffer
	RingBuffer->head = 0;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	705a      	strb	r2, [r3, #1]
	RingBuffer->tail = 0;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
	RingBuffer->data_counter = 0;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2284      	movs	r2, #132	; 0x84
 8001266:	2100      	movs	r1, #0
 8001268:	5499      	strb	r1, [r3, r2]
}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b002      	add	sp, #8
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <UART_send_string>:
 */

#include "Utilis.h"

void UART_send_string(char* message)
{
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b095      	sub	sp, #84	; 0x54
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	uint8_t length;
	uint8_t message_buf[64];
	length = sprintf((char*)message_buf, message);
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	240c      	movs	r4, #12
 8001280:	193b      	adds	r3, r7, r4
 8001282:	0011      	movs	r1, r2
 8001284:	0018      	movs	r0, r3
 8001286:	f004 fe03 	bl	8005e90 <siprintf>
 800128a:	0002      	movs	r2, r0
 800128c:	214f      	movs	r1, #79	; 0x4f
 800128e:	187b      	adds	r3, r7, r1
 8001290:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(UART, message_buf, length, 100);
 8001292:	187b      	adds	r3, r7, r1
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b29a      	uxth	r2, r3
 8001298:	1939      	adds	r1, r7, r4
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <UART_send_string+0x38>)
 800129c:	2364      	movs	r3, #100	; 0x64
 800129e:	f003 fb23 	bl	80048e8 <HAL_UART_Transmit>
}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b015      	add	sp, #84	; 0x54
 80012a8:	bd90      	pop	{r4, r7, pc}
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	2000034c 	.word	0x2000034c

080012b0 <UART_send_message>:

void UART_send_message(char* string, uint8_t string_size)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	000a      	movs	r2, r1
 80012ba:	1cfb      	adds	r3, r7, #3
 80012bc:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(UART, (uint8_t*)string, string_size, 100);
 80012be:	1cfb      	adds	r3, r7, #3
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <UART_send_message+0x28>)
 80012c8:	2364      	movs	r3, #100	; 0x64
 80012ca:	f003 fb0d 	bl	80048e8 <HAL_UART_Transmit>
}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b002      	add	sp, #8
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	2000034c 	.word	0x2000034c

080012dc <delay_init>:

#include "main.h"
#include "delay.h"

void delay_init()
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(_TIMER);
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <delay_init+0x14>)
 80012e2:	0018      	movs	r0, r3
 80012e4:	f003 f84e 	bl	8004384 <HAL_TIM_Base_Start>
}
 80012e8:	46c0      	nop			; (mov r8, r8)
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	200002c4 	.word	0x200002c4

080012f4 <delay_us>:



void delay_us(uint16_t us)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	0002      	movs	r2, r0
 80012fc:	1dbb      	adds	r3, r7, #6
 80012fe:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(_TIMER, 0); // set CNT register to 0
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <delay_us+0x30>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2200      	movs	r2, #0
 8001306:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(_TIMER) < us); // wait until timer reach us
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <delay_us+0x30>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001310:	1dbb      	adds	r3, r7, #6
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3f8      	bcc.n	800130a <delay_us+0x16>
}
 8001318:	46c0      	nop			; (mov r8, r8)
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	46bd      	mov	sp, r7
 800131e:	b002      	add	sp, #8
 8001320:	bd80      	pop	{r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	200002c4 	.word	0x200002c4

08001328 <delay_ms>:


void delay_ms(uint16_t ms)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	0002      	movs	r2, r0
 8001330:	1dbb      	adds	r3, r7, #6
 8001332:	801a      	strh	r2, [r3, #0]
	for(int i=0;i<ms;i++)
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	e007      	b.n	800134a <delay_ms+0x22>
	{
		delay_us(1000);
 800133a:	23fa      	movs	r3, #250	; 0xfa
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	0018      	movs	r0, r3
 8001340:	f7ff ffd8 	bl	80012f4 <delay_us>
	for(int i=0;i<ms;i++)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	3301      	adds	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	1dbb      	adds	r3, r7, #6
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	429a      	cmp	r2, r3
 8001352:	dbf2      	blt.n	800133a <delay_ms+0x12>
	}
}
 8001354:	46c0      	nop			; (mov r8, r8)
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	b004      	add	sp, #16
 800135c:	bd80      	pop	{r7, pc}

0800135e <DHT11_Init>:
#include "main.h"
#include "delay.h"


void DHT11_Init(dht11_sensor* sensor, GPIO_TypeDef* _PORT, uint16_t _PIN)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b084      	sub	sp, #16
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	1dbb      	adds	r3, r7, #6
 800136a:	801a      	strh	r2, [r3, #0]
	sensor->Port = _PORT;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	601a      	str	r2, [r3, #0]
	sensor->Pin = _PIN;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	1dba      	adds	r2, r7, #6
 8001376:	8812      	ldrh	r2, [r2, #0]
 8001378:	809a      	strh	r2, [r3, #4]
}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b004      	add	sp, #16
 8001380:	bd80      	pop	{r7, pc}

08001382 <change_to_output>:



static void change_to_output(dht11_sensor* sensor)
{
 8001382:	b590      	push	{r4, r7, lr}
 8001384:	b089      	sub	sp, #36	; 0x24
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_data = {0};
 800138a:	240c      	movs	r4, #12
 800138c:	193b      	adds	r3, r7, r4
 800138e:	0018      	movs	r0, r3
 8001390:	2314      	movs	r3, #20
 8001392:	001a      	movs	r2, r3
 8001394:	2100      	movs	r1, #0
 8001396:	f004 fd72 	bl	8005e7e <memset>
	gpio_data.Pin = sensor->Pin;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	889b      	ldrh	r3, [r3, #4]
 800139e:	001a      	movs	r2, r3
 80013a0:	0021      	movs	r1, r4
 80013a2:	187b      	adds	r3, r7, r1
 80013a4:	601a      	str	r2, [r3, #0]
	gpio_data.Mode = GPIO_MODE_OUTPUT_OD;
 80013a6:	187b      	adds	r3, r7, r1
 80013a8:	2211      	movs	r2, #17
 80013aa:	605a      	str	r2, [r3, #4]
	gpio_data.Pull = GPIO_NOPULL;
 80013ac:	187b      	adds	r3, r7, r1
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
	gpio_data.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	187b      	adds	r3, r7, r1
 80013b4:	2200      	movs	r2, #0
 80013b6:	60da      	str	r2, [r3, #12]


	HAL_GPIO_Init(sensor->Port, &gpio_data);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	187a      	adds	r2, r7, r1
 80013be:	0011      	movs	r1, r2
 80013c0:	0018      	movs	r0, r3
 80013c2:	f001 f933 	bl	800262c <HAL_GPIO_Init>
}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b009      	add	sp, #36	; 0x24
 80013cc:	bd90      	pop	{r4, r7, pc}

080013ce <send_start_signal>:


static void send_start_signal(dht11_sensor* sensor)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sensor->Port, sensor->Pin, GPIO_PIN_RESET); // set Data pin to LOW
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6818      	ldr	r0, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	889b      	ldrh	r3, [r3, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	0019      	movs	r1, r3
 80013e2:	f001 faae 	bl	8002942 <HAL_GPIO_WritePin>
	delay_ms(18);
 80013e6:	2012      	movs	r0, #18
 80013e8:	f7ff ff9e 	bl	8001328 <delay_ms>
	HAL_GPIO_WritePin(sensor->Port, sensor->Pin, GPIO_PIN_SET); // set Data pin to HIGH
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	889b      	ldrh	r3, [r3, #4]
 80013f4:	2201      	movs	r2, #1
 80013f6:	0019      	movs	r1, r3
 80013f8:	f001 faa3 	bl	8002942 <HAL_GPIO_WritePin>
}
 80013fc:	46c0      	nop			; (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}

08001404 <change_to_input>:


static void change_to_input(dht11_sensor* sensor)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b089      	sub	sp, #36	; 0x24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_data = {0};
 800140c:	240c      	movs	r4, #12
 800140e:	193b      	adds	r3, r7, r4
 8001410:	0018      	movs	r0, r3
 8001412:	2314      	movs	r3, #20
 8001414:	001a      	movs	r2, r3
 8001416:	2100      	movs	r1, #0
 8001418:	f004 fd31 	bl	8005e7e <memset>
	gpio_data.Pin = sensor->Pin;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	889b      	ldrh	r3, [r3, #4]
 8001420:	001a      	movs	r2, r3
 8001422:	0021      	movs	r1, r4
 8001424:	187b      	adds	r3, r7, r1
 8001426:	601a      	str	r2, [r3, #0]
	gpio_data.Mode = GPIO_MODE_INPUT;
 8001428:	187b      	adds	r3, r7, r1
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
	gpio_data.Pull = GPIO_NOPULL;
 800142e:	187b      	adds	r3, r7, r1
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
	gpio_data.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	187b      	adds	r3, r7, r1
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]


	HAL_GPIO_Init(sensor->Port, &gpio_data);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	187a      	adds	r2, r7, r1
 8001440:	0011      	movs	r1, r2
 8001442:	0018      	movs	r0, r3
 8001444:	f001 f8f2 	bl	800262c <HAL_GPIO_Init>

}
 8001448:	46c0      	nop			; (mov r8, r8)
 800144a:	46bd      	mov	sp, r7
 800144c:	b009      	add	sp, #36	; 0x24
 800144e:	bd90      	pop	{r4, r7, pc}

08001450 <check_response>:


static void check_response(dht11_sensor* sensor)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	delay_us(RESPONSE_TIMEOUT);
 8001458:	2028      	movs	r0, #40	; 0x28
 800145a:	f7ff ff4b 	bl	80012f4 <delay_us>
	if(!(HAL_GPIO_ReadPin(sensor->Port, sensor->Pin)))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	889b      	ldrh	r3, [r3, #4]
 8001466:	0019      	movs	r1, r3
 8001468:	0010      	movs	r0, r2
 800146a:	f001 fa4d 	bl	8002908 <HAL_GPIO_ReadPin>
 800146e:	1e03      	subs	r3, r0, #0
 8001470:	d102      	bne.n	8001478 <check_response+0x28>
	{
		delay_us(LOW_HIGH_RESPONSE_TIME);
 8001472:	2050      	movs	r0, #80	; 0x50
 8001474:	f7ff ff3e 	bl	80012f4 <delay_us>
	}

	while((HAL_GPIO_ReadPin(sensor->Port, sensor->Pin)));
 8001478:	46c0      	nop			; (mov r8, r8)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	889b      	ldrh	r3, [r3, #4]
 8001482:	0019      	movs	r1, r3
 8001484:	0010      	movs	r0, r2
 8001486:	f001 fa3f 	bl	8002908 <HAL_GPIO_ReadPin>
 800148a:	1e03      	subs	r3, r0, #0
 800148c:	d1f5      	bne.n	800147a <check_response+0x2a>
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46c0      	nop			; (mov r8, r8)
 8001492:	46bd      	mov	sp, r7
 8001494:	b002      	add	sp, #8
 8001496:	bd80      	pop	{r7, pc}

08001498 <read_byte>:


static uint8_t read_byte(dht11_sensor* sensor)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	uint8_t byte;
	for(int i=0; i<8; i++)
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	e046      	b.n	8001534 <read_byte+0x9c>
	{
		while(!(HAL_GPIO_ReadPin(sensor->Port, sensor->Pin)));
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	889b      	ldrh	r3, [r3, #4]
 80014b0:	0019      	movs	r1, r3
 80014b2:	0010      	movs	r0, r2
 80014b4:	f001 fa28 	bl	8002908 <HAL_GPIO_ReadPin>
 80014b8:	1e03      	subs	r3, r0, #0
 80014ba:	d0f5      	beq.n	80014a8 <read_byte+0x10>
		delay_us(TRANSMISION_LOGIC_0_TIME);
 80014bc:	2028      	movs	r0, #40	; 0x28
 80014be:	f7ff ff19 	bl	80012f4 <delay_us>
		if(HAL_GPIO_ReadPin(sensor->Port, sensor->Pin))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	889b      	ldrh	r3, [r3, #4]
 80014ca:	0019      	movs	r1, r3
 80014cc:	0010      	movs	r0, r2
 80014ce:	f001 fa1b 	bl	8002908 <HAL_GPIO_ReadPin>
 80014d2:	1e03      	subs	r3, r0, #0
 80014d4:	d00f      	beq.n	80014f6 <read_byte+0x5e>
		{
			//there is logic '1'
			byte |= (1<<(7-i));
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	2207      	movs	r2, #7
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2201      	movs	r2, #1
 80014de:	409a      	lsls	r2, r3
 80014e0:	0013      	movs	r3, r2
 80014e2:	b25a      	sxtb	r2, r3
 80014e4:	210f      	movs	r1, #15
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	b25b      	sxtb	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b25a      	sxtb	r2, r3
 80014f0:	187b      	adds	r3, r7, r1
 80014f2:	701a      	strb	r2, [r3, #0]
 80014f4:	e010      	b.n	8001518 <read_byte+0x80>
		}

		else
		{
			// there is logic '0'
			byte &= ~(1<<(7-i));
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	2207      	movs	r2, #7
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2201      	movs	r2, #1
 80014fe:	409a      	lsls	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	b25b      	sxtb	r3, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	b25b      	sxtb	r3, r3
 8001508:	210f      	movs	r1, #15
 800150a:	187a      	adds	r2, r7, r1
 800150c:	7812      	ldrb	r2, [r2, #0]
 800150e:	b252      	sxtb	r2, r2
 8001510:	4013      	ands	r3, r2
 8001512:	b25a      	sxtb	r2, r3
 8001514:	187b      	adds	r3, r7, r1
 8001516:	701a      	strb	r2, [r3, #0]
		}
		//wait for pin to go low
		while(HAL_GPIO_ReadPin(sensor->Port, sensor->Pin));
 8001518:	46c0      	nop			; (mov r8, r8)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	889b      	ldrh	r3, [r3, #4]
 8001522:	0019      	movs	r1, r3
 8001524:	0010      	movs	r0, r2
 8001526:	f001 f9ef 	bl	8002908 <HAL_GPIO_ReadPin>
 800152a:	1e03      	subs	r3, r0, #0
 800152c:	d1f5      	bne.n	800151a <read_byte+0x82>
	for(int i=0; i<8; i++)
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	3301      	adds	r3, #1
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	2b07      	cmp	r3, #7
 8001538:	ddb5      	ble.n	80014a6 <read_byte+0xe>
	}

	return byte;
 800153a:	230f      	movs	r3, #15
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	781b      	ldrb	r3, [r3, #0]
}
 8001540:	0018      	movs	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	b004      	add	sp, #16
 8001546:	bd80      	pop	{r7, pc}

08001548 <read_data>:


static void read_data(dht11_sensor* sensor, uint8_t* humidity_val, int8_t* temp_val, uint8_t* check_sum)
{
 8001548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154a:	b087      	sub	sp, #28
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
 8001554:	603b      	str	r3, [r7, #0]
	uint8_t humidity_integral;
	uint8_t humidity_dec;
	uint8_t temp_integral;
	uint8_t temp_dec;

	humidity_integral = read_byte(sensor);
 8001556:	2517      	movs	r5, #23
 8001558:	197c      	adds	r4, r7, r5
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff ff9b 	bl	8001498 <read_byte>
 8001562:	0003      	movs	r3, r0
 8001564:	7023      	strb	r3, [r4, #0]
	humidity_dec = read_byte(sensor);
 8001566:	2316      	movs	r3, #22
 8001568:	18fc      	adds	r4, r7, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	0018      	movs	r0, r3
 800156e:	f7ff ff93 	bl	8001498 <read_byte>
 8001572:	0003      	movs	r3, r0
 8001574:	7023      	strb	r3, [r4, #0]
	temp_integral = read_byte(sensor);
 8001576:	2615      	movs	r6, #21
 8001578:	19bc      	adds	r4, r7, r6
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff ff8b 	bl	8001498 <read_byte>
 8001582:	0003      	movs	r3, r0
 8001584:	7023      	strb	r3, [r4, #0]
	temp_dec = read_byte(sensor);
 8001586:	2314      	movs	r3, #20
 8001588:	18fc      	adds	r4, r7, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	0018      	movs	r0, r3
 800158e:	f7ff ff83 	bl	8001498 <read_byte>
 8001592:	0003      	movs	r3, r0
 8001594:	7023      	strb	r3, [r4, #0]

	*check_sum = read_byte(sensor);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	0018      	movs	r0, r3
 800159a:	f7ff ff7d 	bl	8001498 <read_byte>
 800159e:	0003      	movs	r3, r0
 80015a0:	001a      	movs	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
	*humidity_val = humidity_integral;
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	197a      	adds	r2, r7, r5
 80015aa:	7812      	ldrb	r2, [r2, #0]
 80015ac:	701a      	strb	r2, [r3, #0]
	*temp_val = temp_integral;
 80015ae:	19bb      	adds	r3, r7, r6
 80015b0:	2200      	movs	r2, #0
 80015b2:	569a      	ldrsb	r2, [r3, r2]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	701a      	strb	r2, [r3, #0]
}
 80015b8:	46c0      	nop			; (mov r8, r8)
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b007      	add	sp, #28
 80015be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080015c0 <DHT11_get_data>:


void DHT11_get_data(dht11_sensor* sensor, uint8_t* humidity_val, int8_t* temp_val, uint8_t* check_sum)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
 80015cc:	603b      	str	r3, [r7, #0]
	send_start_signal(sensor);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	0018      	movs	r0, r3
 80015d2:	f7ff fefc 	bl	80013ce <send_start_signal>
	change_to_input(sensor);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	0018      	movs	r0, r3
 80015da:	f7ff ff13 	bl	8001404 <change_to_input>
	check_response(sensor);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	0018      	movs	r0, r3
 80015e2:	f7ff ff35 	bl	8001450 <check_response>
	read_data(sensor, humidity_val, temp_val, check_sum);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f7ff ffab 	bl	8001548 <read_data>
	change_to_output(sensor);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	0018      	movs	r0, r3
 80015f6:	f7ff fec4 	bl	8001382 <change_to_output>
}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b004      	add	sp, #16
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_DMA_Init+0x38>)
 800160c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <MX_DMA_Init+0x38>)
 8001610:	2101      	movs	r1, #1
 8001612:	430a      	orrs	r2, r1
 8001614:	631a      	str	r2, [r3, #48]	; 0x30
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_DMA_Init+0x38>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	2201      	movs	r2, #1
 800161c:	4013      	ands	r3, r2
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	200b      	movs	r0, #11
 8001628:	f000 fd8c 	bl	8002144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 800162c:	200b      	movs	r0, #11
 800162e:	f000 fd9e 	bl	800216e <HAL_NVIC_EnableIRQ>

}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	40021000 	.word	0x40021000

08001640 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b089      	sub	sp, #36	; 0x24
 8001644:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001646:	240c      	movs	r4, #12
 8001648:	193b      	adds	r3, r7, r4
 800164a:	0018      	movs	r0, r3
 800164c:	2314      	movs	r3, #20
 800164e:	001a      	movs	r2, r3
 8001650:	2100      	movs	r1, #0
 8001652:	f004 fc14 	bl	8005e7e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	4b2c      	ldr	r3, [pc, #176]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001658:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800165a:	4b2b      	ldr	r3, [pc, #172]	; (8001708 <MX_GPIO_Init+0xc8>)
 800165c:	2104      	movs	r1, #4
 800165e:	430a      	orrs	r2, r1
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
 8001662:	4b29      	ldr	r3, [pc, #164]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001666:	2204      	movs	r2, #4
 8001668:	4013      	ands	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	4b26      	ldr	r3, [pc, #152]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001674:	2101      	movs	r1, #1
 8001676:	430a      	orrs	r2, r1
 8001678:	62da      	str	r2, [r3, #44]	; 0x2c
 800167a:	4b23      	ldr	r3, [pc, #140]	; (8001708 <MX_GPIO_Init+0xc8>)
 800167c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800167e:	2201      	movs	r2, #1
 8001680:	4013      	ands	r3, r2
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b20      	ldr	r3, [pc, #128]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800168a:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <MX_GPIO_Init+0xc8>)
 800168c:	2102      	movs	r1, #2
 800168e:	430a      	orrs	r2, r1
 8001690:	62da      	str	r2, [r3, #44]	; 0x2c
 8001692:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <MX_GPIO_Init+0xc8>)
 8001694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001696:	2202      	movs	r2, #2
 8001698:	4013      	ands	r3, r2
 800169a:	603b      	str	r3, [r7, #0]
 800169c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800169e:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_GPIO_Init+0xcc>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	2108      	movs	r1, #8
 80016a4:	0018      	movs	r0, r3
 80016a6:	f001 f94c 	bl	8002942 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_SIGNAL_GPIO_Port, DHT11_SIGNAL_Pin, GPIO_PIN_SET);
 80016aa:	4b18      	ldr	r3, [pc, #96]	; (800170c <MX_GPIO_Init+0xcc>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	2110      	movs	r1, #16
 80016b0:	0018      	movs	r0, r3
 80016b2:	f001 f946 	bl	8002942 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80016b6:	193b      	adds	r3, r7, r4
 80016b8:	2208      	movs	r2, #8
 80016ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016bc:	193b      	adds	r3, r7, r4
 80016be:	2201      	movs	r2, #1
 80016c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	193b      	adds	r3, r7, r4
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	193b      	adds	r3, r7, r4
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80016ce:	193b      	adds	r3, r7, r4
 80016d0:	4a0e      	ldr	r2, [pc, #56]	; (800170c <MX_GPIO_Init+0xcc>)
 80016d2:	0019      	movs	r1, r3
 80016d4:	0010      	movs	r0, r2
 80016d6:	f000 ffa9 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT11_SIGNAL_Pin;
 80016da:	0021      	movs	r1, r4
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	2210      	movs	r2, #16
 80016e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80016e2:	187b      	adds	r3, r7, r1
 80016e4:	2211      	movs	r2, #17
 80016e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	187b      	adds	r3, r7, r1
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	187b      	adds	r3, r7, r1
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DHT11_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	4a05      	ldr	r2, [pc, #20]	; (800170c <MX_GPIO_Init+0xcc>)
 80016f8:	0019      	movs	r1, r3
 80016fa:	0010      	movs	r0, r2
 80016fc:	f000 ff96 	bl	800262c <HAL_GPIO_Init>

}
 8001700:	46c0      	nop			; (mov r8, r8)
 8001702:	46bd      	mov	sp, r7
 8001704:	b009      	add	sp, #36	; 0x24
 8001706:	bd90      	pop	{r4, r7, pc}
 8001708:	40021000 	.word	0x40021000
 800170c:	50000400 	.word	0x50000400

08001710 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001714:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <MX_I2C1_Init+0x74>)
 8001716:	4a1c      	ldr	r2, [pc, #112]	; (8001788 <MX_I2C1_Init+0x78>)
 8001718:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40000A0B;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_I2C1_Init+0x74>)
 800171c:	4a1b      	ldr	r2, [pc, #108]	; (800178c <MX_I2C1_Init+0x7c>)
 800171e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_I2C1_Init+0x74>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_I2C1_Init+0x74>)
 8001728:	2201      	movs	r2, #1
 800172a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_I2C1_Init+0x74>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_I2C1_Init+0x74>)
 8001734:	2200      	movs	r2, #0
 8001736:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_I2C1_Init+0x74>)
 800173a:	2200      	movs	r2, #0
 800173c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <MX_I2C1_Init+0x74>)
 8001740:	2200      	movs	r2, #0
 8001742:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <MX_I2C1_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <MX_I2C1_Init+0x74>)
 800174c:	0018      	movs	r0, r3
 800174e:	f001 f931 	bl	80029b4 <HAL_I2C_Init>
 8001752:	1e03      	subs	r3, r0, #0
 8001754:	d001      	beq.n	800175a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001756:	f000 f99b 	bl	8001a90 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <MX_I2C1_Init+0x74>)
 800175c:	2100      	movs	r1, #0
 800175e:	0018      	movs	r0, r3
 8001760:	f001 fe72 	bl	8003448 <HAL_I2CEx_ConfigAnalogFilter>
 8001764:	1e03      	subs	r3, r0, #0
 8001766:	d001      	beq.n	800176c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001768:	f000 f992 	bl	8001a90 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800176c:	4b05      	ldr	r3, [pc, #20]	; (8001784 <MX_I2C1_Init+0x74>)
 800176e:	2100      	movs	r1, #0
 8001770:	0018      	movs	r0, r3
 8001772:	f001 feb5 	bl	80034e0 <HAL_I2CEx_ConfigDigitalFilter>
 8001776:	1e03      	subs	r3, r0, #0
 8001778:	d001      	beq.n	800177e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800177a:	f000 f989 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200000bc 	.word	0x200000bc
 8001788:	40005400 	.word	0x40005400
 800178c:	40000a0b 	.word	0x40000a0b

08001790 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001790:	b590      	push	{r4, r7, lr}
 8001792:	b089      	sub	sp, #36	; 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	240c      	movs	r4, #12
 800179a:	193b      	adds	r3, r7, r4
 800179c:	0018      	movs	r0, r3
 800179e:	2314      	movs	r3, #20
 80017a0:	001a      	movs	r2, r3
 80017a2:	2100      	movs	r1, #0
 80017a4:	f004 fb6b 	bl	8005e7e <memset>
  if(i2cHandle->Instance==I2C1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a18      	ldr	r2, [pc, #96]	; (8001810 <HAL_I2C_MspInit+0x80>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d12a      	bne.n	8001808 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <HAL_I2C_MspInit+0x84>)
 80017b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017b6:	4b17      	ldr	r3, [pc, #92]	; (8001814 <HAL_I2C_MspInit+0x84>)
 80017b8:	2101      	movs	r1, #1
 80017ba:	430a      	orrs	r2, r1
 80017bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_I2C_MspInit+0x84>)
 80017c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c2:	2201      	movs	r2, #1
 80017c4:	4013      	ands	r3, r2
 80017c6:	60bb      	str	r3, [r7, #8]
 80017c8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017ca:	193b      	adds	r3, r7, r4
 80017cc:	22c0      	movs	r2, #192	; 0xc0
 80017ce:	00d2      	lsls	r2, r2, #3
 80017d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017d2:	0021      	movs	r1, r4
 80017d4:	187b      	adds	r3, r7, r1
 80017d6:	2212      	movs	r2, #18
 80017d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	187b      	adds	r3, r7, r1
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	2203      	movs	r2, #3
 80017e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80017e6:	187b      	adds	r3, r7, r1
 80017e8:	2201      	movs	r2, #1
 80017ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	187a      	adds	r2, r7, r1
 80017ee:	23a0      	movs	r3, #160	; 0xa0
 80017f0:	05db      	lsls	r3, r3, #23
 80017f2:	0011      	movs	r1, r2
 80017f4:	0018      	movs	r0, r3
 80017f6:	f000 ff19 	bl	800262c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_I2C_MspInit+0x84>)
 80017fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <HAL_I2C_MspInit+0x84>)
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	0389      	lsls	r1, r1, #14
 8001804:	430a      	orrs	r2, r1
 8001806:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001808:	46c0      	nop			; (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	b009      	add	sp, #36	; 0x24
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	40005400 	.word	0x40005400
 8001814:	40021000 	.word	0x40021000

08001818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800181c:	f000 fb52 	bl	8001ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001820:	f000 f87c 	bl	800191c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001824:	f7ff ff0c 	bl	8001640 <MX_GPIO_Init>

  MX_DMA_Init();
 8001828:	f7ff feec 	bl	8001604 <MX_DMA_Init>

  MX_USART2_UART_Init();
 800182c:	f000 fa80 	bl	8001d30 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001830:	f7ff ff6e 	bl	8001710 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001834:	f000 fa12 	bl	8001c5c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001838:	f000 f8e4 	bl	8001a04 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, UART_RX_val, 128);
 800183c:	4926      	ldr	r1, [pc, #152]	; (80018d8 <main+0xc0>)
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <main+0xc4>)
 8001840:	2280      	movs	r2, #128	; 0x80
 8001842:	0018      	movs	r0, r3
 8001844:	f004 fa79 	bl	8005d3a <HAL_UARTEx_ReceiveToIdle_DMA>
  //HAL_UART_Receive_IT(&huart2, &UART_RX_val, 1);
  //INA219_Init(&hi2c1, INA_I2C_ADDR);
  delay_init();
 8001848:	f7ff fd48 	bl	80012dc <delay_init>
  DHT11_Init(&DHT11, DHT11_SIGNAL_GPIO_Port, DHT11_SIGNAL_Pin);
 800184c:	4924      	ldr	r1, [pc, #144]	; (80018e0 <main+0xc8>)
 800184e:	4b25      	ldr	r3, [pc, #148]	; (80018e4 <main+0xcc>)
 8001850:	2210      	movs	r2, #16
 8001852:	0018      	movs	r0, r3
 8001854:	f7ff fd83 	bl	800135e <DHT11_Init>
  BMP280_Init(&hi2c1, 0x77);
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <main+0xd0>)
 800185a:	2177      	movs	r1, #119	; 0x77
 800185c:	0018      	movs	r0, r3
 800185e:	f7ff f98d 	bl	8000b7c <BMP280_Init>
  ESP8266_Init(&ESP_module, "t-mobil", "19962016igor", AP_STATION);
 8001862:	4a22      	ldr	r2, [pc, #136]	; (80018ec <main+0xd4>)
 8001864:	4922      	ldr	r1, [pc, #136]	; (80018f0 <main+0xd8>)
 8001866:	4823      	ldr	r0, [pc, #140]	; (80018f4 <main+0xdc>)
 8001868:	2302      	movs	r3, #2
 800186a:	f7ff fae7 	bl	8000e3c <ESP8266_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <main+0xc8>)
 8001870:	2108      	movs	r1, #8
 8001872:	0018      	movs	r0, r3
 8001874:	f001 f882 	bl	800297c <HAL_GPIO_TogglePin>
	  //INA219_Get_Data_OneShot(&solar_voltage, &solar_current);
	  BMP280_get_data_FORCED(&bmp_temp, &bmp_press);
 8001878:	4a1f      	ldr	r2, [pc, #124]	; (80018f8 <main+0xe0>)
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <main+0xe4>)
 800187c:	0011      	movs	r1, r2
 800187e:	0018      	movs	r0, r3
 8001880:	f7ff f92c 	bl	8000adc <BMP280_get_data_FORCED>
	  DHT11_get_data(&DHT11, &dht11_humidity, &dht11_temp, &dht11_check_sum);
 8001884:	4b1e      	ldr	r3, [pc, #120]	; (8001900 <main+0xe8>)
 8001886:	4a1f      	ldr	r2, [pc, #124]	; (8001904 <main+0xec>)
 8001888:	491f      	ldr	r1, [pc, #124]	; (8001908 <main+0xf0>)
 800188a:	4816      	ldr	r0, [pc, #88]	; (80018e4 <main+0xcc>)
 800188c:	f7ff fe98 	bl	80015c0 <DHT11_get_data>

	  sensors_data_buff[0] = bmp_temp;
 8001890:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <main+0xe4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	b29a      	uxth	r2, r3
 8001896:	4b1d      	ldr	r3, [pc, #116]	; (800190c <main+0xf4>)
 8001898:	801a      	strh	r2, [r3, #0]
	  sensors_data_buff[1] = bmp_press;
 800189a:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <main+0xe0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4b1a      	ldr	r3, [pc, #104]	; (800190c <main+0xf4>)
 80018a2:	805a      	strh	r2, [r3, #2]
	  sensors_data_buff[2] = dht11_humidity;
 80018a4:	4b18      	ldr	r3, [pc, #96]	; (8001908 <main+0xf0>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b18      	ldr	r3, [pc, #96]	; (800190c <main+0xf4>)
 80018ac:	809a      	strh	r2, [r3, #4]
	  sensors_data_buff[3] = solar_voltage;
 80018ae:	4b18      	ldr	r3, [pc, #96]	; (8001910 <main+0xf8>)
 80018b0:	881a      	ldrh	r2, [r3, #0]
 80018b2:	4b16      	ldr	r3, [pc, #88]	; (800190c <main+0xf4>)
 80018b4:	80da      	strh	r2, [r3, #6]
	  sensors_data_buff[4] = solar_current;
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <main+0xfc>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	4b13      	ldr	r3, [pc, #76]	; (800190c <main+0xf4>)
 80018be:	811a      	strh	r2, [r3, #8]

	  ESP8266_TS_Send_Data_MultiField(&ESP_module, 5, sensors_data_buff);
 80018c0:	4a12      	ldr	r2, [pc, #72]	; (800190c <main+0xf4>)
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <main+0xdc>)
 80018c4:	2105      	movs	r1, #5
 80018c6:	0018      	movs	r0, r3
 80018c8:	f7ff fb70 	bl	8000fac <ESP8266_TS_Send_Data_MultiField>
	  HAL_Delay(20000);
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <main+0x100>)
 80018ce:	0018      	movs	r0, r3
 80018d0:	f000 fb68 	bl	8001fa4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80018d4:	e7cb      	b.n	800186e <main+0x56>
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	20000230 	.word	0x20000230
 80018dc:	2000034c 	.word	0x2000034c
 80018e0:	50000400 	.word	0x50000400
 80018e4:	20000228 	.word	0x20000228
 80018e8:	200000bc 	.word	0x200000bc
 80018ec:	0800682c 	.word	0x0800682c
 80018f0:	0800683c 	.word	0x0800683c
 80018f4:	20000114 	.word	0x20000114
 80018f8:	2000010c 	.word	0x2000010c
 80018fc:	200002b0 	.word	0x200002b0
 8001900:	200002b4 	.word	0x200002b4
 8001904:	20000110 	.word	0x20000110
 8001908:	20000224 	.word	0x20000224
 800190c:	200002b8 	.word	0x200002b8
 8001910:	20000108 	.word	0x20000108
 8001914:	2000010a 	.word	0x2000010a
 8001918:	00004e20 	.word	0x00004e20

0800191c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b099      	sub	sp, #100	; 0x64
 8001920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001922:	242c      	movs	r4, #44	; 0x2c
 8001924:	193b      	adds	r3, r7, r4
 8001926:	0018      	movs	r0, r3
 8001928:	2334      	movs	r3, #52	; 0x34
 800192a:	001a      	movs	r2, r3
 800192c:	2100      	movs	r1, #0
 800192e:	f004 faa6 	bl	8005e7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001932:	2318      	movs	r3, #24
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	0018      	movs	r0, r3
 8001938:	2314      	movs	r3, #20
 800193a:	001a      	movs	r2, r3
 800193c:	2100      	movs	r1, #0
 800193e:	f004 fa9e 	bl	8005e7e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001942:	003b      	movs	r3, r7
 8001944:	0018      	movs	r0, r3
 8001946:	2318      	movs	r3, #24
 8001948:	001a      	movs	r2, r3
 800194a:	2100      	movs	r1, #0
 800194c:	f004 fa97 	bl	8005e7e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001950:	4b2a      	ldr	r3, [pc, #168]	; (80019fc <SystemClock_Config+0xe0>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a2a      	ldr	r2, [pc, #168]	; (8001a00 <SystemClock_Config+0xe4>)
 8001956:	401a      	ands	r2, r3
 8001958:	4b28      	ldr	r3, [pc, #160]	; (80019fc <SystemClock_Config+0xe0>)
 800195a:	2180      	movs	r1, #128	; 0x80
 800195c:	0109      	lsls	r1, r1, #4
 800195e:	430a      	orrs	r2, r1
 8001960:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001962:	0021      	movs	r1, r4
 8001964:	187b      	adds	r3, r7, r1
 8001966:	2202      	movs	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800196a:	187b      	adds	r3, r7, r1
 800196c:	2201      	movs	r2, #1
 800196e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001970:	187b      	adds	r3, r7, r1
 8001972:	2210      	movs	r2, #16
 8001974:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001976:	187b      	adds	r3, r7, r1
 8001978:	2202      	movs	r2, #2
 800197a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800197c:	187b      	adds	r3, r7, r1
 800197e:	2200      	movs	r2, #0
 8001980:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8001982:	187b      	adds	r3, r7, r1
 8001984:	2200      	movs	r2, #0
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001988:	187b      	adds	r3, r7, r1
 800198a:	2280      	movs	r2, #128	; 0x80
 800198c:	03d2      	lsls	r2, r2, #15
 800198e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001990:	187b      	adds	r3, r7, r1
 8001992:	0018      	movs	r0, r3
 8001994:	f001 fdf0 	bl	8003578 <HAL_RCC_OscConfig>
 8001998:	1e03      	subs	r3, r0, #0
 800199a:	d001      	beq.n	80019a0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800199c:	f000 f878 	bl	8001a90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a0:	2118      	movs	r1, #24
 80019a2:	187b      	adds	r3, r7, r1
 80019a4:	220f      	movs	r2, #15
 80019a6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019a8:	187b      	adds	r3, r7, r1
 80019aa:	2203      	movs	r2, #3
 80019ac:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80019ae:	187b      	adds	r3, r7, r1
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019b4:	187b      	adds	r3, r7, r1
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019c0:	187b      	adds	r3, r7, r1
 80019c2:	2100      	movs	r1, #0
 80019c4:	0018      	movs	r0, r3
 80019c6:	f002 f953 	bl	8003c70 <HAL_RCC_ClockConfig>
 80019ca:	1e03      	subs	r3, r0, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80019ce:	f000 f85f 	bl	8001a90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 80019d2:	003b      	movs	r3, r7
 80019d4:	220a      	movs	r2, #10
 80019d6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019d8:	003b      	movs	r3, r7
 80019da:	2200      	movs	r2, #0
 80019dc:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019de:	003b      	movs	r3, r7
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e4:	003b      	movs	r3, r7
 80019e6:	0018      	movs	r0, r3
 80019e8:	f002 fb66 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 80019ec:	1e03      	subs	r3, r0, #0
 80019ee:	d001      	beq.n	80019f4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80019f0:	f000 f84e 	bl	8001a90 <Error_Handler>
  }
}
 80019f4:	46c0      	nop			; (mov r8, r8)
 80019f6:	46bd      	mov	sp, r7
 80019f8:	b019      	add	sp, #100	; 0x64
 80019fa:	bd90      	pop	{r4, r7, pc}
 80019fc:	40007000 	.word	0x40007000
 8001a00:	ffffe7ff 	.word	0xffffe7ff

08001a04 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	201c      	movs	r0, #28
 8001a0e:	f000 fb99 	bl	8002144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a12:	201c      	movs	r0, #28
 8001a14:	f000 fbab 	bl	800216e <HAL_NVIC_EnableIRQ>
}
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <HAL_UARTEx_RxEventCallback>:
//	HAL_UART_Receive_IT(&huart2, &UART_RX_val, 1);
//}


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	000a      	movs	r2, r1
 8001a2a:	1cbb      	adds	r3, r7, #2
 8001a2c:	801a      	strh	r2, [r3, #0]
	if(huart->Instance == USART2)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <HAL_UARTEx_RxEventCallback+0x5c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d11c      	bne.n	8001a72 <HAL_UARTEx_RxEventCallback+0x52>
	{
		for(int i=0; i < Size; i++)
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	e00b      	b.n	8001a56 <HAL_UARTEx_RxEventCallback+0x36>
		{
			RB_Buff_Write(&ESP_module.ESP_RX_Buff, UART_RX_val[i]);
 8001a3e:	4a10      	ldr	r2, [pc, #64]	; (8001a80 <HAL_UARTEx_RxEventCallback+0x60>)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	18d3      	adds	r3, r2, r3
 8001a44:	781a      	ldrb	r2, [r3, #0]
 8001a46:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <HAL_UARTEx_RxEventCallback+0x64>)
 8001a48:	0011      	movs	r1, r2
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f7ff fb86 	bl	800115c <RB_Buff_Write>
		for(int i=0; i < Size; i++)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	3301      	adds	r3, #1
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	1cbb      	adds	r3, r7, #2
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	dbee      	blt.n	8001a3e <HAL_UARTEx_RxEventCallback+0x1e>
		}

		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, UART_RX_val, 128);
 8001a60:	4907      	ldr	r1, [pc, #28]	; (8001a80 <HAL_UARTEx_RxEventCallback+0x60>)
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_UARTEx_RxEventCallback+0x68>)
 8001a64:	2280      	movs	r2, #128	; 0x80
 8001a66:	0018      	movs	r0, r3
 8001a68:	f004 f967 	bl	8005d3a <HAL_UARTEx_ReceiveToIdle_DMA>
		RX_RESPOND_FLAG = 0;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <HAL_UARTEx_RxEventCallback+0x6c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]

	}
}
 8001a72:	46c0      	nop			; (mov r8, r8)
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b004      	add	sp, #16
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	40004400 	.word	0x40004400
 8001a80:	20000230 	.word	0x20000230
 8001a84:	2000011c 	.word	0x2000011c
 8001a88:	2000034c 	.word	0x2000034c
 8001a8c:	200000b8 	.word	0x200000b8

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <Error_Handler+0x8>

08001a9a <Parser_clean_string>:


#include "parser.h"

void Parser_clean_string(RingBuffer_t* RX_buffer, uint8_t Destination_buffer[])
{
 8001a9a:	b590      	push	{r4, r7, lr}
 8001a9c:	b087      	sub	sp, #28
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	6039      	str	r1, [r7, #0]
	uint8_t data_cnt = 0;
 8001aa4:	210f      	movs	r1, #15
 8001aa6:	187b      	adds	r3, r7, r1
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]


	uint8_t j = 0;
 8001aac:	2317      	movs	r3, #23
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	701a      	strb	r2, [r3, #0]

	data_cnt = RX_buffer->data_counter;
 8001ab4:	187b      	adds	r3, r7, r1
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	2184      	movs	r1, #132	; 0x84
 8001aba:	5c52      	ldrb	r2, [r2, r1]
 8001abc:	701a      	strb	r2, [r3, #0]
	for(int i=0; i < data_cnt - 2; i++)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	e021      	b.n	8001b08 <Parser_clean_string+0x6e>
	{
		uint8_t tmp;
		RB_Buff_Read(RX_buffer, &tmp);
 8001ac4:	240e      	movs	r4, #14
 8001ac6:	193a      	adds	r2, r7, r4
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	0011      	movs	r1, r2
 8001acc:	0018      	movs	r0, r3
 8001ace:	f7ff fb89 	bl	80011e4 <RB_Buff_Read>

		if((tmp=='\n') || (tmp=='\r'))
 8001ad2:	0021      	movs	r1, r4
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b0a      	cmp	r3, #10
 8001ada:	d011      	beq.n	8001b00 <Parser_clean_string+0x66>
 8001adc:	187b      	adds	r3, r7, r1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b0d      	cmp	r3, #13
 8001ae2:	d00d      	beq.n	8001b00 <Parser_clean_string+0x66>
			continue;
		}

		else
		{
			Destination_buffer[j] = tmp;
 8001ae4:	2017      	movs	r0, #23
 8001ae6:	183b      	adds	r3, r7, r0
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	18d3      	adds	r3, r2, r3
 8001aee:	187a      	adds	r2, r7, r1
 8001af0:	7812      	ldrb	r2, [r2, #0]
 8001af2:	701a      	strb	r2, [r3, #0]
			j++;
 8001af4:	183b      	adds	r3, r7, r0
 8001af6:	781a      	ldrb	r2, [r3, #0]
 8001af8:	183b      	adds	r3, r7, r0
 8001afa:	3201      	adds	r2, #1
 8001afc:	701a      	strb	r2, [r3, #0]
 8001afe:	e000      	b.n	8001b02 <Parser_clean_string+0x68>
			continue;
 8001b00:	46c0      	nop			; (mov r8, r8)
	for(int i=0; i < data_cnt - 2; i++)
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	3301      	adds	r3, #1
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	230f      	movs	r3, #15
 8001b0a:	18fb      	adds	r3, r7, r3
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	3b02      	subs	r3, #2
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	dbd6      	blt.n	8001ac4 <Parser_clean_string+0x2a>
		}
	}

	Destination_buffer[j] = '\0';
 8001b16:	2317      	movs	r3, #23
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	18d3      	adds	r3, r2, r3
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b007      	add	sp, #28
 8001b2a:	bd90      	pop	{r4, r7, pc}

08001b2c <Parser_simple_parse>:
	return 0;
}


uint8_t Parser_simple_parse(char* message, uint8_t buffer[])
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
	char *ptr;

	ptr = strstr((char*)buffer, message);
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	0011      	movs	r1, r2
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f004 f9d4 	bl	8005eea <strstr>
 8001b42:	0003      	movs	r3, r0
 8001b44:	60fb      	str	r3, [r7, #12]
	if(ptr == NULL)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <Parser_simple_parse+0x24>
	{
		return 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e000      	b.n	8001b52 <Parser_simple_parse+0x26>
	}

	else
	{
		return 1;
 8001b50:	2301      	movs	r3, #1
	}
}
 8001b52:	0018      	movs	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	b004      	add	sp, #16
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b60:	4b07      	ldr	r3, [pc, #28]	; (8001b80 <HAL_MspInit+0x24>)
 8001b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <HAL_MspInit+0x24>)
 8001b66:	2101      	movs	r1, #1
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6c:	4b04      	ldr	r3, [pc, #16]	; (8001b80 <HAL_MspInit+0x24>)
 8001b6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <HAL_MspInit+0x24>)
 8001b72:	2180      	movs	r1, #128	; 0x80
 8001b74:	0549      	lsls	r1, r1, #21
 8001b76:	430a      	orrs	r2, r1
 8001b78:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40021000 	.word	0x40021000

08001b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b88:	e7fe      	b.n	8001b88 <NMI_Handler+0x4>

08001b8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b8e:	e7fe      	b.n	8001b8e <HardFault_Handler+0x4>

08001b90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba8:	f000 f9e0 	bl	8001f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bac:	46c0      	nop			; (mov r8, r8)
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f000 fc59 	bl	8002472 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001bc0:	46c0      	nop			; (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	20000304 	.word	0x20000304

08001bcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bd0:	4b03      	ldr	r3, [pc, #12]	; (8001be0 <USART2_IRQHandler+0x14>)
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f002 ff30 	bl	8004a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bd8:	46c0      	nop			; (mov r8, r8)
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	2000034c 	.word	0x2000034c

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	18d3      	adds	r3, r2, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f004 f900 	bl	8005e18 <__errno>
 8001c18:	0003      	movs	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	425b      	negs	r3, r3
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	18d2      	adds	r2, r2, r3
 8001c32:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <_sbrk+0x64>)
 8001c34:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	0018      	movs	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	b006      	add	sp, #24
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20002000 	.word	0x20002000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	2000008c 	.word	0x2000008c
 8001c4c:	200003e8 	.word	0x200003e8

08001c50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c62:	2308      	movs	r3, #8
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	0018      	movs	r0, r3
 8001c68:	2310      	movs	r3, #16
 8001c6a:	001a      	movs	r2, r3
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	f004 f906 	bl	8005e7e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c72:	003b      	movs	r3, r7
 8001c74:	0018      	movs	r0, r3
 8001c76:	2308      	movs	r3, #8
 8001c78:	001a      	movs	r2, r3
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	f004 f8ff 	bl	8005e7e <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c80:	4b1e      	ldr	r3, [pc, #120]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001c82:	2280      	movs	r2, #128	; 0x80
 8001c84:	05d2      	lsls	r2, r2, #23
 8001c86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 12;
 8001c88:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8e:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c94:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001c96:	4a1a      	ldr	r2, [pc, #104]	; (8001d00 <MX_TIM2_Init+0xa4>)
 8001c98:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9a:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca0:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f002 fb2b 	bl	8004304 <HAL_TIM_Base_Init>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001cb2:	f7ff feed 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb6:	2108      	movs	r1, #8
 8001cb8:	187b      	adds	r3, r7, r1
 8001cba:	2280      	movs	r2, #128	; 0x80
 8001cbc:	0152      	lsls	r2, r2, #5
 8001cbe:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cc0:	187a      	adds	r2, r7, r1
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001cc4:	0011      	movs	r1, r2
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f002 fba0 	bl	800440c <HAL_TIM_ConfigClockSource>
 8001ccc:	1e03      	subs	r3, r0, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001cd0:	f7ff fede 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd4:	003b      	movs	r3, r7
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cda:	003b      	movs	r3, r7
 8001cdc:	2200      	movs	r2, #0
 8001cde:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ce0:	003a      	movs	r2, r7
 8001ce2:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <MX_TIM2_Init+0xa0>)
 8001ce4:	0011      	movs	r1, r2
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f002 fd52 	bl	8004790 <HAL_TIMEx_MasterConfigSynchronization>
 8001cec:	1e03      	subs	r3, r0, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001cf0:	f7ff fece 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b006      	add	sp, #24
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	200002c4 	.word	0x200002c4
 8001d00:	0000ffff 	.word	0x0000ffff

08001d04 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	05db      	lsls	r3, r3, #23
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d105      	bne.n	8001d24 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <HAL_TIM_Base_MspInit+0x28>)
 8001d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d1c:	4b03      	ldr	r3, [pc, #12]	; (8001d2c <HAL_TIM_Base_MspInit+0x28>)
 8001d1e:	2101      	movs	r1, #1
 8001d20:	430a      	orrs	r2, r1
 8001d22:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b002      	add	sp, #8
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000

08001d30 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d34:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d36:	4a15      	ldr	r2, [pc, #84]	; (8001d8c <MX_USART2_UART_Init+0x5c>)
 8001d38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d3c:	22e1      	movs	r2, #225	; 0xe1
 8001d3e:	0252      	lsls	r2, r2, #9
 8001d40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d42:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d48:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d56:	220c      	movs	r2, #12
 8001d58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d60:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d66:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d72:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <MX_USART2_UART_Init+0x58>)
 8001d74:	0018      	movs	r0, r3
 8001d76:	f002 fd63 	bl	8004840 <HAL_UART_Init>
 8001d7a:	1e03      	subs	r3, r0, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d7e:	f7ff fe87 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	2000034c 	.word	0x2000034c
 8001d8c:	40004400 	.word	0x40004400

08001d90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b089      	sub	sp, #36	; 0x24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	240c      	movs	r4, #12
 8001d9a:	193b      	adds	r3, r7, r4
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	2314      	movs	r3, #20
 8001da0:	001a      	movs	r2, r3
 8001da2:	2100      	movs	r1, #0
 8001da4:	f004 f86b 	bl	8005e7e <memset>
  if(uartHandle->Instance==USART2)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a2c      	ldr	r2, [pc, #176]	; (8001e60 <HAL_UART_MspInit+0xd0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d152      	bne.n	8001e58 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001db2:	4b2c      	ldr	r3, [pc, #176]	; (8001e64 <HAL_UART_MspInit+0xd4>)
 8001db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001db6:	4b2b      	ldr	r3, [pc, #172]	; (8001e64 <HAL_UART_MspInit+0xd4>)
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	0289      	lsls	r1, r1, #10
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b28      	ldr	r3, [pc, #160]	; (8001e64 <HAL_UART_MspInit+0xd4>)
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4b27      	ldr	r3, [pc, #156]	; (8001e64 <HAL_UART_MspInit+0xd4>)
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dcc:	4b25      	ldr	r3, [pc, #148]	; (8001e64 <HAL_UART_MspInit+0xd4>)
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|GPIO_PIN_3;
 8001dd8:	0021      	movs	r1, r4
 8001dda:	187b      	adds	r3, r7, r1
 8001ddc:	220c      	movs	r2, #12
 8001dde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	187b      	adds	r3, r7, r1
 8001de2:	2202      	movs	r2, #2
 8001de4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	187b      	adds	r3, r7, r1
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	187b      	adds	r3, r7, r1
 8001dee:	2203      	movs	r2, #3
 8001df0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	2204      	movs	r2, #4
 8001df6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df8:	187a      	adds	r2, r7, r1
 8001dfa:	23a0      	movs	r3, #160	; 0xa0
 8001dfc:	05db      	lsls	r3, r3, #23
 8001dfe:	0011      	movs	r1, r2
 8001e00:	0018      	movs	r0, r3
 8001e02:	f000 fc13 	bl	800262c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e08:	4a18      	ldr	r2, [pc, #96]	; (8001e6c <HAL_UART_MspInit+0xdc>)
 8001e0a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 8001e0c:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e0e:	2204      	movs	r2, #4
 8001e10:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e12:	4b15      	ldr	r3, [pc, #84]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e18:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e1e:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e20:	2280      	movs	r2, #128	; 0x80
 8001e22:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e24:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e36:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e3c:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f000 f9b2 	bl	80021a8 <HAL_DMA_Init>
 8001e44:	1e03      	subs	r3, r0, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8001e48:	f7ff fe22 	bl	8001a90 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a06      	ldr	r2, [pc, #24]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e50:	671a      	str	r2, [r3, #112]	; 0x70
 8001e52:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <HAL_UART_MspInit+0xd8>)
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e58:	46c0      	nop			; (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b009      	add	sp, #36	; 0x24
 8001e5e:	bd90      	pop	{r4, r7, pc}
 8001e60:	40004400 	.word	0x40004400
 8001e64:	40021000 	.word	0x40021000
 8001e68:	20000304 	.word	0x20000304
 8001e6c:	40020058 	.word	0x40020058

08001e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001e70:	480d      	ldr	r0, [pc, #52]	; (8001ea8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001e72:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e74:	480d      	ldr	r0, [pc, #52]	; (8001eac <LoopForever+0x6>)
  ldr r1, =_edata
 8001e76:	490e      	ldr	r1, [pc, #56]	; (8001eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e78:	4a0e      	ldr	r2, [pc, #56]	; (8001eb4 <LoopForever+0xe>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e7c:	e002      	b.n	8001e84 <LoopCopyDataInit>

08001e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e82:	3304      	adds	r3, #4

08001e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e88:	d3f9      	bcc.n	8001e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e8a:	4a0b      	ldr	r2, [pc, #44]	; (8001eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e8c:	4c0b      	ldr	r4, [pc, #44]	; (8001ebc <LoopForever+0x16>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e90:	e001      	b.n	8001e96 <LoopFillZerobss>

08001e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e94:	3204      	adds	r2, #4

08001e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e98:	d3fb      	bcc.n	8001e92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001e9a:	f7ff fed9 	bl	8001c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e9e:	f003 ffc1 	bl	8005e24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ea2:	f7ff fcb9 	bl	8001818 <main>

08001ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ea6:	e7fe      	b.n	8001ea6 <LoopForever>
   ldr   r0, =_estack
 8001ea8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001eb4:	08006908 	.word	0x08006908
  ldr r2, =_sbss
 8001eb8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001ebc:	200003e4 	.word	0x200003e4

08001ec0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ec0:	e7fe      	b.n	8001ec0 <ADC1_COMP_IRQHandler>
	...

08001ec4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001eca:	1dfb      	adds	r3, r7, #7
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_Init+0x3c>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4b0a      	ldr	r3, [pc, #40]	; (8001f00 <HAL_Init+0x3c>)
 8001ed6:	2140      	movs	r1, #64	; 0x40
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001edc:	2000      	movs	r0, #0
 8001ede:	f000 f811 	bl	8001f04 <HAL_InitTick>
 8001ee2:	1e03      	subs	r3, r0, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	e001      	b.n	8001ef2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eee:	f7ff fe35 	bl	8001b5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef2:	1dfb      	adds	r3, r7, #7
 8001ef4:	781b      	ldrb	r3, [r3, #0]
}
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b002      	add	sp, #8
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	40022000 	.word	0x40022000

08001f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f04:	b590      	push	{r4, r7, lr}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f0c:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <HAL_InitTick+0x5c>)
 8001f0e:	681c      	ldr	r4, [r3, #0]
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_InitTick+0x60>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	0019      	movs	r1, r3
 8001f16:	23fa      	movs	r3, #250	; 0xfa
 8001f18:	0098      	lsls	r0, r3, #2
 8001f1a:	f7fe f907 	bl	800012c <__udivsi3>
 8001f1e:	0003      	movs	r3, r0
 8001f20:	0019      	movs	r1, r3
 8001f22:	0020      	movs	r0, r4
 8001f24:	f7fe f902 	bl	800012c <__udivsi3>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f000 f92f 	bl	800218e <HAL_SYSTICK_Config>
 8001f30:	1e03      	subs	r3, r0, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e00f      	b.n	8001f58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b03      	cmp	r3, #3
 8001f3c:	d80b      	bhi.n	8001f56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	2301      	movs	r3, #1
 8001f42:	425b      	negs	r3, r3
 8001f44:	2200      	movs	r2, #0
 8001f46:	0018      	movs	r0, r3
 8001f48:	f000 f8fc 	bl	8002144 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <HAL_InitTick+0x64>)
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
 8001f54:	e000      	b.n	8001f58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
}
 8001f58:	0018      	movs	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b003      	add	sp, #12
 8001f5e:	bd90      	pop	{r4, r7, pc}
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000008 	.word	0x20000008
 8001f68:	20000004 	.word	0x20000004

08001f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <HAL_IncTick+0x1c>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	001a      	movs	r2, r3
 8001f76:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <HAL_IncTick+0x20>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	18d2      	adds	r2, r2, r3
 8001f7c:	4b03      	ldr	r3, [pc, #12]	; (8001f8c <HAL_IncTick+0x20>)
 8001f7e:	601a      	str	r2, [r3, #0]
}
 8001f80:	46c0      	nop			; (mov r8, r8)
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	20000008 	.word	0x20000008
 8001f8c:	200003d0 	.word	0x200003d0

08001f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  return uwTick;
 8001f94:	4b02      	ldr	r3, [pc, #8]	; (8001fa0 <HAL_GetTick+0x10>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	0018      	movs	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	200003d0 	.word	0x200003d0

08001fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fac:	f7ff fff0 	bl	8001f90 <HAL_GetTick>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	d005      	beq.n	8001fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_Delay+0x44>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	001a      	movs	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	189b      	adds	r3, r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	f7ff ffe0 	bl	8001f90 <HAL_GetTick>
 8001fd0:	0002      	movs	r2, r0
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d8f7      	bhi.n	8001fcc <HAL_Delay+0x28>
  {
  }
}
 8001fdc:	46c0      	nop			; (mov r8, r8)
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b004      	add	sp, #16
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	20000008 	.word	0x20000008

08001fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	0002      	movs	r2, r0
 8001ff4:	1dfb      	adds	r3, r7, #7
 8001ff6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ff8:	1dfb      	adds	r3, r7, #7
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ffe:	d809      	bhi.n	8002014 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002000:	1dfb      	adds	r3, r7, #7
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	001a      	movs	r2, r3
 8002006:	231f      	movs	r3, #31
 8002008:	401a      	ands	r2, r3
 800200a:	4b04      	ldr	r3, [pc, #16]	; (800201c <__NVIC_EnableIRQ+0x30>)
 800200c:	2101      	movs	r1, #1
 800200e:	4091      	lsls	r1, r2
 8002010:	000a      	movs	r2, r1
 8002012:	601a      	str	r2, [r3, #0]
  }
}
 8002014:	46c0      	nop			; (mov r8, r8)
 8002016:	46bd      	mov	sp, r7
 8002018:	b002      	add	sp, #8
 800201a:	bd80      	pop	{r7, pc}
 800201c:	e000e100 	.word	0xe000e100

08002020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002020:	b590      	push	{r4, r7, lr}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	0002      	movs	r2, r0
 8002028:	6039      	str	r1, [r7, #0]
 800202a:	1dfb      	adds	r3, r7, #7
 800202c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800202e:	1dfb      	adds	r3, r7, #7
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b7f      	cmp	r3, #127	; 0x7f
 8002034:	d828      	bhi.n	8002088 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002036:	4a2f      	ldr	r2, [pc, #188]	; (80020f4 <__NVIC_SetPriority+0xd4>)
 8002038:	1dfb      	adds	r3, r7, #7
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	b25b      	sxtb	r3, r3
 800203e:	089b      	lsrs	r3, r3, #2
 8002040:	33c0      	adds	r3, #192	; 0xc0
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	589b      	ldr	r3, [r3, r2]
 8002046:	1dfa      	adds	r2, r7, #7
 8002048:	7812      	ldrb	r2, [r2, #0]
 800204a:	0011      	movs	r1, r2
 800204c:	2203      	movs	r2, #3
 800204e:	400a      	ands	r2, r1
 8002050:	00d2      	lsls	r2, r2, #3
 8002052:	21ff      	movs	r1, #255	; 0xff
 8002054:	4091      	lsls	r1, r2
 8002056:	000a      	movs	r2, r1
 8002058:	43d2      	mvns	r2, r2
 800205a:	401a      	ands	r2, r3
 800205c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	019b      	lsls	r3, r3, #6
 8002062:	22ff      	movs	r2, #255	; 0xff
 8002064:	401a      	ands	r2, r3
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	0018      	movs	r0, r3
 800206c:	2303      	movs	r3, #3
 800206e:	4003      	ands	r3, r0
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002074:	481f      	ldr	r0, [pc, #124]	; (80020f4 <__NVIC_SetPriority+0xd4>)
 8002076:	1dfb      	adds	r3, r7, #7
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	b25b      	sxtb	r3, r3
 800207c:	089b      	lsrs	r3, r3, #2
 800207e:	430a      	orrs	r2, r1
 8002080:	33c0      	adds	r3, #192	; 0xc0
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002086:	e031      	b.n	80020ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002088:	4a1b      	ldr	r2, [pc, #108]	; (80020f8 <__NVIC_SetPriority+0xd8>)
 800208a:	1dfb      	adds	r3, r7, #7
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	0019      	movs	r1, r3
 8002090:	230f      	movs	r3, #15
 8002092:	400b      	ands	r3, r1
 8002094:	3b08      	subs	r3, #8
 8002096:	089b      	lsrs	r3, r3, #2
 8002098:	3306      	adds	r3, #6
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	18d3      	adds	r3, r2, r3
 800209e:	3304      	adds	r3, #4
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	1dfa      	adds	r2, r7, #7
 80020a4:	7812      	ldrb	r2, [r2, #0]
 80020a6:	0011      	movs	r1, r2
 80020a8:	2203      	movs	r2, #3
 80020aa:	400a      	ands	r2, r1
 80020ac:	00d2      	lsls	r2, r2, #3
 80020ae:	21ff      	movs	r1, #255	; 0xff
 80020b0:	4091      	lsls	r1, r2
 80020b2:	000a      	movs	r2, r1
 80020b4:	43d2      	mvns	r2, r2
 80020b6:	401a      	ands	r2, r3
 80020b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	019b      	lsls	r3, r3, #6
 80020be:	22ff      	movs	r2, #255	; 0xff
 80020c0:	401a      	ands	r2, r3
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	0018      	movs	r0, r3
 80020c8:	2303      	movs	r3, #3
 80020ca:	4003      	ands	r3, r0
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020d0:	4809      	ldr	r0, [pc, #36]	; (80020f8 <__NVIC_SetPriority+0xd8>)
 80020d2:	1dfb      	adds	r3, r7, #7
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	001c      	movs	r4, r3
 80020d8:	230f      	movs	r3, #15
 80020da:	4023      	ands	r3, r4
 80020dc:	3b08      	subs	r3, #8
 80020de:	089b      	lsrs	r3, r3, #2
 80020e0:	430a      	orrs	r2, r1
 80020e2:	3306      	adds	r3, #6
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	18c3      	adds	r3, r0, r3
 80020e8:	3304      	adds	r3, #4
 80020ea:	601a      	str	r2, [r3, #0]
}
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b003      	add	sp, #12
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	e000e100 	.word	0xe000e100
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	1e5a      	subs	r2, r3, #1
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	045b      	lsls	r3, r3, #17
 800210c:	429a      	cmp	r2, r3
 800210e:	d301      	bcc.n	8002114 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002110:	2301      	movs	r3, #1
 8002112:	e010      	b.n	8002136 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <SysTick_Config+0x44>)
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	3a01      	subs	r2, #1
 800211a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800211c:	2301      	movs	r3, #1
 800211e:	425b      	negs	r3, r3
 8002120:	2103      	movs	r1, #3
 8002122:	0018      	movs	r0, r3
 8002124:	f7ff ff7c 	bl	8002020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002128:	4b05      	ldr	r3, [pc, #20]	; (8002140 <SysTick_Config+0x44>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800212e:	4b04      	ldr	r3, [pc, #16]	; (8002140 <SysTick_Config+0x44>)
 8002130:	2207      	movs	r2, #7
 8002132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002134:	2300      	movs	r3, #0
}
 8002136:	0018      	movs	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	b002      	add	sp, #8
 800213c:	bd80      	pop	{r7, pc}
 800213e:	46c0      	nop			; (mov r8, r8)
 8002140:	e000e010 	.word	0xe000e010

08002144 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
 800214e:	210f      	movs	r1, #15
 8002150:	187b      	adds	r3, r7, r1
 8002152:	1c02      	adds	r2, r0, #0
 8002154:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	187b      	adds	r3, r7, r1
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b25b      	sxtb	r3, r3
 800215e:	0011      	movs	r1, r2
 8002160:	0018      	movs	r0, r3
 8002162:	f7ff ff5d 	bl	8002020 <__NVIC_SetPriority>
}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	46bd      	mov	sp, r7
 800216a:	b004      	add	sp, #16
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	0002      	movs	r2, r0
 8002176:	1dfb      	adds	r3, r7, #7
 8002178:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800217a:	1dfb      	adds	r3, r7, #7
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	b25b      	sxtb	r3, r3
 8002180:	0018      	movs	r0, r3
 8002182:	f7ff ff33 	bl	8001fec <__NVIC_EnableIRQ>
}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b002      	add	sp, #8
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	0018      	movs	r0, r3
 800219a:	f7ff ffaf 	bl	80020fc <SysTick_Config>
 800219e:	0003      	movs	r3, r0
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	b002      	add	sp, #8
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e061      	b.n	800227e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a32      	ldr	r2, [pc, #200]	; (8002288 <HAL_DMA_Init+0xe0>)
 80021c0:	4694      	mov	ip, r2
 80021c2:	4463      	add	r3, ip
 80021c4:	2114      	movs	r1, #20
 80021c6:	0018      	movs	r0, r3
 80021c8:	f7fd ffb0 	bl	800012c <__udivsi3>
 80021cc:	0003      	movs	r3, r0
 80021ce:	009a      	lsls	r2, r3, #2
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a2d      	ldr	r2, [pc, #180]	; (800228c <HAL_DMA_Init+0xe4>)
 80021d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2225      	movs	r2, #37	; 0x25
 80021de:	2102      	movs	r1, #2
 80021e0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4a28      	ldr	r2, [pc, #160]	; (8002290 <HAL_DMA_Init+0xe8>)
 80021ee:	4013      	ands	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	691b      	ldr	r3, [r3, #16]
 8002200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002206:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002212:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	4313      	orrs	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	2380      	movs	r3, #128	; 0x80
 800222e:	01db      	lsls	r3, r3, #7
 8002230:	429a      	cmp	r2, r3
 8002232:	d018      	beq.n	8002266 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002234:	4b17      	ldr	r3, [pc, #92]	; (8002294 <HAL_DMA_Init+0xec>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223c:	211c      	movs	r1, #28
 800223e:	400b      	ands	r3, r1
 8002240:	210f      	movs	r1, #15
 8002242:	4099      	lsls	r1, r3
 8002244:	000b      	movs	r3, r1
 8002246:	43d9      	mvns	r1, r3
 8002248:	4b12      	ldr	r3, [pc, #72]	; (8002294 <HAL_DMA_Init+0xec>)
 800224a:	400a      	ands	r2, r1
 800224c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800224e:	4b11      	ldr	r3, [pc, #68]	; (8002294 <HAL_DMA_Init+0xec>)
 8002250:	6819      	ldr	r1, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	201c      	movs	r0, #28
 800225c:	4003      	ands	r3, r0
 800225e:	409a      	lsls	r2, r3
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <HAL_DMA_Init+0xec>)
 8002262:	430a      	orrs	r2, r1
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2225      	movs	r2, #37	; 0x25
 8002270:	2101      	movs	r1, #1
 8002272:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2224      	movs	r2, #36	; 0x24
 8002278:	2100      	movs	r1, #0
 800227a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b004      	add	sp, #16
 8002284:	bd80      	pop	{r7, pc}
 8002286:	46c0      	nop			; (mov r8, r8)
 8002288:	bffdfff8 	.word	0xbffdfff8
 800228c:	40020000 	.word	0x40020000
 8002290:	ffff800f 	.word	0xffff800f
 8002294:	400200a8 	.word	0x400200a8

08002298 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022a6:	2317      	movs	r3, #23
 80022a8:	18fb      	adds	r3, r7, r3
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2224      	movs	r2, #36	; 0x24
 80022b2:	5c9b      	ldrb	r3, [r3, r2]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_DMA_Start_IT+0x24>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e04f      	b.n	800235c <HAL_DMA_Start_IT+0xc4>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2224      	movs	r2, #36	; 0x24
 80022c0:	2101      	movs	r1, #1
 80022c2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2225      	movs	r2, #37	; 0x25
 80022c8:	5c9b      	ldrb	r3, [r3, r2]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d13a      	bne.n	8002346 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2225      	movs	r2, #37	; 0x25
 80022d4:	2102      	movs	r1, #2
 80022d6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2101      	movs	r1, #1
 80022ea:	438a      	bics	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	68b9      	ldr	r1, [r7, #8]
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 f96a 	bl	80025ce <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d008      	beq.n	8002314 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	210e      	movs	r1, #14
 800230e:	430a      	orrs	r2, r1
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	e00f      	b.n	8002334 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2104      	movs	r1, #4
 8002320:	438a      	bics	r2, r1
 8002322:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	210a      	movs	r1, #10
 8002330:	430a      	orrs	r2, r1
 8002332:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2101      	movs	r1, #1
 8002340:	430a      	orrs	r2, r1
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	e007      	b.n	8002356 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2224      	movs	r2, #36	; 0x24
 800234a:	2100      	movs	r1, #0
 800234c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800234e:	2317      	movs	r3, #23
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	2202      	movs	r2, #2
 8002354:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002356:	2317      	movs	r3, #23
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	781b      	ldrb	r3, [r3, #0]
}
 800235c:	0018      	movs	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	b006      	add	sp, #24
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800236c:	230f      	movs	r3, #15
 800236e:	18fb      	adds	r3, r7, r3
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2225      	movs	r2, #37	; 0x25
 8002378:	5c9b      	ldrb	r3, [r3, r2]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d008      	beq.n	8002392 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2204      	movs	r2, #4
 8002384:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2224      	movs	r2, #36	; 0x24
 800238a:	2100      	movs	r1, #0
 800238c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e024      	b.n	80023dc <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	210e      	movs	r1, #14
 800239e:	438a      	bics	r2, r1
 80023a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2101      	movs	r1, #1
 80023ae:	438a      	bics	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b6:	221c      	movs	r2, #28
 80023b8:	401a      	ands	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	2101      	movs	r1, #1
 80023c0:	4091      	lsls	r1, r2
 80023c2:	000a      	movs	r2, r1
 80023c4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2225      	movs	r2, #37	; 0x25
 80023ca:	2101      	movs	r1, #1
 80023cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2224      	movs	r2, #36	; 0x24
 80023d2:	2100      	movs	r1, #0
 80023d4:	5499      	strb	r1, [r3, r2]

    return status;
 80023d6:	230f      	movs	r3, #15
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80023dc:	0018      	movs	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	b004      	add	sp, #16
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ec:	210f      	movs	r1, #15
 80023ee:	187b      	adds	r3, r7, r1
 80023f0:	2200      	movs	r2, #0
 80023f2:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2225      	movs	r2, #37	; 0x25
 80023f8:	5c9b      	ldrb	r3, [r3, r2]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d006      	beq.n	800240e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2204      	movs	r2, #4
 8002404:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002406:	187b      	adds	r3, r7, r1
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
 800240c:	e02a      	b.n	8002464 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	210e      	movs	r1, #14
 800241a:	438a      	bics	r2, r1
 800241c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2101      	movs	r1, #1
 800242a:	438a      	bics	r2, r1
 800242c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	221c      	movs	r2, #28
 8002434:	401a      	ands	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	2101      	movs	r1, #1
 800243c:	4091      	lsls	r1, r2
 800243e:	000a      	movs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2225      	movs	r2, #37	; 0x25
 8002446:	2101      	movs	r1, #1
 8002448:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2224      	movs	r2, #36	; 0x24
 800244e:	2100      	movs	r1, #0
 8002450:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002456:	2b00      	cmp	r3, #0
 8002458:	d004      	beq.n	8002464 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	0010      	movs	r0, r2
 8002462:	4798      	blx	r3
    }
  }
  return status;
 8002464:	230f      	movs	r3, #15
 8002466:	18fb      	adds	r3, r7, r3
 8002468:	781b      	ldrb	r3, [r3, #0]
}
 800246a:	0018      	movs	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	b004      	add	sp, #16
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b084      	sub	sp, #16
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	221c      	movs	r2, #28
 8002490:	4013      	ands	r3, r2
 8002492:	2204      	movs	r2, #4
 8002494:	409a      	lsls	r2, r3
 8002496:	0013      	movs	r3, r2
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	4013      	ands	r3, r2
 800249c:	d026      	beq.n	80024ec <HAL_DMA_IRQHandler+0x7a>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2204      	movs	r2, #4
 80024a2:	4013      	ands	r3, r2
 80024a4:	d022      	beq.n	80024ec <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2220      	movs	r2, #32
 80024ae:	4013      	ands	r3, r2
 80024b0:	d107      	bne.n	80024c2 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2104      	movs	r1, #4
 80024be:	438a      	bics	r2, r1
 80024c0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	221c      	movs	r2, #28
 80024c8:	401a      	ands	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	2104      	movs	r1, #4
 80024d0:	4091      	lsls	r1, r2
 80024d2:	000a      	movs	r2, r1
 80024d4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d100      	bne.n	80024e0 <HAL_DMA_IRQHandler+0x6e>
 80024de:	e071      	b.n	80025c4 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	0010      	movs	r0, r2
 80024e8:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80024ea:	e06b      	b.n	80025c4 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f0:	221c      	movs	r2, #28
 80024f2:	4013      	ands	r3, r2
 80024f4:	2202      	movs	r2, #2
 80024f6:	409a      	lsls	r2, r3
 80024f8:	0013      	movs	r3, r2
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4013      	ands	r3, r2
 80024fe:	d02d      	beq.n	800255c <HAL_DMA_IRQHandler+0xea>
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	2202      	movs	r2, #2
 8002504:	4013      	ands	r3, r2
 8002506:	d029      	beq.n	800255c <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2220      	movs	r2, #32
 8002510:	4013      	ands	r3, r2
 8002512:	d10b      	bne.n	800252c <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	210a      	movs	r1, #10
 8002520:	438a      	bics	r2, r1
 8002522:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2225      	movs	r2, #37	; 0x25
 8002528:	2101      	movs	r1, #1
 800252a:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002530:	221c      	movs	r2, #28
 8002532:	401a      	ands	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	2102      	movs	r1, #2
 800253a:	4091      	lsls	r1, r2
 800253c:	000a      	movs	r2, r1
 800253e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2224      	movs	r2, #36	; 0x24
 8002544:	2100      	movs	r1, #0
 8002546:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254c:	2b00      	cmp	r3, #0
 800254e:	d039      	beq.n	80025c4 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	0010      	movs	r0, r2
 8002558:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800255a:	e033      	b.n	80025c4 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002560:	221c      	movs	r2, #28
 8002562:	4013      	ands	r3, r2
 8002564:	2208      	movs	r2, #8
 8002566:	409a      	lsls	r2, r3
 8002568:	0013      	movs	r3, r2
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	4013      	ands	r3, r2
 800256e:	d02a      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x154>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2208      	movs	r2, #8
 8002574:	4013      	ands	r3, r2
 8002576:	d026      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	210e      	movs	r1, #14
 8002584:	438a      	bics	r2, r1
 8002586:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258c:	221c      	movs	r2, #28
 800258e:	401a      	ands	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	2101      	movs	r1, #1
 8002596:	4091      	lsls	r1, r2
 8002598:	000a      	movs	r2, r1
 800259a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2225      	movs	r2, #37	; 0x25
 80025a6:	2101      	movs	r1, #1
 80025a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2224      	movs	r2, #36	; 0x24
 80025ae:	2100      	movs	r1, #0
 80025b0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	0010      	movs	r0, r2
 80025c2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46c0      	nop			; (mov r8, r8)
}
 80025c8:	46bd      	mov	sp, r7
 80025ca:	b004      	add	sp, #16
 80025cc:	bd80      	pop	{r7, pc}

080025ce <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b084      	sub	sp, #16
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e0:	221c      	movs	r2, #28
 80025e2:	401a      	ands	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	2101      	movs	r1, #1
 80025ea:	4091      	lsls	r1, r2
 80025ec:	000a      	movs	r2, r1
 80025ee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	683a      	ldr	r2, [r7, #0]
 80025f6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b10      	cmp	r3, #16
 80025fe:	d108      	bne.n	8002612 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002610:	e007      	b.n	8002622 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	60da      	str	r2, [r3, #12]
}
 8002622:	46c0      	nop			; (mov r8, r8)
 8002624:	46bd      	mov	sp, r7
 8002626:	b004      	add	sp, #16
 8002628:	bd80      	pop	{r7, pc}
	...

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002642:	e149      	b.n	80028d8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2101      	movs	r1, #1
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	4091      	lsls	r1, r2
 800264e:	000a      	movs	r2, r1
 8002650:	4013      	ands	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d100      	bne.n	800265c <HAL_GPIO_Init+0x30>
 800265a:	e13a      	b.n	80028d2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2203      	movs	r2, #3
 8002662:	4013      	ands	r3, r2
 8002664:	2b01      	cmp	r3, #1
 8002666:	d005      	beq.n	8002674 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2203      	movs	r2, #3
 800266e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002670:	2b02      	cmp	r3, #2
 8002672:	d130      	bne.n	80026d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	2203      	movs	r2, #3
 8002680:	409a      	lsls	r2, r3
 8002682:	0013      	movs	r3, r2
 8002684:	43da      	mvns	r2, r3
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	409a      	lsls	r2, r3
 8002696:	0013      	movs	r3, r2
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4313      	orrs	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026aa:	2201      	movs	r2, #1
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	409a      	lsls	r2, r3
 80026b0:	0013      	movs	r3, r2
 80026b2:	43da      	mvns	r2, r3
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	2201      	movs	r2, #1
 80026c2:	401a      	ands	r2, r3
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	409a      	lsls	r2, r3
 80026c8:	0013      	movs	r3, r2
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2203      	movs	r2, #3
 80026dc:	4013      	ands	r3, r2
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d017      	beq.n	8002712 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	2203      	movs	r2, #3
 80026ee:	409a      	lsls	r2, r3
 80026f0:	0013      	movs	r3, r2
 80026f2:	43da      	mvns	r2, r3
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	409a      	lsls	r2, r3
 8002704:	0013      	movs	r3, r2
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2203      	movs	r2, #3
 8002718:	4013      	ands	r3, r2
 800271a:	2b02      	cmp	r3, #2
 800271c:	d123      	bne.n	8002766 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	08da      	lsrs	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3208      	adds	r2, #8
 8002726:	0092      	lsls	r2, r2, #2
 8002728:	58d3      	ldr	r3, [r2, r3]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	2207      	movs	r2, #7
 8002730:	4013      	ands	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	220f      	movs	r2, #15
 8002736:	409a      	lsls	r2, r3
 8002738:	0013      	movs	r3, r2
 800273a:	43da      	mvns	r2, r3
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	4013      	ands	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	691a      	ldr	r2, [r3, #16]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	2107      	movs	r1, #7
 800274a:	400b      	ands	r3, r1
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	409a      	lsls	r2, r3
 8002750:	0013      	movs	r3, r2
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	4313      	orrs	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	0092      	lsls	r2, r2, #2
 8002762:	6939      	ldr	r1, [r7, #16]
 8002764:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	2203      	movs	r2, #3
 8002772:	409a      	lsls	r2, r3
 8002774:	0013      	movs	r3, r2
 8002776:	43da      	mvns	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2203      	movs	r2, #3
 8002784:	401a      	ands	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	409a      	lsls	r2, r3
 800278c:	0013      	movs	r3, r2
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	029b      	lsls	r3, r3, #10
 80027a2:	4013      	ands	r3, r2
 80027a4:	d100      	bne.n	80027a8 <HAL_GPIO_Init+0x17c>
 80027a6:	e094      	b.n	80028d2 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a8:	4b51      	ldr	r3, [pc, #324]	; (80028f0 <HAL_GPIO_Init+0x2c4>)
 80027aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027ac:	4b50      	ldr	r3, [pc, #320]	; (80028f0 <HAL_GPIO_Init+0x2c4>)
 80027ae:	2101      	movs	r1, #1
 80027b0:	430a      	orrs	r2, r1
 80027b2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80027b4:	4a4f      	ldr	r2, [pc, #316]	; (80028f4 <HAL_GPIO_Init+0x2c8>)
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	089b      	lsrs	r3, r3, #2
 80027ba:	3302      	adds	r3, #2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	589b      	ldr	r3, [r3, r2]
 80027c0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2203      	movs	r2, #3
 80027c6:	4013      	ands	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	220f      	movs	r2, #15
 80027cc:	409a      	lsls	r2, r3
 80027ce:	0013      	movs	r3, r2
 80027d0:	43da      	mvns	r2, r3
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	23a0      	movs	r3, #160	; 0xa0
 80027dc:	05db      	lsls	r3, r3, #23
 80027de:	429a      	cmp	r2, r3
 80027e0:	d013      	beq.n	800280a <HAL_GPIO_Init+0x1de>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a44      	ldr	r2, [pc, #272]	; (80028f8 <HAL_GPIO_Init+0x2cc>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00d      	beq.n	8002806 <HAL_GPIO_Init+0x1da>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a43      	ldr	r2, [pc, #268]	; (80028fc <HAL_GPIO_Init+0x2d0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d007      	beq.n	8002802 <HAL_GPIO_Init+0x1d6>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a42      	ldr	r2, [pc, #264]	; (8002900 <HAL_GPIO_Init+0x2d4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d101      	bne.n	80027fe <HAL_GPIO_Init+0x1d2>
 80027fa:	2305      	movs	r3, #5
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x1e0>
 80027fe:	2306      	movs	r3, #6
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x1e0>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x1e0>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x1e0>
 800280a:	2300      	movs	r3, #0
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	2103      	movs	r1, #3
 8002810:	400a      	ands	r2, r1
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_GPIO_Init+0x2c8>)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800282a:	4b36      	ldr	r3, [pc, #216]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	43da      	mvns	r2, r3
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4013      	ands	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	025b      	lsls	r3, r3, #9
 8002842:	4013      	ands	r3, r2
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4313      	orrs	r3, r2
 800284c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800284e:	4b2d      	ldr	r3, [pc, #180]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002854:	4b2b      	ldr	r3, [pc, #172]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	43da      	mvns	r2, r3
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	029b      	lsls	r3, r3, #10
 800286c:	4013      	ands	r3, r2
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002878:	4b22      	ldr	r3, [pc, #136]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b21      	ldr	r3, [pc, #132]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	43da      	mvns	r2, r3
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4013      	ands	r3, r2
 800288c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	035b      	lsls	r3, r3, #13
 8002896:	4013      	ands	r3, r2
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4313      	orrs	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028a2:	4b18      	ldr	r3, [pc, #96]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80028a8:	4b16      	ldr	r3, [pc, #88]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	43da      	mvns	r2, r3
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4013      	ands	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	2380      	movs	r3, #128	; 0x80
 80028be:	039b      	lsls	r3, r3, #14
 80028c0:	4013      	ands	r3, r2
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80028cc:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <HAL_GPIO_Init+0x2d8>)
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3301      	adds	r3, #1
 80028d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	40da      	lsrs	r2, r3
 80028e0:	1e13      	subs	r3, r2, #0
 80028e2:	d000      	beq.n	80028e6 <HAL_GPIO_Init+0x2ba>
 80028e4:	e6ae      	b.n	8002644 <HAL_GPIO_Init+0x18>
  }
}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b006      	add	sp, #24
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40010000 	.word	0x40010000
 80028f8:	50000400 	.word	0x50000400
 80028fc:	50000800 	.word	0x50000800
 8002900:	50001c00 	.word	0x50001c00
 8002904:	40010400 	.word	0x40010400

08002908 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	000a      	movs	r2, r1
 8002912:	1cbb      	adds	r3, r7, #2
 8002914:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	1cba      	adds	r2, r7, #2
 800291c:	8812      	ldrh	r2, [r2, #0]
 800291e:	4013      	ands	r3, r2
 8002920:	d004      	beq.n	800292c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002922:	230f      	movs	r3, #15
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
 800292a:	e003      	b.n	8002934 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800292c:	230f      	movs	r3, #15
 800292e:	18fb      	adds	r3, r7, r3
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002934:	230f      	movs	r3, #15
 8002936:	18fb      	adds	r3, r7, r3
 8002938:	781b      	ldrb	r3, [r3, #0]
}
 800293a:	0018      	movs	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	b004      	add	sp, #16
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	0008      	movs	r0, r1
 800294c:	0011      	movs	r1, r2
 800294e:	1cbb      	adds	r3, r7, #2
 8002950:	1c02      	adds	r2, r0, #0
 8002952:	801a      	strh	r2, [r3, #0]
 8002954:	1c7b      	adds	r3, r7, #1
 8002956:	1c0a      	adds	r2, r1, #0
 8002958:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800295a:	1c7b      	adds	r3, r7, #1
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d004      	beq.n	800296c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002962:	1cbb      	adds	r3, r7, #2
 8002964:	881a      	ldrh	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800296a:	e003      	b.n	8002974 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800296c:	1cbb      	adds	r3, r7, #2
 800296e:	881a      	ldrh	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b002      	add	sp, #8
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	000a      	movs	r2, r1
 8002986:	1cbb      	adds	r3, r7, #2
 8002988:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002990:	1cbb      	adds	r3, r7, #2
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	4013      	ands	r3, r2
 8002998:	041a      	lsls	r2, r3, #16
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	43db      	mvns	r3, r3
 800299e:	1cb9      	adds	r1, r7, #2
 80029a0:	8809      	ldrh	r1, [r1, #0]
 80029a2:	400b      	ands	r3, r1
 80029a4:	431a      	orrs	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	619a      	str	r2, [r3, #24]
}
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	46bd      	mov	sp, r7
 80029ae:	b004      	add	sp, #16
 80029b0:	bd80      	pop	{r7, pc}
	...

080029b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e082      	b.n	8002acc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2241      	movs	r2, #65	; 0x41
 80029ca:	5c9b      	ldrb	r3, [r3, r2]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d107      	bne.n	80029e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2240      	movs	r2, #64	; 0x40
 80029d6:	2100      	movs	r1, #0
 80029d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	0018      	movs	r0, r3
 80029de:	f7fe fed7 	bl	8001790 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2241      	movs	r2, #65	; 0x41
 80029e6:	2124      	movs	r1, #36	; 0x24
 80029e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2101      	movs	r1, #1
 80029f6:	438a      	bics	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4934      	ldr	r1, [pc, #208]	; (8002ad4 <HAL_I2C_Init+0x120>)
 8002a04:	400a      	ands	r2, r1
 8002a06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4931      	ldr	r1, [pc, #196]	; (8002ad8 <HAL_I2C_Init+0x124>)
 8002a14:	400a      	ands	r2, r1
 8002a16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d108      	bne.n	8002a32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2180      	movs	r1, #128	; 0x80
 8002a2a:	0209      	lsls	r1, r1, #8
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	e007      	b.n	8002a42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2184      	movs	r1, #132	; 0x84
 8002a3c:	0209      	lsls	r1, r1, #8
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d104      	bne.n	8002a54 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2280      	movs	r2, #128	; 0x80
 8002a50:	0112      	lsls	r2, r2, #4
 8002a52:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	491f      	ldr	r1, [pc, #124]	; (8002adc <HAL_I2C_Init+0x128>)
 8002a60:	430a      	orrs	r2, r1
 8002a62:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	491a      	ldr	r1, [pc, #104]	; (8002ad8 <HAL_I2C_Init+0x124>)
 8002a70:	400a      	ands	r2, r1
 8002a72:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69d9      	ldr	r1, [r3, #28]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a1a      	ldr	r2, [r3, #32]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2241      	movs	r2, #65	; 0x41
 8002ab8:	2120      	movs	r1, #32
 8002aba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2242      	movs	r2, #66	; 0x42
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	0018      	movs	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	b002      	add	sp, #8
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	f0ffffff 	.word	0xf0ffffff
 8002ad8:	ffff7fff 	.word	0xffff7fff
 8002adc:	02008000 	.word	0x02008000

08002ae0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae0:	b590      	push	{r4, r7, lr}
 8002ae2:	b089      	sub	sp, #36	; 0x24
 8002ae4:	af02      	add	r7, sp, #8
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	000c      	movs	r4, r1
 8002aea:	0010      	movs	r0, r2
 8002aec:	0019      	movs	r1, r3
 8002aee:	230a      	movs	r3, #10
 8002af0:	18fb      	adds	r3, r7, r3
 8002af2:	1c22      	adds	r2, r4, #0
 8002af4:	801a      	strh	r2, [r3, #0]
 8002af6:	2308      	movs	r3, #8
 8002af8:	18fb      	adds	r3, r7, r3
 8002afa:	1c02      	adds	r2, r0, #0
 8002afc:	801a      	strh	r2, [r3, #0]
 8002afe:	1dbb      	adds	r3, r7, #6
 8002b00:	1c0a      	adds	r2, r1, #0
 8002b02:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2241      	movs	r2, #65	; 0x41
 8002b08:	5c9b      	ldrb	r3, [r3, r2]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	d000      	beq.n	8002b12 <HAL_I2C_Mem_Write+0x32>
 8002b10:	e10c      	b.n	8002d2c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d004      	beq.n	8002b22 <HAL_I2C_Mem_Write+0x42>
 8002b18:	232c      	movs	r3, #44	; 0x2c
 8002b1a:	18fb      	adds	r3, r7, r3
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d105      	bne.n	8002b2e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2280      	movs	r2, #128	; 0x80
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e0ff      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2240      	movs	r2, #64	; 0x40
 8002b32:	5c9b      	ldrb	r3, [r3, r2]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_I2C_Mem_Write+0x5c>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e0f8      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2240      	movs	r2, #64	; 0x40
 8002b40:	2101      	movs	r1, #1
 8002b42:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b44:	f7ff fa24 	bl	8001f90 <HAL_GetTick>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	0219      	lsls	r1, r3, #8
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	2319      	movs	r3, #25
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f000 fb0b 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002b5e:	1e03      	subs	r3, r0, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e0e3      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2241      	movs	r2, #65	; 0x41
 8002b6a:	2121      	movs	r1, #33	; 0x21
 8002b6c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2242      	movs	r2, #66	; 0x42
 8002b72:	2140      	movs	r1, #64	; 0x40
 8002b74:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	222c      	movs	r2, #44	; 0x2c
 8002b86:	18ba      	adds	r2, r7, r2
 8002b88:	8812      	ldrh	r2, [r2, #0]
 8002b8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b92:	1dbb      	adds	r3, r7, #6
 8002b94:	881c      	ldrh	r4, [r3, #0]
 8002b96:	2308      	movs	r3, #8
 8002b98:	18fb      	adds	r3, r7, r3
 8002b9a:	881a      	ldrh	r2, [r3, #0]
 8002b9c:	230a      	movs	r3, #10
 8002b9e:	18fb      	adds	r3, r7, r3
 8002ba0:	8819      	ldrh	r1, [r3, #0]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	9301      	str	r3, [sp, #4]
 8002ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	0023      	movs	r3, r4
 8002bae:	f000 f9f9 	bl	8002fa4 <I2C_RequestMemoryWrite>
 8002bb2:	1e03      	subs	r3, r0, #0
 8002bb4:	d005      	beq.n	8002bc2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e0b5      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	2bff      	cmp	r3, #255	; 0xff
 8002bca:	d911      	bls.n	8002bf0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	22ff      	movs	r2, #255	; 0xff
 8002bd0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	2380      	movs	r3, #128	; 0x80
 8002bda:	045c      	lsls	r4, r3, #17
 8002bdc:	230a      	movs	r3, #10
 8002bde:	18fb      	adds	r3, r7, r3
 8002be0:	8819      	ldrh	r1, [r3, #0]
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	2300      	movs	r3, #0
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	0023      	movs	r3, r4
 8002bea:	f000 fbf7 	bl	80033dc <I2C_TransferConfig>
 8002bee:	e012      	b.n	8002c16 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	2380      	movs	r3, #128	; 0x80
 8002c02:	049c      	lsls	r4, r3, #18
 8002c04:	230a      	movs	r3, #10
 8002c06:	18fb      	adds	r3, r7, r3
 8002c08:	8819      	ldrh	r1, [r3, #0]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	0023      	movs	r3, r4
 8002c12:	f000 fbe3 	bl	80033dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	f000 fae8 	bl	80031f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c22:	1e03      	subs	r3, r0, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e081      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2e:	781a      	ldrb	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c52:	3b01      	subs	r3, #1
 8002c54:	b29a      	uxth	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d03a      	beq.n	8002cda <HAL_I2C_Mem_Write+0x1fa>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d136      	bne.n	8002cda <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	0013      	movs	r3, r2
 8002c76:	2200      	movs	r2, #0
 8002c78:	2180      	movs	r1, #128	; 0x80
 8002c7a:	f000 fa7b 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002c7e:	1e03      	subs	r3, r0, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e053      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	2bff      	cmp	r3, #255	; 0xff
 8002c8e:	d911      	bls.n	8002cb4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	22ff      	movs	r2, #255	; 0xff
 8002c94:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	2380      	movs	r3, #128	; 0x80
 8002c9e:	045c      	lsls	r4, r3, #17
 8002ca0:	230a      	movs	r3, #10
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	8819      	ldrh	r1, [r3, #0]
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	2300      	movs	r3, #0
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	0023      	movs	r3, r4
 8002cae:	f000 fb95 	bl	80033dc <I2C_TransferConfig>
 8002cb2:	e012      	b.n	8002cda <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	2380      	movs	r3, #128	; 0x80
 8002cc6:	049c      	lsls	r4, r3, #18
 8002cc8:	230a      	movs	r3, #10
 8002cca:	18fb      	adds	r3, r7, r3
 8002ccc:	8819      	ldrh	r1, [r3, #0]
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	9300      	str	r3, [sp, #0]
 8002cd4:	0023      	movs	r3, r4
 8002cd6:	f000 fb81 	bl	80033dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d198      	bne.n	8002c16 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 fac0 	bl	8003270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cf0:	1e03      	subs	r3, r0, #0
 8002cf2:	d001      	beq.n	8002cf8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e01a      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	490b      	ldr	r1, [pc, #44]	; (8002d38 <HAL_I2C_Mem_Write+0x258>)
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2241      	movs	r2, #65	; 0x41
 8002d14:	2120      	movs	r1, #32
 8002d16:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2242      	movs	r2, #66	; 0x42
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2240      	movs	r2, #64	; 0x40
 8002d24:	2100      	movs	r1, #0
 8002d26:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	e000      	b.n	8002d2e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002d2c:	2302      	movs	r3, #2
  }
}
 8002d2e:	0018      	movs	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	b007      	add	sp, #28
 8002d34:	bd90      	pop	{r4, r7, pc}
 8002d36:	46c0      	nop			; (mov r8, r8)
 8002d38:	fe00e800 	.word	0xfe00e800

08002d3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b089      	sub	sp, #36	; 0x24
 8002d40:	af02      	add	r7, sp, #8
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	000c      	movs	r4, r1
 8002d46:	0010      	movs	r0, r2
 8002d48:	0019      	movs	r1, r3
 8002d4a:	230a      	movs	r3, #10
 8002d4c:	18fb      	adds	r3, r7, r3
 8002d4e:	1c22      	adds	r2, r4, #0
 8002d50:	801a      	strh	r2, [r3, #0]
 8002d52:	2308      	movs	r3, #8
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	1c02      	adds	r2, r0, #0
 8002d58:	801a      	strh	r2, [r3, #0]
 8002d5a:	1dbb      	adds	r3, r7, #6
 8002d5c:	1c0a      	adds	r2, r1, #0
 8002d5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2241      	movs	r2, #65	; 0x41
 8002d64:	5c9b      	ldrb	r3, [r3, r2]
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b20      	cmp	r3, #32
 8002d6a:	d000      	beq.n	8002d6e <HAL_I2C_Mem_Read+0x32>
 8002d6c:	e110      	b.n	8002f90 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <HAL_I2C_Mem_Read+0x42>
 8002d74:	232c      	movs	r3, #44	; 0x2c
 8002d76:	18fb      	adds	r3, r7, r3
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d105      	bne.n	8002d8a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2280      	movs	r2, #128	; 0x80
 8002d82:	0092      	lsls	r2, r2, #2
 8002d84:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e103      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2240      	movs	r2, #64	; 0x40
 8002d8e:	5c9b      	ldrb	r3, [r3, r2]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <HAL_I2C_Mem_Read+0x5c>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e0fc      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2240      	movs	r2, #64	; 0x40
 8002d9c:	2101      	movs	r1, #1
 8002d9e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002da0:	f7ff f8f6 	bl	8001f90 <HAL_GetTick>
 8002da4:	0003      	movs	r3, r0
 8002da6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002da8:	2380      	movs	r3, #128	; 0x80
 8002daa:	0219      	lsls	r1, r3, #8
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	2319      	movs	r3, #25
 8002db4:	2201      	movs	r2, #1
 8002db6:	f000 f9dd 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002dba:	1e03      	subs	r3, r0, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e0e7      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2241      	movs	r2, #65	; 0x41
 8002dc6:	2122      	movs	r1, #34	; 0x22
 8002dc8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2242      	movs	r2, #66	; 0x42
 8002dce:	2140      	movs	r1, #64	; 0x40
 8002dd0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ddc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	222c      	movs	r2, #44	; 0x2c
 8002de2:	18ba      	adds	r2, r7, r2
 8002de4:	8812      	ldrh	r2, [r2, #0]
 8002de6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dee:	1dbb      	adds	r3, r7, #6
 8002df0:	881c      	ldrh	r4, [r3, #0]
 8002df2:	2308      	movs	r3, #8
 8002df4:	18fb      	adds	r3, r7, r3
 8002df6:	881a      	ldrh	r2, [r3, #0]
 8002df8:	230a      	movs	r3, #10
 8002dfa:	18fb      	adds	r3, r7, r3
 8002dfc:	8819      	ldrh	r1, [r3, #0]
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	0023      	movs	r3, r4
 8002e0a:	f000 f92f 	bl	800306c <I2C_RequestMemoryRead>
 8002e0e:	1e03      	subs	r3, r0, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2240      	movs	r2, #64	; 0x40
 8002e16:	2100      	movs	r1, #0
 8002e18:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e0b9      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2bff      	cmp	r3, #255	; 0xff
 8002e26:	d911      	bls.n	8002e4c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	22ff      	movs	r2, #255	; 0xff
 8002e2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	045c      	lsls	r4, r3, #17
 8002e38:	230a      	movs	r3, #10
 8002e3a:	18fb      	adds	r3, r7, r3
 8002e3c:	8819      	ldrh	r1, [r3, #0]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	4b56      	ldr	r3, [pc, #344]	; (8002f9c <HAL_I2C_Mem_Read+0x260>)
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	0023      	movs	r3, r4
 8002e46:	f000 fac9 	bl	80033dc <I2C_TransferConfig>
 8002e4a:	e012      	b.n	8002e72 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	049c      	lsls	r4, r3, #18
 8002e60:	230a      	movs	r3, #10
 8002e62:	18fb      	adds	r3, r7, r3
 8002e64:	8819      	ldrh	r1, [r3, #0]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	4b4c      	ldr	r3, [pc, #304]	; (8002f9c <HAL_I2C_Mem_Read+0x260>)
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	0023      	movs	r3, r4
 8002e6e:	f000 fab5 	bl	80033dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	0013      	movs	r3, r2
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	2104      	movs	r1, #4
 8002e80:	f000 f978 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002e84:	1e03      	subs	r3, r0, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e082      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	1c5a      	adds	r2, r3, #1
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d03a      	beq.n	8002f3e <HAL_I2C_Mem_Read+0x202>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d136      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	0013      	movs	r3, r2
 8002eda:	2200      	movs	r2, #0
 8002edc:	2180      	movs	r1, #128	; 0x80
 8002ede:	f000 f949 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8002ee2:	1e03      	subs	r3, r0, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e053      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	2bff      	cmp	r3, #255	; 0xff
 8002ef2:	d911      	bls.n	8002f18 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	22ff      	movs	r2, #255	; 0xff
 8002ef8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	045c      	lsls	r4, r3, #17
 8002f04:	230a      	movs	r3, #10
 8002f06:	18fb      	adds	r3, r7, r3
 8002f08:	8819      	ldrh	r1, [r3, #0]
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	0023      	movs	r3, r4
 8002f12:	f000 fa63 	bl	80033dc <I2C_TransferConfig>
 8002f16:	e012      	b.n	8002f3e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1c:	b29a      	uxth	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	2380      	movs	r3, #128	; 0x80
 8002f2a:	049c      	lsls	r4, r3, #18
 8002f2c:	230a      	movs	r3, #10
 8002f2e:	18fb      	adds	r3, r7, r3
 8002f30:	8819      	ldrh	r1, [r3, #0]
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	2300      	movs	r3, #0
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	0023      	movs	r3, r4
 8002f3a:	f000 fa4f 	bl	80033dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d194      	bne.n	8002e72 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f000 f98e 	bl	8003270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f54:	1e03      	subs	r3, r0, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e01a      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2220      	movs	r2, #32
 8002f62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	490c      	ldr	r1, [pc, #48]	; (8002fa0 <HAL_I2C_Mem_Read+0x264>)
 8002f70:	400a      	ands	r2, r1
 8002f72:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2241      	movs	r2, #65	; 0x41
 8002f78:	2120      	movs	r1, #32
 8002f7a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2242      	movs	r2, #66	; 0x42
 8002f80:	2100      	movs	r1, #0
 8002f82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2240      	movs	r2, #64	; 0x40
 8002f88:	2100      	movs	r1, #0
 8002f8a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	e000      	b.n	8002f92 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002f90:	2302      	movs	r3, #2
  }
}
 8002f92:	0018      	movs	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	b007      	add	sp, #28
 8002f98:	bd90      	pop	{r4, r7, pc}
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	80002400 	.word	0x80002400
 8002fa0:	fe00e800 	.word	0xfe00e800

08002fa4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002fa4:	b5b0      	push	{r4, r5, r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af02      	add	r7, sp, #8
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	000c      	movs	r4, r1
 8002fae:	0010      	movs	r0, r2
 8002fb0:	0019      	movs	r1, r3
 8002fb2:	250a      	movs	r5, #10
 8002fb4:	197b      	adds	r3, r7, r5
 8002fb6:	1c22      	adds	r2, r4, #0
 8002fb8:	801a      	strh	r2, [r3, #0]
 8002fba:	2308      	movs	r3, #8
 8002fbc:	18fb      	adds	r3, r7, r3
 8002fbe:	1c02      	adds	r2, r0, #0
 8002fc0:	801a      	strh	r2, [r3, #0]
 8002fc2:	1dbb      	adds	r3, r7, #6
 8002fc4:	1c0a      	adds	r2, r1, #0
 8002fc6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fc8:	1dbb      	adds	r3, r7, #6
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	2380      	movs	r3, #128	; 0x80
 8002fd0:	045c      	lsls	r4, r3, #17
 8002fd2:	197b      	adds	r3, r7, r5
 8002fd4:	8819      	ldrh	r1, [r3, #0]
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	4b23      	ldr	r3, [pc, #140]	; (8003068 <I2C_RequestMemoryWrite+0xc4>)
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	0023      	movs	r3, r4
 8002fde:	f000 f9fd 	bl	80033dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fe4:	6a39      	ldr	r1, [r7, #32]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 f902 	bl	80031f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d001      	beq.n	8002ff6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e033      	b.n	800305e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ff6:	1dbb      	adds	r3, r7, #6
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d107      	bne.n	800300e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ffe:	2308      	movs	r3, #8
 8003000:	18fb      	adds	r3, r7, r3
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	b2da      	uxtb	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	629a      	str	r2, [r3, #40]	; 0x28
 800300c:	e019      	b.n	8003042 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800300e:	2308      	movs	r3, #8
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	881b      	ldrh	r3, [r3, #0]
 8003014:	0a1b      	lsrs	r3, r3, #8
 8003016:	b29b      	uxth	r3, r3
 8003018:	b2da      	uxtb	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	6a39      	ldr	r1, [r7, #32]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	0018      	movs	r0, r3
 8003028:	f000 f8e3 	bl	80031f2 <I2C_WaitOnTXISFlagUntilTimeout>
 800302c:	1e03      	subs	r3, r0, #0
 800302e:	d001      	beq.n	8003034 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e014      	b.n	800305e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003034:	2308      	movs	r3, #8
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b2da      	uxtb	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003042:	6a3a      	ldr	r2, [r7, #32]
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	0013      	movs	r3, r2
 800304c:	2200      	movs	r2, #0
 800304e:	2180      	movs	r1, #128	; 0x80
 8003050:	f000 f890 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8003054:	1e03      	subs	r3, r0, #0
 8003056:	d001      	beq.n	800305c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e000      	b.n	800305e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	0018      	movs	r0, r3
 8003060:	46bd      	mov	sp, r7
 8003062:	b004      	add	sp, #16
 8003064:	bdb0      	pop	{r4, r5, r7, pc}
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	80002000 	.word	0x80002000

0800306c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800306c:	b5b0      	push	{r4, r5, r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af02      	add	r7, sp, #8
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	000c      	movs	r4, r1
 8003076:	0010      	movs	r0, r2
 8003078:	0019      	movs	r1, r3
 800307a:	250a      	movs	r5, #10
 800307c:	197b      	adds	r3, r7, r5
 800307e:	1c22      	adds	r2, r4, #0
 8003080:	801a      	strh	r2, [r3, #0]
 8003082:	2308      	movs	r3, #8
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	1c02      	adds	r2, r0, #0
 8003088:	801a      	strh	r2, [r3, #0]
 800308a:	1dbb      	adds	r3, r7, #6
 800308c:	1c0a      	adds	r2, r1, #0
 800308e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003090:	1dbb      	adds	r3, r7, #6
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	b2da      	uxtb	r2, r3
 8003096:	197b      	adds	r3, r7, r5
 8003098:	8819      	ldrh	r1, [r3, #0]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	4b23      	ldr	r3, [pc, #140]	; (800312c <I2C_RequestMemoryRead+0xc0>)
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	2300      	movs	r3, #0
 80030a2:	f000 f99b 	bl	80033dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a8:	6a39      	ldr	r1, [r7, #32]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	0018      	movs	r0, r3
 80030ae:	f000 f8a0 	bl	80031f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030b2:	1e03      	subs	r3, r0, #0
 80030b4:	d001      	beq.n	80030ba <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e033      	b.n	8003122 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030ba:	1dbb      	adds	r3, r7, #6
 80030bc:	881b      	ldrh	r3, [r3, #0]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d107      	bne.n	80030d2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030c2:	2308      	movs	r3, #8
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28
 80030d0:	e019      	b.n	8003106 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030d2:	2308      	movs	r3, #8
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	0a1b      	lsrs	r3, r3, #8
 80030da:	b29b      	uxth	r3, r3
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e6:	6a39      	ldr	r1, [r7, #32]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f000 f881 	bl	80031f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d001      	beq.n	80030f8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e014      	b.n	8003122 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030f8:	2308      	movs	r3, #8
 80030fa:	18fb      	adds	r3, r7, r3
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003106:	6a3a      	ldr	r2, [r7, #32]
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	0013      	movs	r3, r2
 8003110:	2200      	movs	r2, #0
 8003112:	2140      	movs	r1, #64	; 0x40
 8003114:	f000 f82e 	bl	8003174 <I2C_WaitOnFlagUntilTimeout>
 8003118:	1e03      	subs	r3, r0, #0
 800311a:	d001      	beq.n	8003120 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e000      	b.n	8003122 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	0018      	movs	r0, r3
 8003124:	46bd      	mov	sp, r7
 8003126:	b004      	add	sp, #16
 8003128:	bdb0      	pop	{r4, r5, r7, pc}
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	80002000 	.word	0x80002000

08003130 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2202      	movs	r2, #2
 8003140:	4013      	ands	r3, r2
 8003142:	2b02      	cmp	r3, #2
 8003144:	d103      	bne.n	800314e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2200      	movs	r2, #0
 800314c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	2201      	movs	r2, #1
 8003156:	4013      	ands	r3, r2
 8003158:	2b01      	cmp	r3, #1
 800315a:	d007      	beq.n	800316c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699a      	ldr	r2, [r3, #24]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2101      	movs	r1, #1
 8003168:	430a      	orrs	r2, r1
 800316a:	619a      	str	r2, [r3, #24]
  }
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b002      	add	sp, #8
 8003172:	bd80      	pop	{r7, pc}

08003174 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003184:	e021      	b.n	80031ca <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	3301      	adds	r3, #1
 800318a:	d01e      	beq.n	80031ca <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800318c:	f7fe ff00 	bl	8001f90 <HAL_GetTick>
 8003190:	0002      	movs	r2, r0
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d302      	bcc.n	80031a2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d113      	bne.n	80031ca <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a6:	2220      	movs	r2, #32
 80031a8:	431a      	orrs	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2241      	movs	r2, #65	; 0x41
 80031b2:	2120      	movs	r1, #32
 80031b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2242      	movs	r2, #66	; 0x42
 80031ba:	2100      	movs	r1, #0
 80031bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2240      	movs	r2, #64	; 0x40
 80031c2:	2100      	movs	r1, #0
 80031c4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e00f      	b.n	80031ea <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	4013      	ands	r3, r2
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	425a      	negs	r2, r3
 80031da:	4153      	adcs	r3, r2
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	001a      	movs	r2, r3
 80031e0:	1dfb      	adds	r3, r7, #7
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d0ce      	beq.n	8003186 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	0018      	movs	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b004      	add	sp, #16
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b084      	sub	sp, #16
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	60f8      	str	r0, [r7, #12]
 80031fa:	60b9      	str	r1, [r7, #8]
 80031fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031fe:	e02b      	b.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	68b9      	ldr	r1, [r7, #8]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	0018      	movs	r0, r3
 8003208:	f000 f86e 	bl	80032e8 <I2C_IsAcknowledgeFailed>
 800320c:	1e03      	subs	r3, r0, #0
 800320e:	d001      	beq.n	8003214 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e029      	b.n	8003268 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	3301      	adds	r3, #1
 8003218:	d01e      	beq.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800321a:	f7fe feb9 	bl	8001f90 <HAL_GetTick>
 800321e:	0002      	movs	r2, r0
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	68ba      	ldr	r2, [r7, #8]
 8003226:	429a      	cmp	r2, r3
 8003228:	d302      	bcc.n	8003230 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d113      	bne.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003234:	2220      	movs	r2, #32
 8003236:	431a      	orrs	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2241      	movs	r2, #65	; 0x41
 8003240:	2120      	movs	r1, #32
 8003242:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2242      	movs	r2, #66	; 0x42
 8003248:	2100      	movs	r1, #0
 800324a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2240      	movs	r2, #64	; 0x40
 8003250:	2100      	movs	r1, #0
 8003252:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e007      	b.n	8003268 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	2202      	movs	r2, #2
 8003260:	4013      	ands	r3, r2
 8003262:	2b02      	cmp	r3, #2
 8003264:	d1cc      	bne.n	8003200 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	0018      	movs	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	b004      	add	sp, #16
 800326e:	bd80      	pop	{r7, pc}

08003270 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800327c:	e028      	b.n	80032d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	68b9      	ldr	r1, [r7, #8]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	0018      	movs	r0, r3
 8003286:	f000 f82f 	bl	80032e8 <I2C_IsAcknowledgeFailed>
 800328a:	1e03      	subs	r3, r0, #0
 800328c:	d001      	beq.n	8003292 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e026      	b.n	80032e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7fe fe7d 	bl	8001f90 <HAL_GetTick>
 8003296:	0002      	movs	r2, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d113      	bne.n	80032d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ac:	2220      	movs	r2, #32
 80032ae:	431a      	orrs	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2241      	movs	r2, #65	; 0x41
 80032b8:	2120      	movs	r1, #32
 80032ba:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2242      	movs	r2, #66	; 0x42
 80032c0:	2100      	movs	r1, #0
 80032c2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2240      	movs	r2, #64	; 0x40
 80032c8:	2100      	movs	r1, #0
 80032ca:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e007      	b.n	80032e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	2220      	movs	r2, #32
 80032d8:	4013      	ands	r3, r2
 80032da:	2b20      	cmp	r3, #32
 80032dc:	d1cf      	bne.n	800327e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	0018      	movs	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	b004      	add	sp, #16
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2210      	movs	r2, #16
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b10      	cmp	r3, #16
 8003300:	d164      	bne.n	80033cc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	2380      	movs	r3, #128	; 0x80
 800330a:	049b      	lsls	r3, r3, #18
 800330c:	401a      	ands	r2, r3
 800330e:	2380      	movs	r3, #128	; 0x80
 8003310:	049b      	lsls	r3, r3, #18
 8003312:	429a      	cmp	r2, r3
 8003314:	d02b      	beq.n	800336e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685a      	ldr	r2, [r3, #4]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2180      	movs	r1, #128	; 0x80
 8003322:	01c9      	lsls	r1, r1, #7
 8003324:	430a      	orrs	r2, r1
 8003326:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003328:	e021      	b.n	800336e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3301      	adds	r3, #1
 800332e:	d01e      	beq.n	800336e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003330:	f7fe fe2e 	bl	8001f90 <HAL_GetTick>
 8003334:	0002      	movs	r2, r0
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	429a      	cmp	r2, r3
 800333e:	d302      	bcc.n	8003346 <I2C_IsAcknowledgeFailed+0x5e>
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d113      	bne.n	800336e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	2220      	movs	r2, #32
 800334c:	431a      	orrs	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2241      	movs	r2, #65	; 0x41
 8003356:	2120      	movs	r1, #32
 8003358:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2242      	movs	r2, #66	; 0x42
 800335e:	2100      	movs	r1, #0
 8003360:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2240      	movs	r2, #64	; 0x40
 8003366:	2100      	movs	r1, #0
 8003368:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e02f      	b.n	80033ce <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	2220      	movs	r2, #32
 8003376:	4013      	ands	r3, r2
 8003378:	2b20      	cmp	r3, #32
 800337a:	d1d6      	bne.n	800332a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2210      	movs	r2, #16
 8003382:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2220      	movs	r2, #32
 800338a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	0018      	movs	r0, r3
 8003390:	f7ff fece 	bl	8003130 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	490e      	ldr	r1, [pc, #56]	; (80033d8 <I2C_IsAcknowledgeFailed+0xf0>)
 80033a0:	400a      	ands	r2, r1
 80033a2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033a8:	2204      	movs	r2, #4
 80033aa:	431a      	orrs	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2241      	movs	r2, #65	; 0x41
 80033b4:	2120      	movs	r1, #32
 80033b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2242      	movs	r2, #66	; 0x42
 80033bc:	2100      	movs	r1, #0
 80033be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2240      	movs	r2, #64	; 0x40
 80033c4:	2100      	movs	r1, #0
 80033c6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	0018      	movs	r0, r3
 80033d0:	46bd      	mov	sp, r7
 80033d2:	b004      	add	sp, #16
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	46c0      	nop			; (mov r8, r8)
 80033d8:	fe00e800 	.word	0xfe00e800

080033dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80033dc:	b590      	push	{r4, r7, lr}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	0008      	movs	r0, r1
 80033e6:	0011      	movs	r1, r2
 80033e8:	607b      	str	r3, [r7, #4]
 80033ea:	240a      	movs	r4, #10
 80033ec:	193b      	adds	r3, r7, r4
 80033ee:	1c02      	adds	r2, r0, #0
 80033f0:	801a      	strh	r2, [r3, #0]
 80033f2:	2009      	movs	r0, #9
 80033f4:	183b      	adds	r3, r7, r0
 80033f6:	1c0a      	adds	r2, r1, #0
 80033f8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	6a3a      	ldr	r2, [r7, #32]
 8003402:	0d51      	lsrs	r1, r2, #21
 8003404:	2280      	movs	r2, #128	; 0x80
 8003406:	00d2      	lsls	r2, r2, #3
 8003408:	400a      	ands	r2, r1
 800340a:	490e      	ldr	r1, [pc, #56]	; (8003444 <I2C_TransferConfig+0x68>)
 800340c:	430a      	orrs	r2, r1
 800340e:	43d2      	mvns	r2, r2
 8003410:	401a      	ands	r2, r3
 8003412:	0011      	movs	r1, r2
 8003414:	193b      	adds	r3, r7, r4
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	059b      	lsls	r3, r3, #22
 800341a:	0d9a      	lsrs	r2, r3, #22
 800341c:	183b      	adds	r3, r7, r0
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	0418      	lsls	r0, r3, #16
 8003422:	23ff      	movs	r3, #255	; 0xff
 8003424:	041b      	lsls	r3, r3, #16
 8003426:	4003      	ands	r3, r0
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	431a      	orrs	r2, r3
 800342e:	6a3b      	ldr	r3, [r7, #32]
 8003430:	431a      	orrs	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800343a:	46c0      	nop			; (mov r8, r8)
 800343c:	46bd      	mov	sp, r7
 800343e:	b005      	add	sp, #20
 8003440:	bd90      	pop	{r4, r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	03ff63ff 	.word	0x03ff63ff

08003448 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2241      	movs	r2, #65	; 0x41
 8003456:	5c9b      	ldrb	r3, [r3, r2]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b20      	cmp	r3, #32
 800345c:	d138      	bne.n	80034d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2240      	movs	r2, #64	; 0x40
 8003462:	5c9b      	ldrb	r3, [r3, r2]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003468:	2302      	movs	r3, #2
 800346a:	e032      	b.n	80034d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2240      	movs	r2, #64	; 0x40
 8003470:	2101      	movs	r1, #1
 8003472:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2241      	movs	r2, #65	; 0x41
 8003478:	2124      	movs	r1, #36	; 0x24
 800347a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2101      	movs	r1, #1
 8003488:	438a      	bics	r2, r1
 800348a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4911      	ldr	r1, [pc, #68]	; (80034dc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003498:	400a      	ands	r2, r1
 800349a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6819      	ldr	r1, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2101      	movs	r1, #1
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2241      	movs	r2, #65	; 0x41
 80034c0:	2120      	movs	r1, #32
 80034c2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2240      	movs	r2, #64	; 0x40
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80034cc:	2300      	movs	r3, #0
 80034ce:	e000      	b.n	80034d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034d0:	2302      	movs	r3, #2
  }
}
 80034d2:	0018      	movs	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	b002      	add	sp, #8
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	ffffefff 	.word	0xffffefff

080034e0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2241      	movs	r2, #65	; 0x41
 80034ee:	5c9b      	ldrb	r3, [r3, r2]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b20      	cmp	r3, #32
 80034f4:	d139      	bne.n	800356a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2240      	movs	r2, #64	; 0x40
 80034fa:	5c9b      	ldrb	r3, [r3, r2]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d101      	bne.n	8003504 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003500:	2302      	movs	r3, #2
 8003502:	e033      	b.n	800356c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2240      	movs	r2, #64	; 0x40
 8003508:	2101      	movs	r1, #1
 800350a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2241      	movs	r2, #65	; 0x41
 8003510:	2124      	movs	r1, #36	; 0x24
 8003512:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2101      	movs	r1, #1
 8003520:	438a      	bics	r2, r1
 8003522:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4a11      	ldr	r2, [pc, #68]	; (8003574 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003530:	4013      	ands	r3, r2
 8003532:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	4313      	orrs	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2101      	movs	r1, #1
 8003552:	430a      	orrs	r2, r1
 8003554:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2241      	movs	r2, #65	; 0x41
 800355a:	2120      	movs	r1, #32
 800355c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2240      	movs	r2, #64	; 0x40
 8003562:	2100      	movs	r1, #0
 8003564:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003566:	2300      	movs	r3, #0
 8003568:	e000      	b.n	800356c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800356a:	2302      	movs	r3, #2
  }
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	b004      	add	sp, #16
 8003572:	bd80      	pop	{r7, pc}
 8003574:	fffff0ff 	.word	0xfffff0ff

08003578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003578:	b5b0      	push	{r4, r5, r7, lr}
 800357a:	b08a      	sub	sp, #40	; 0x28
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d102      	bne.n	800358c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	f000 fb6c 	bl	8003c64 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800358c:	4bc8      	ldr	r3, [pc, #800]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	220c      	movs	r2, #12
 8003592:	4013      	ands	r3, r2
 8003594:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003596:	4bc6      	ldr	r3, [pc, #792]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	2380      	movs	r3, #128	; 0x80
 800359c:	025b      	lsls	r3, r3, #9
 800359e:	4013      	ands	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2201      	movs	r2, #1
 80035a8:	4013      	ands	r3, r2
 80035aa:	d100      	bne.n	80035ae <HAL_RCC_OscConfig+0x36>
 80035ac:	e07d      	b.n	80036aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d007      	beq.n	80035c4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	2b0c      	cmp	r3, #12
 80035b8:	d112      	bne.n	80035e0 <HAL_RCC_OscConfig+0x68>
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	2380      	movs	r3, #128	; 0x80
 80035be:	025b      	lsls	r3, r3, #9
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d10d      	bne.n	80035e0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c4:	4bba      	ldr	r3, [pc, #744]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	029b      	lsls	r3, r3, #10
 80035cc:	4013      	ands	r3, r2
 80035ce:	d100      	bne.n	80035d2 <HAL_RCC_OscConfig+0x5a>
 80035d0:	e06a      	b.n	80036a8 <HAL_RCC_OscConfig+0x130>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d166      	bne.n	80036a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	f000 fb42 	bl	8003c64 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	2380      	movs	r3, #128	; 0x80
 80035e6:	025b      	lsls	r3, r3, #9
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d107      	bne.n	80035fc <HAL_RCC_OscConfig+0x84>
 80035ec:	4bb0      	ldr	r3, [pc, #704]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	4baf      	ldr	r3, [pc, #700]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80035f2:	2180      	movs	r1, #128	; 0x80
 80035f4:	0249      	lsls	r1, r1, #9
 80035f6:	430a      	orrs	r2, r1
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	e027      	b.n	800364c <HAL_RCC_OscConfig+0xd4>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	23a0      	movs	r3, #160	; 0xa0
 8003602:	02db      	lsls	r3, r3, #11
 8003604:	429a      	cmp	r2, r3
 8003606:	d10e      	bne.n	8003626 <HAL_RCC_OscConfig+0xae>
 8003608:	4ba9      	ldr	r3, [pc, #676]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	4ba8      	ldr	r3, [pc, #672]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800360e:	2180      	movs	r1, #128	; 0x80
 8003610:	02c9      	lsls	r1, r1, #11
 8003612:	430a      	orrs	r2, r1
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	4ba6      	ldr	r3, [pc, #664]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4ba5      	ldr	r3, [pc, #660]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800361c:	2180      	movs	r1, #128	; 0x80
 800361e:	0249      	lsls	r1, r1, #9
 8003620:	430a      	orrs	r2, r1
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	e012      	b.n	800364c <HAL_RCC_OscConfig+0xd4>
 8003626:	4ba2      	ldr	r3, [pc, #648]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4ba1      	ldr	r3, [pc, #644]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800362c:	49a1      	ldr	r1, [pc, #644]	; (80038b4 <HAL_RCC_OscConfig+0x33c>)
 800362e:	400a      	ands	r2, r1
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	4b9f      	ldr	r3, [pc, #636]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	2380      	movs	r3, #128	; 0x80
 8003638:	025b      	lsls	r3, r3, #9
 800363a:	4013      	ands	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	4b9b      	ldr	r3, [pc, #620]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	4b9a      	ldr	r3, [pc, #616]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003646:	499c      	ldr	r1, [pc, #624]	; (80038b8 <HAL_RCC_OscConfig+0x340>)
 8003648:	400a      	ands	r2, r1
 800364a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d014      	beq.n	800367e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003654:	f7fe fc9c 	bl	8001f90 <HAL_GetTick>
 8003658:	0003      	movs	r3, r0
 800365a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800365e:	f7fe fc97 	bl	8001f90 <HAL_GetTick>
 8003662:	0002      	movs	r2, r0
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b64      	cmp	r3, #100	; 0x64
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e2f9      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003670:	4b8f      	ldr	r3, [pc, #572]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	2380      	movs	r3, #128	; 0x80
 8003676:	029b      	lsls	r3, r3, #10
 8003678:	4013      	ands	r3, r2
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0xe6>
 800367c:	e015      	b.n	80036aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367e:	f7fe fc87 	bl	8001f90 <HAL_GetTick>
 8003682:	0003      	movs	r3, r0
 8003684:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003688:	f7fe fc82 	bl	8001f90 <HAL_GetTick>
 800368c:	0002      	movs	r2, r0
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b64      	cmp	r3, #100	; 0x64
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e2e4      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800369a:	4b85      	ldr	r3, [pc, #532]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	2380      	movs	r3, #128	; 0x80
 80036a0:	029b      	lsls	r3, r3, #10
 80036a2:	4013      	ands	r3, r2
 80036a4:	d1f0      	bne.n	8003688 <HAL_RCC_OscConfig+0x110>
 80036a6:	e000      	b.n	80036aa <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2202      	movs	r2, #2
 80036b0:	4013      	ands	r3, r2
 80036b2:	d100      	bne.n	80036b6 <HAL_RCC_OscConfig+0x13e>
 80036b4:	e099      	b.n	80037ea <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80036bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036be:	2220      	movs	r2, #32
 80036c0:	4013      	ands	r3, r2
 80036c2:	d009      	beq.n	80036d8 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80036c4:	4b7a      	ldr	r3, [pc, #488]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b79      	ldr	r3, [pc, #484]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80036ca:	2120      	movs	r1, #32
 80036cc:	430a      	orrs	r2, r1
 80036ce:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80036d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d2:	2220      	movs	r2, #32
 80036d4:	4393      	bics	r3, r2
 80036d6:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	2b04      	cmp	r3, #4
 80036dc:	d005      	beq.n	80036ea <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	2b0c      	cmp	r3, #12
 80036e2:	d13e      	bne.n	8003762 <HAL_RCC_OscConfig+0x1ea>
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d13b      	bne.n	8003762 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80036ea:	4b71      	ldr	r3, [pc, #452]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2204      	movs	r2, #4
 80036f0:	4013      	ands	r3, r2
 80036f2:	d004      	beq.n	80036fe <HAL_RCC_OscConfig+0x186>
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e2b2      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036fe:	4b6c      	ldr	r3, [pc, #432]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4a6e      	ldr	r2, [pc, #440]	; (80038bc <HAL_RCC_OscConfig+0x344>)
 8003704:	4013      	ands	r3, r2
 8003706:	0019      	movs	r1, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	021a      	lsls	r2, r3, #8
 800370e:	4b68      	ldr	r3, [pc, #416]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003714:	4b66      	ldr	r3, [pc, #408]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2209      	movs	r2, #9
 800371a:	4393      	bics	r3, r2
 800371c:	0019      	movs	r1, r3
 800371e:	4b64      	ldr	r3, [pc, #400]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003722:	430a      	orrs	r2, r1
 8003724:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003726:	f000 fbeb 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 800372a:	0001      	movs	r1, r0
 800372c:	4b60      	ldr	r3, [pc, #384]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	220f      	movs	r2, #15
 8003734:	4013      	ands	r3, r2
 8003736:	4a62      	ldr	r2, [pc, #392]	; (80038c0 <HAL_RCC_OscConfig+0x348>)
 8003738:	5cd3      	ldrb	r3, [r2, r3]
 800373a:	000a      	movs	r2, r1
 800373c:	40da      	lsrs	r2, r3
 800373e:	4b61      	ldr	r3, [pc, #388]	; (80038c4 <HAL_RCC_OscConfig+0x34c>)
 8003740:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003742:	4b61      	ldr	r3, [pc, #388]	; (80038c8 <HAL_RCC_OscConfig+0x350>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2513      	movs	r5, #19
 8003748:	197c      	adds	r4, r7, r5
 800374a:	0018      	movs	r0, r3
 800374c:	f7fe fbda 	bl	8001f04 <HAL_InitTick>
 8003750:	0003      	movs	r3, r0
 8003752:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003754:	197b      	adds	r3, r7, r5
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d046      	beq.n	80037ea <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800375c:	197b      	adds	r3, r7, r5
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	e280      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	2b00      	cmp	r3, #0
 8003766:	d027      	beq.n	80037b8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003768:	4b51      	ldr	r3, [pc, #324]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2209      	movs	r2, #9
 800376e:	4393      	bics	r3, r2
 8003770:	0019      	movs	r1, r3
 8003772:	4b4f      	ldr	r3, [pc, #316]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003776:	430a      	orrs	r2, r1
 8003778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800377a:	f7fe fc09 	bl	8001f90 <HAL_GetTick>
 800377e:	0003      	movs	r3, r0
 8003780:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003784:	f7fe fc04 	bl	8001f90 <HAL_GetTick>
 8003788:	0002      	movs	r2, r0
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e266      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003796:	4b46      	ldr	r3, [pc, #280]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2204      	movs	r2, #4
 800379c:	4013      	ands	r3, r2
 800379e:	d0f1      	beq.n	8003784 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a0:	4b43      	ldr	r3, [pc, #268]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	4a45      	ldr	r2, [pc, #276]	; (80038bc <HAL_RCC_OscConfig+0x344>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	021a      	lsls	r2, r3, #8
 80037b0:	4b3f      	ldr	r3, [pc, #252]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037b2:	430a      	orrs	r2, r1
 80037b4:	605a      	str	r2, [r3, #4]
 80037b6:	e018      	b.n	80037ea <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b8:	4b3d      	ldr	r3, [pc, #244]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b3c      	ldr	r3, [pc, #240]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037be:	2101      	movs	r1, #1
 80037c0:	438a      	bics	r2, r1
 80037c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c4:	f7fe fbe4 	bl	8001f90 <HAL_GetTick>
 80037c8:	0003      	movs	r3, r0
 80037ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037ce:	f7fe fbdf 	bl	8001f90 <HAL_GetTick>
 80037d2:	0002      	movs	r2, r0
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e241      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037e0:	4b33      	ldr	r3, [pc, #204]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2204      	movs	r2, #4
 80037e6:	4013      	ands	r3, r2
 80037e8:	d1f1      	bne.n	80037ce <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2210      	movs	r2, #16
 80037f0:	4013      	ands	r3, r2
 80037f2:	d100      	bne.n	80037f6 <HAL_RCC_OscConfig+0x27e>
 80037f4:	e0a1      	b.n	800393a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d140      	bne.n	800387e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037fc:	4b2c      	ldr	r3, [pc, #176]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	2380      	movs	r3, #128	; 0x80
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	4013      	ands	r3, r2
 8003806:	d005      	beq.n	8003814 <HAL_RCC_OscConfig+0x29c>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e227      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003814:	4b26      	ldr	r3, [pc, #152]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	4a2c      	ldr	r2, [pc, #176]	; (80038cc <HAL_RCC_OscConfig+0x354>)
 800381a:	4013      	ands	r3, r2
 800381c:	0019      	movs	r1, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a1a      	ldr	r2, [r3, #32]
 8003822:	4b23      	ldr	r3, [pc, #140]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003828:	4b21      	ldr	r3, [pc, #132]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	021b      	lsls	r3, r3, #8
 800382e:	0a19      	lsrs	r1, r3, #8
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	061a      	lsls	r2, r3, #24
 8003836:	4b1e      	ldr	r3, [pc, #120]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003838:	430a      	orrs	r2, r1
 800383a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	0b5b      	lsrs	r3, r3, #13
 8003842:	3301      	adds	r3, #1
 8003844:	2280      	movs	r2, #128	; 0x80
 8003846:	0212      	lsls	r2, r2, #8
 8003848:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800384a:	4b19      	ldr	r3, [pc, #100]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	091b      	lsrs	r3, r3, #4
 8003850:	210f      	movs	r1, #15
 8003852:	400b      	ands	r3, r1
 8003854:	491a      	ldr	r1, [pc, #104]	; (80038c0 <HAL_RCC_OscConfig+0x348>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800385a:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <HAL_RCC_OscConfig+0x34c>)
 800385c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800385e:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <HAL_RCC_OscConfig+0x350>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2513      	movs	r5, #19
 8003864:	197c      	adds	r4, r7, r5
 8003866:	0018      	movs	r0, r3
 8003868:	f7fe fb4c 	bl	8001f04 <HAL_InitTick>
 800386c:	0003      	movs	r3, r0
 800386e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003870:	197b      	adds	r3, r7, r5
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d060      	beq.n	800393a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8003878:	197b      	adds	r3, r7, r5
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	e1f2      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d03f      	beq.n	8003906 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003886:	4b0a      	ldr	r3, [pc, #40]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	4b09      	ldr	r3, [pc, #36]	; (80038b0 <HAL_RCC_OscConfig+0x338>)
 800388c:	2180      	movs	r1, #128	; 0x80
 800388e:	0049      	lsls	r1, r1, #1
 8003890:	430a      	orrs	r2, r1
 8003892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003894:	f7fe fb7c 	bl	8001f90 <HAL_GetTick>
 8003898:	0003      	movs	r3, r0
 800389a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800389c:	e018      	b.n	80038d0 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800389e:	f7fe fb77 	bl	8001f90 <HAL_GetTick>
 80038a2:	0002      	movs	r2, r0
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d911      	bls.n	80038d0 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e1d9      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
 80038b0:	40021000 	.word	0x40021000
 80038b4:	fffeffff 	.word	0xfffeffff
 80038b8:	fffbffff 	.word	0xfffbffff
 80038bc:	ffffe0ff 	.word	0xffffe0ff
 80038c0:	08006858 	.word	0x08006858
 80038c4:	20000000 	.word	0x20000000
 80038c8:	20000004 	.word	0x20000004
 80038cc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80038d0:	4bc9      	ldr	r3, [pc, #804]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	2380      	movs	r3, #128	; 0x80
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4013      	ands	r3, r2
 80038da:	d0e0      	beq.n	800389e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038dc:	4bc6      	ldr	r3, [pc, #792]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	4ac6      	ldr	r2, [pc, #792]	; (8003bfc <HAL_RCC_OscConfig+0x684>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	0019      	movs	r1, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1a      	ldr	r2, [r3, #32]
 80038ea:	4bc3      	ldr	r3, [pc, #780]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80038ec:	430a      	orrs	r2, r1
 80038ee:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038f0:	4bc1      	ldr	r3, [pc, #772]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	021b      	lsls	r3, r3, #8
 80038f6:	0a19      	lsrs	r1, r3, #8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	061a      	lsls	r2, r3, #24
 80038fe:	4bbe      	ldr	r3, [pc, #760]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003900:	430a      	orrs	r2, r1
 8003902:	605a      	str	r2, [r3, #4]
 8003904:	e019      	b.n	800393a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003906:	4bbc      	ldr	r3, [pc, #752]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4bbb      	ldr	r3, [pc, #748]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 800390c:	49bc      	ldr	r1, [pc, #752]	; (8003c00 <HAL_RCC_OscConfig+0x688>)
 800390e:	400a      	ands	r2, r1
 8003910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003912:	f7fe fb3d 	bl	8001f90 <HAL_GetTick>
 8003916:	0003      	movs	r3, r0
 8003918:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800391c:	f7fe fb38 	bl	8001f90 <HAL_GetTick>
 8003920:	0002      	movs	r2, r0
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e19a      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800392e:	4bb2      	ldr	r3, [pc, #712]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	2380      	movs	r3, #128	; 0x80
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4013      	ands	r3, r2
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2208      	movs	r2, #8
 8003940:	4013      	ands	r3, r2
 8003942:	d036      	beq.n	80039b2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d019      	beq.n	8003980 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800394c:	4baa      	ldr	r3, [pc, #680]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 800394e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003950:	4ba9      	ldr	r3, [pc, #676]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003952:	2101      	movs	r1, #1
 8003954:	430a      	orrs	r2, r1
 8003956:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003958:	f7fe fb1a 	bl	8001f90 <HAL_GetTick>
 800395c:	0003      	movs	r3, r0
 800395e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003962:	f7fe fb15 	bl	8001f90 <HAL_GetTick>
 8003966:	0002      	movs	r2, r0
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e177      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003974:	4ba0      	ldr	r3, [pc, #640]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003978:	2202      	movs	r2, #2
 800397a:	4013      	ands	r3, r2
 800397c:	d0f1      	beq.n	8003962 <HAL_RCC_OscConfig+0x3ea>
 800397e:	e018      	b.n	80039b2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003980:	4b9d      	ldr	r3, [pc, #628]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003982:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003984:	4b9c      	ldr	r3, [pc, #624]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003986:	2101      	movs	r1, #1
 8003988:	438a      	bics	r2, r1
 800398a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800398c:	f7fe fb00 	bl	8001f90 <HAL_GetTick>
 8003990:	0003      	movs	r3, r0
 8003992:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003996:	f7fe fafb 	bl	8001f90 <HAL_GetTick>
 800399a:	0002      	movs	r2, r0
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e15d      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80039a8:	4b93      	ldr	r3, [pc, #588]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80039aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ac:	2202      	movs	r2, #2
 80039ae:	4013      	ands	r3, r2
 80039b0:	d1f1      	bne.n	8003996 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2204      	movs	r2, #4
 80039b8:	4013      	ands	r3, r2
 80039ba:	d100      	bne.n	80039be <HAL_RCC_OscConfig+0x446>
 80039bc:	e0ae      	b.n	8003b1c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039be:	2023      	movs	r0, #35	; 0x23
 80039c0:	183b      	adds	r3, r7, r0
 80039c2:	2200      	movs	r2, #0
 80039c4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c6:	4b8c      	ldr	r3, [pc, #560]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80039c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039ca:	2380      	movs	r3, #128	; 0x80
 80039cc:	055b      	lsls	r3, r3, #21
 80039ce:	4013      	ands	r3, r2
 80039d0:	d109      	bne.n	80039e6 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d2:	4b89      	ldr	r3, [pc, #548]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80039d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039d6:	4b88      	ldr	r3, [pc, #544]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 80039d8:	2180      	movs	r1, #128	; 0x80
 80039da:	0549      	lsls	r1, r1, #21
 80039dc:	430a      	orrs	r2, r1
 80039de:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80039e0:	183b      	adds	r3, r7, r0
 80039e2:	2201      	movs	r2, #1
 80039e4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e6:	4b87      	ldr	r3, [pc, #540]	; (8003c04 <HAL_RCC_OscConfig+0x68c>)
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	2380      	movs	r3, #128	; 0x80
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	4013      	ands	r3, r2
 80039f0:	d11a      	bne.n	8003a28 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039f2:	4b84      	ldr	r3, [pc, #528]	; (8003c04 <HAL_RCC_OscConfig+0x68c>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	4b83      	ldr	r3, [pc, #524]	; (8003c04 <HAL_RCC_OscConfig+0x68c>)
 80039f8:	2180      	movs	r1, #128	; 0x80
 80039fa:	0049      	lsls	r1, r1, #1
 80039fc:	430a      	orrs	r2, r1
 80039fe:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a00:	f7fe fac6 	bl	8001f90 <HAL_GetTick>
 8003a04:	0003      	movs	r3, r0
 8003a06:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0a:	f7fe fac1 	bl	8001f90 <HAL_GetTick>
 8003a0e:	0002      	movs	r2, r0
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b64      	cmp	r3, #100	; 0x64
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e123      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a1c:	4b79      	ldr	r3, [pc, #484]	; (8003c04 <HAL_RCC_OscConfig+0x68c>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	4013      	ands	r3, r2
 8003a26:	d0f0      	beq.n	8003a0a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d107      	bne.n	8003a44 <HAL_RCC_OscConfig+0x4cc>
 8003a34:	4b70      	ldr	r3, [pc, #448]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a38:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a3a:	2180      	movs	r1, #128	; 0x80
 8003a3c:	0049      	lsls	r1, r1, #1
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	651a      	str	r2, [r3, #80]	; 0x50
 8003a42:	e031      	b.n	8003aa8 <HAL_RCC_OscConfig+0x530>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10c      	bne.n	8003a66 <HAL_RCC_OscConfig+0x4ee>
 8003a4c:	4b6a      	ldr	r3, [pc, #424]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a50:	4b69      	ldr	r3, [pc, #420]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a52:	496b      	ldr	r1, [pc, #428]	; (8003c00 <HAL_RCC_OscConfig+0x688>)
 8003a54:	400a      	ands	r2, r1
 8003a56:	651a      	str	r2, [r3, #80]	; 0x50
 8003a58:	4b67      	ldr	r3, [pc, #412]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a5c:	4b66      	ldr	r3, [pc, #408]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a5e:	496a      	ldr	r1, [pc, #424]	; (8003c08 <HAL_RCC_OscConfig+0x690>)
 8003a60:	400a      	ands	r2, r1
 8003a62:	651a      	str	r2, [r3, #80]	; 0x50
 8003a64:	e020      	b.n	8003aa8 <HAL_RCC_OscConfig+0x530>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	23a0      	movs	r3, #160	; 0xa0
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d10e      	bne.n	8003a90 <HAL_RCC_OscConfig+0x518>
 8003a72:	4b61      	ldr	r3, [pc, #388]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a76:	4b60      	ldr	r3, [pc, #384]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a78:	2180      	movs	r1, #128	; 0x80
 8003a7a:	00c9      	lsls	r1, r1, #3
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	651a      	str	r2, [r3, #80]	; 0x50
 8003a80:	4b5d      	ldr	r3, [pc, #372]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a84:	4b5c      	ldr	r3, [pc, #368]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a86:	2180      	movs	r1, #128	; 0x80
 8003a88:	0049      	lsls	r1, r1, #1
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	651a      	str	r2, [r3, #80]	; 0x50
 8003a8e:	e00b      	b.n	8003aa8 <HAL_RCC_OscConfig+0x530>
 8003a90:	4b59      	ldr	r3, [pc, #356]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a94:	4b58      	ldr	r3, [pc, #352]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a96:	495a      	ldr	r1, [pc, #360]	; (8003c00 <HAL_RCC_OscConfig+0x688>)
 8003a98:	400a      	ands	r2, r1
 8003a9a:	651a      	str	r2, [r3, #80]	; 0x50
 8003a9c:	4b56      	ldr	r3, [pc, #344]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003a9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003aa0:	4b55      	ldr	r3, [pc, #340]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003aa2:	4959      	ldr	r1, [pc, #356]	; (8003c08 <HAL_RCC_OscConfig+0x690>)
 8003aa4:	400a      	ands	r2, r1
 8003aa6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab0:	f7fe fa6e 	bl	8001f90 <HAL_GetTick>
 8003ab4:	0003      	movs	r3, r0
 8003ab6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ab8:	e009      	b.n	8003ace <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aba:	f7fe fa69 	bl	8001f90 <HAL_GetTick>
 8003abe:	0002      	movs	r2, r0
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	4a51      	ldr	r2, [pc, #324]	; (8003c0c <HAL_RCC_OscConfig+0x694>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e0ca      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ace:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003ad0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ad2:	2380      	movs	r3, #128	; 0x80
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d0ef      	beq.n	8003aba <HAL_RCC_OscConfig+0x542>
 8003ada:	e014      	b.n	8003b06 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003adc:	f7fe fa58 	bl	8001f90 <HAL_GetTick>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ae4:	e009      	b.n	8003afa <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae6:	f7fe fa53 	bl	8001f90 <HAL_GetTick>
 8003aea:	0002      	movs	r2, r0
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	4a46      	ldr	r2, [pc, #280]	; (8003c0c <HAL_RCC_OscConfig+0x694>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0b4      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003afa:	4b3f      	ldr	r3, [pc, #252]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003afc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003afe:	2380      	movs	r3, #128	; 0x80
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4013      	ands	r3, r2
 8003b04:	d1ef      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b06:	2323      	movs	r3, #35	; 0x23
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d105      	bne.n	8003b1c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b10:	4b39      	ldr	r3, [pc, #228]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b14:	4b38      	ldr	r3, [pc, #224]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b16:	493e      	ldr	r1, [pc, #248]	; (8003c10 <HAL_RCC_OscConfig+0x698>)
 8003b18:	400a      	ands	r2, r1
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d100      	bne.n	8003b26 <HAL_RCC_OscConfig+0x5ae>
 8003b24:	e09d      	b.n	8003c62 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	2b0c      	cmp	r3, #12
 8003b2a:	d100      	bne.n	8003b2e <HAL_RCC_OscConfig+0x5b6>
 8003b2c:	e076      	b.n	8003c1c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d145      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b36:	4b30      	ldr	r3, [pc, #192]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	4b2f      	ldr	r3, [pc, #188]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b3c:	4935      	ldr	r1, [pc, #212]	; (8003c14 <HAL_RCC_OscConfig+0x69c>)
 8003b3e:	400a      	ands	r2, r1
 8003b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b42:	f7fe fa25 	bl	8001f90 <HAL_GetTick>
 8003b46:	0003      	movs	r3, r0
 8003b48:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe fa20 	bl	8001f90 <HAL_GetTick>
 8003b50:	0002      	movs	r2, r0
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e082      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003b5e:	4b26      	ldr	r3, [pc, #152]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	2380      	movs	r3, #128	; 0x80
 8003b64:	049b      	lsls	r3, r3, #18
 8003b66:	4013      	ands	r3, r2
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b6a:	4b23      	ldr	r3, [pc, #140]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	4a2a      	ldr	r2, [pc, #168]	; (8003c18 <HAL_RCC_OscConfig+0x6a0>)
 8003b70:	4013      	ands	r3, r2
 8003b72:	0019      	movs	r1, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7c:	431a      	orrs	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	431a      	orrs	r2, r3
 8003b84:	4b1c      	ldr	r3, [pc, #112]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b86:	430a      	orrs	r2, r1
 8003b88:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b8a:	4b1b      	ldr	r3, [pc, #108]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	4b1a      	ldr	r3, [pc, #104]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003b90:	2180      	movs	r1, #128	; 0x80
 8003b92:	0449      	lsls	r1, r1, #17
 8003b94:	430a      	orrs	r2, r1
 8003b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b98:	f7fe f9fa 	bl	8001f90 <HAL_GetTick>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ba2:	f7fe f9f5 	bl	8001f90 <HAL_GetTick>
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e057      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003bb4:	4b10      	ldr	r3, [pc, #64]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	049b      	lsls	r3, r3, #18
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
 8003bc0:	e04f      	b.n	8003c62 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc2:	4b0d      	ldr	r3, [pc, #52]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003bc8:	4912      	ldr	r1, [pc, #72]	; (8003c14 <HAL_RCC_OscConfig+0x69c>)
 8003bca:	400a      	ands	r2, r1
 8003bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bce:	f7fe f9df 	bl	8001f90 <HAL_GetTick>
 8003bd2:	0003      	movs	r3, r0
 8003bd4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fe f9da 	bl	8001f90 <HAL_GetTick>
 8003bdc:	0002      	movs	r2, r0
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e03c      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003bea:	4b03      	ldr	r3, [pc, #12]	; (8003bf8 <HAL_RCC_OscConfig+0x680>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	2380      	movs	r3, #128	; 0x80
 8003bf0:	049b      	lsls	r3, r3, #18
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x660>
 8003bf6:	e034      	b.n	8003c62 <HAL_RCC_OscConfig+0x6ea>
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	ffff1fff 	.word	0xffff1fff
 8003c00:	fffffeff 	.word	0xfffffeff
 8003c04:	40007000 	.word	0x40007000
 8003c08:	fffffbff 	.word	0xfffffbff
 8003c0c:	00001388 	.word	0x00001388
 8003c10:	efffffff 	.word	0xefffffff
 8003c14:	feffffff 	.word	0xfeffffff
 8003c18:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e01d      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c28:	4b10      	ldr	r3, [pc, #64]	; (8003c6c <HAL_RCC_OscConfig+0x6f4>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	025b      	lsls	r3, r3, #9
 8003c34:	401a      	ands	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d10f      	bne.n	8003c5e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	23f0      	movs	r3, #240	; 0xf0
 8003c42:	039b      	lsls	r3, r3, #14
 8003c44:	401a      	ands	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	23c0      	movs	r3, #192	; 0xc0
 8003c52:	041b      	lsls	r3, r3, #16
 8003c54:	401a      	ands	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d001      	beq.n	8003c62 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	0018      	movs	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b00a      	add	sp, #40	; 0x28
 8003c6a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c6c:	40021000 	.word	0x40021000

08003c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c70:	b5b0      	push	{r4, r5, r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e128      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c84:	4b96      	ldr	r3, [pc, #600]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d91e      	bls.n	8003cd0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c92:	4b93      	ldr	r3, [pc, #588]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2201      	movs	r2, #1
 8003c98:	4393      	bics	r3, r2
 8003c9a:	0019      	movs	r1, r3
 8003c9c:	4b90      	ldr	r3, [pc, #576]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ca4:	f7fe f974 	bl	8001f90 <HAL_GetTick>
 8003ca8:	0003      	movs	r3, r0
 8003caa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cac:	e009      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cae:	f7fe f96f 	bl	8001f90 <HAL_GetTick>
 8003cb2:	0002      	movs	r2, r0
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	4a8a      	ldr	r2, [pc, #552]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e109      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc2:	4b87      	ldr	r3, [pc, #540]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	4013      	ands	r3, r2
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d1ee      	bne.n	8003cae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d009      	beq.n	8003cee <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cda:	4b83      	ldr	r3, [pc, #524]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	22f0      	movs	r2, #240	; 0xf0
 8003ce0:	4393      	bics	r3, r2
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	4b7f      	ldr	r3, [pc, #508]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003cea:	430a      	orrs	r2, r1
 8003cec:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d100      	bne.n	8003cfa <HAL_RCC_ClockConfig+0x8a>
 8003cf8:	e089      	b.n	8003e0e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d02:	4b79      	ldr	r3, [pc, #484]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	2380      	movs	r3, #128	; 0x80
 8003d08:	029b      	lsls	r3, r3, #10
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d120      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e0e1      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d107      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d1a:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	049b      	lsls	r3, r3, #18
 8003d22:	4013      	ands	r3, r2
 8003d24:	d114      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0d5      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d106      	bne.n	8003d40 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d32:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2204      	movs	r2, #4
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d109      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e0ca      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003d40:	4b69      	ldr	r3, [pc, #420]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	2380      	movs	r3, #128	; 0x80
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0c2      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d50:	4b65      	ldr	r3, [pc, #404]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	2203      	movs	r2, #3
 8003d56:	4393      	bics	r3, r2
 8003d58:	0019      	movs	r1, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	4b62      	ldr	r3, [pc, #392]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d60:	430a      	orrs	r2, r1
 8003d62:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d64:	f7fe f914 	bl	8001f90 <HAL_GetTick>
 8003d68:	0003      	movs	r3, r0
 8003d6a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d111      	bne.n	8003d98 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d74:	e009      	b.n	8003d8a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d76:	f7fe f90b 	bl	8001f90 <HAL_GetTick>
 8003d7a:	0002      	movs	r2, r0
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	4a58      	ldr	r2, [pc, #352]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e0a5      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d8a:	4b57      	ldr	r3, [pc, #348]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	220c      	movs	r2, #12
 8003d90:	4013      	ands	r3, r2
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d1ef      	bne.n	8003d76 <HAL_RCC_ClockConfig+0x106>
 8003d96:	e03a      	b.n	8003e0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d111      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003da0:	e009      	b.n	8003db6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da2:	f7fe f8f5 	bl	8001f90 <HAL_GetTick>
 8003da6:	0002      	movs	r2, r0
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	4a4d      	ldr	r2, [pc, #308]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e08f      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003db6:	4b4c      	ldr	r3, [pc, #304]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	220c      	movs	r2, #12
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b0c      	cmp	r3, #12
 8003dc0:	d1ef      	bne.n	8003da2 <HAL_RCC_ClockConfig+0x132>
 8003dc2:	e024      	b.n	8003e0e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d11b      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dcc:	e009      	b.n	8003de2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dce:	f7fe f8df 	bl	8001f90 <HAL_GetTick>
 8003dd2:	0002      	movs	r2, r0
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	4a42      	ldr	r2, [pc, #264]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e079      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003de2:	4b41      	ldr	r3, [pc, #260]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	220c      	movs	r2, #12
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d1ef      	bne.n	8003dce <HAL_RCC_ClockConfig+0x15e>
 8003dee:	e00e      	b.n	8003e0e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df0:	f7fe f8ce 	bl	8001f90 <HAL_GetTick>
 8003df4:	0002      	movs	r2, r0
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	4a3a      	ldr	r2, [pc, #232]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e068      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e04:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	220c      	movs	r2, #12
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e0e:	4b34      	ldr	r3, [pc, #208]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2201      	movs	r2, #1
 8003e14:	4013      	ands	r3, r2
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d21e      	bcs.n	8003e5a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1c:	4b30      	ldr	r3, [pc, #192]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2201      	movs	r2, #1
 8003e22:	4393      	bics	r3, r2
 8003e24:	0019      	movs	r1, r3
 8003e26:	4b2e      	ldr	r3, [pc, #184]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e2e:	f7fe f8af 	bl	8001f90 <HAL_GetTick>
 8003e32:	0003      	movs	r3, r0
 8003e34:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	e009      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e38:	f7fe f8aa 	bl	8001f90 <HAL_GetTick>
 8003e3c:	0002      	movs	r2, r0
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	4a28      	ldr	r2, [pc, #160]	; (8003ee4 <HAL_RCC_ClockConfig+0x274>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e044      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4c:	4b24      	ldr	r3, [pc, #144]	; (8003ee0 <HAL_RCC_ClockConfig+0x270>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2201      	movs	r2, #1
 8003e52:	4013      	ands	r3, r2
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d1ee      	bne.n	8003e38 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2204      	movs	r2, #4
 8003e60:	4013      	ands	r3, r2
 8003e62:	d009      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e64:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	4a20      	ldr	r2, [pc, #128]	; (8003eec <HAL_RCC_ClockConfig+0x27c>)
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	0019      	movs	r1, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003e74:	430a      	orrs	r2, r1
 8003e76:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2208      	movs	r2, #8
 8003e7e:	4013      	ands	r3, r2
 8003e80:	d00a      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e82:	4b19      	ldr	r3, [pc, #100]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	4a1a      	ldr	r2, [pc, #104]	; (8003ef0 <HAL_RCC_ClockConfig+0x280>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	00da      	lsls	r2, r3, #3
 8003e92:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003e94:	430a      	orrs	r2, r1
 8003e96:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e98:	f000 f832 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8003e9c:	0001      	movs	r1, r0
 8003e9e:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <HAL_RCC_ClockConfig+0x278>)
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	091b      	lsrs	r3, r3, #4
 8003ea4:	220f      	movs	r2, #15
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	4a12      	ldr	r2, [pc, #72]	; (8003ef4 <HAL_RCC_ClockConfig+0x284>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	000a      	movs	r2, r1
 8003eae:	40da      	lsrs	r2, r3
 8003eb0:	4b11      	ldr	r3, [pc, #68]	; (8003ef8 <HAL_RCC_ClockConfig+0x288>)
 8003eb2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003eb4:	4b11      	ldr	r3, [pc, #68]	; (8003efc <HAL_RCC_ClockConfig+0x28c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	250b      	movs	r5, #11
 8003eba:	197c      	adds	r4, r7, r5
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f7fe f821 	bl	8001f04 <HAL_InitTick>
 8003ec2:	0003      	movs	r3, r0
 8003ec4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003ec6:	197b      	adds	r3, r7, r5
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003ece:	197b      	adds	r3, r7, r5
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	e000      	b.n	8003ed6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	b004      	add	sp, #16
 8003edc:	bdb0      	pop	{r4, r5, r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	40022000 	.word	0x40022000
 8003ee4:	00001388 	.word	0x00001388
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	fffff8ff 	.word	0xfffff8ff
 8003ef0:	ffffc7ff 	.word	0xffffc7ff
 8003ef4:	08006858 	.word	0x08006858
 8003ef8:	20000000 	.word	0x20000000
 8003efc:	20000004 	.word	0x20000004

08003f00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f00:	b5b0      	push	{r4, r5, r7, lr}
 8003f02:	b08e      	sub	sp, #56	; 0x38
 8003f04:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003f06:	4b4c      	ldr	r3, [pc, #304]	; (8004038 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f0e:	230c      	movs	r3, #12
 8003f10:	4013      	ands	r3, r2
 8003f12:	2b0c      	cmp	r3, #12
 8003f14:	d014      	beq.n	8003f40 <HAL_RCC_GetSysClockFreq+0x40>
 8003f16:	d900      	bls.n	8003f1a <HAL_RCC_GetSysClockFreq+0x1a>
 8003f18:	e07b      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x112>
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d002      	beq.n	8003f24 <HAL_RCC_GetSysClockFreq+0x24>
 8003f1e:	2b08      	cmp	r3, #8
 8003f20:	d00b      	beq.n	8003f3a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f22:	e076      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003f24:	4b44      	ldr	r3, [pc, #272]	; (8004038 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2210      	movs	r2, #16
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d002      	beq.n	8003f34 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003f2e:	4b43      	ldr	r3, [pc, #268]	; (800403c <HAL_RCC_GetSysClockFreq+0x13c>)
 8003f30:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003f32:	e07c      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003f34:	4b42      	ldr	r3, [pc, #264]	; (8004040 <HAL_RCC_GetSysClockFreq+0x140>)
 8003f36:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f38:	e079      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f3a:	4b42      	ldr	r3, [pc, #264]	; (8004044 <HAL_RCC_GetSysClockFreq+0x144>)
 8003f3c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f3e:	e076      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f42:	0c9a      	lsrs	r2, r3, #18
 8003f44:	230f      	movs	r3, #15
 8003f46:	401a      	ands	r2, r3
 8003f48:	4b3f      	ldr	r3, [pc, #252]	; (8004048 <HAL_RCC_GetSysClockFreq+0x148>)
 8003f4a:	5c9b      	ldrb	r3, [r3, r2]
 8003f4c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f50:	0d9a      	lsrs	r2, r3, #22
 8003f52:	2303      	movs	r3, #3
 8003f54:	4013      	ands	r3, r2
 8003f56:	3301      	adds	r3, #1
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f5a:	4b37      	ldr	r3, [pc, #220]	; (8004038 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	025b      	lsls	r3, r3, #9
 8003f62:	4013      	ands	r3, r2
 8003f64:	d01a      	beq.n	8003f9c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f68:	61bb      	str	r3, [r7, #24]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61fb      	str	r3, [r7, #28]
 8003f6e:	4a35      	ldr	r2, [pc, #212]	; (8004044 <HAL_RCC_GetSysClockFreq+0x144>)
 8003f70:	2300      	movs	r3, #0
 8003f72:	69b8      	ldr	r0, [r7, #24]
 8003f74:	69f9      	ldr	r1, [r7, #28]
 8003f76:	f7fc fa6f 	bl	8000458 <__aeabi_lmul>
 8003f7a:	0002      	movs	r2, r0
 8003f7c:	000b      	movs	r3, r1
 8003f7e:	0010      	movs	r0, r2
 8003f80:	0019      	movs	r1, r3
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	613b      	str	r3, [r7, #16]
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f7fc fa43 	bl	8000418 <__aeabi_uldivmod>
 8003f92:	0002      	movs	r2, r0
 8003f94:	000b      	movs	r3, r1
 8003f96:	0013      	movs	r3, r2
 8003f98:	637b      	str	r3, [r7, #52]	; 0x34
 8003f9a:	e037      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003f9c:	4b26      	ldr	r3, [pc, #152]	; (8004038 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2210      	movs	r2, #16
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d01a      	beq.n	8003fdc <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa8:	60bb      	str	r3, [r7, #8]
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	4a23      	ldr	r2, [pc, #140]	; (800403c <HAL_RCC_GetSysClockFreq+0x13c>)
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	68b8      	ldr	r0, [r7, #8]
 8003fb4:	68f9      	ldr	r1, [r7, #12]
 8003fb6:	f7fc fa4f 	bl	8000458 <__aeabi_lmul>
 8003fba:	0002      	movs	r2, r0
 8003fbc:	000b      	movs	r3, r1
 8003fbe:	0010      	movs	r0, r2
 8003fc0:	0019      	movs	r1, r3
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	603b      	str	r3, [r7, #0]
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	607b      	str	r3, [r7, #4]
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f7fc fa23 	bl	8000418 <__aeabi_uldivmod>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	000b      	movs	r3, r1
 8003fd6:	0013      	movs	r3, r2
 8003fd8:	637b      	str	r3, [r7, #52]	; 0x34
 8003fda:	e017      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fde:	0018      	movs	r0, r3
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	0019      	movs	r1, r3
 8003fe4:	4a16      	ldr	r2, [pc, #88]	; (8004040 <HAL_RCC_GetSysClockFreq+0x140>)
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f7fc fa36 	bl	8000458 <__aeabi_lmul>
 8003fec:	0002      	movs	r2, r0
 8003fee:	000b      	movs	r3, r1
 8003ff0:	0010      	movs	r0, r2
 8003ff2:	0019      	movs	r1, r3
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff6:	001c      	movs	r4, r3
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	001d      	movs	r5, r3
 8003ffc:	0022      	movs	r2, r4
 8003ffe:	002b      	movs	r3, r5
 8004000:	f7fc fa0a 	bl	8000418 <__aeabi_uldivmod>
 8004004:	0002      	movs	r2, r0
 8004006:	000b      	movs	r3, r1
 8004008:	0013      	movs	r3, r2
 800400a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800400c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800400e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004010:	e00d      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004012:	4b09      	ldr	r3, [pc, #36]	; (8004038 <HAL_RCC_GetSysClockFreq+0x138>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	0b5b      	lsrs	r3, r3, #13
 8004018:	2207      	movs	r2, #7
 800401a:	4013      	ands	r3, r2
 800401c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800401e:	6a3b      	ldr	r3, [r7, #32]
 8004020:	3301      	adds	r3, #1
 8004022:	2280      	movs	r2, #128	; 0x80
 8004024:	0212      	lsls	r2, r2, #8
 8004026:	409a      	lsls	r2, r3
 8004028:	0013      	movs	r3, r2
 800402a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800402c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800402e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004030:	0018      	movs	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	b00e      	add	sp, #56	; 0x38
 8004036:	bdb0      	pop	{r4, r5, r7, pc}
 8004038:	40021000 	.word	0x40021000
 800403c:	003d0900 	.word	0x003d0900
 8004040:	00f42400 	.word	0x00f42400
 8004044:	007a1200 	.word	0x007a1200
 8004048:	08006870 	.word	0x08006870

0800404c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004050:	4b02      	ldr	r3, [pc, #8]	; (800405c <HAL_RCC_GetHCLKFreq+0x10>)
 8004052:	681b      	ldr	r3, [r3, #0]
}
 8004054:	0018      	movs	r0, r3
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	20000000 	.word	0x20000000

08004060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004064:	f7ff fff2 	bl	800404c <HAL_RCC_GetHCLKFreq>
 8004068:	0001      	movs	r1, r0
 800406a:	4b06      	ldr	r3, [pc, #24]	; (8004084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	0a1b      	lsrs	r3, r3, #8
 8004070:	2207      	movs	r2, #7
 8004072:	4013      	ands	r3, r2
 8004074:	4a04      	ldr	r2, [pc, #16]	; (8004088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004076:	5cd3      	ldrb	r3, [r2, r3]
 8004078:	40d9      	lsrs	r1, r3
 800407a:	000b      	movs	r3, r1
}
 800407c:	0018      	movs	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	40021000 	.word	0x40021000
 8004088:	08006868 	.word	0x08006868

0800408c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004090:	f7ff ffdc 	bl	800404c <HAL_RCC_GetHCLKFreq>
 8004094:	0001      	movs	r1, r0
 8004096:	4b06      	ldr	r3, [pc, #24]	; (80040b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	0adb      	lsrs	r3, r3, #11
 800409c:	2207      	movs	r2, #7
 800409e:	4013      	ands	r3, r2
 80040a0:	4a04      	ldr	r2, [pc, #16]	; (80040b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040a2:	5cd3      	ldrb	r3, [r2, r3]
 80040a4:	40d9      	lsrs	r1, r3
 80040a6:	000b      	movs	r3, r1
}
 80040a8:	0018      	movs	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	40021000 	.word	0x40021000
 80040b4:	08006868 	.word	0x08006868

080040b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80040c0:	2017      	movs	r0, #23
 80040c2:	183b      	adds	r3, r7, r0
 80040c4:	2200      	movs	r2, #0
 80040c6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2220      	movs	r2, #32
 80040ce:	4013      	ands	r3, r2
 80040d0:	d100      	bne.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80040d2:	e0c2      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040d4:	4b81      	ldr	r3, [pc, #516]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	055b      	lsls	r3, r3, #21
 80040dc:	4013      	ands	r3, r2
 80040de:	d109      	bne.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040e0:	4b7e      	ldr	r3, [pc, #504]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040e4:	4b7d      	ldr	r3, [pc, #500]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80040e6:	2180      	movs	r1, #128	; 0x80
 80040e8:	0549      	lsls	r1, r1, #21
 80040ea:	430a      	orrs	r2, r1
 80040ec:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80040ee:	183b      	adds	r3, r7, r0
 80040f0:	2201      	movs	r2, #1
 80040f2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f4:	4b7a      	ldr	r3, [pc, #488]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	2380      	movs	r3, #128	; 0x80
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	4013      	ands	r3, r2
 80040fe:	d11a      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004100:	4b77      	ldr	r3, [pc, #476]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	4b76      	ldr	r3, [pc, #472]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8004106:	2180      	movs	r1, #128	; 0x80
 8004108:	0049      	lsls	r1, r1, #1
 800410a:	430a      	orrs	r2, r1
 800410c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800410e:	f7fd ff3f 	bl	8001f90 <HAL_GetTick>
 8004112:	0003      	movs	r3, r0
 8004114:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004116:	e008      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004118:	f7fd ff3a 	bl	8001f90 <HAL_GetTick>
 800411c:	0002      	movs	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b64      	cmp	r3, #100	; 0x64
 8004124:	d901      	bls.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e0d4      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	4b6d      	ldr	r3, [pc, #436]	; (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	2380      	movs	r3, #128	; 0x80
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	4013      	ands	r3, r2
 8004134:	d0f0      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004136:	4b69      	ldr	r3, [pc, #420]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	23c0      	movs	r3, #192	; 0xc0
 800413c:	039b      	lsls	r3, r3, #14
 800413e:	4013      	ands	r3, r2
 8004140:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	23c0      	movs	r3, #192	; 0xc0
 8004148:	039b      	lsls	r3, r3, #14
 800414a:	4013      	ands	r3, r2
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	429a      	cmp	r2, r3
 8004150:	d013      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	23c0      	movs	r3, #192	; 0xc0
 8004158:	029b      	lsls	r3, r3, #10
 800415a:	401a      	ands	r2, r3
 800415c:	23c0      	movs	r3, #192	; 0xc0
 800415e:	029b      	lsls	r3, r3, #10
 8004160:	429a      	cmp	r2, r3
 8004162:	d10a      	bne.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004164:	4b5d      	ldr	r3, [pc, #372]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	2380      	movs	r3, #128	; 0x80
 800416a:	029b      	lsls	r3, r3, #10
 800416c:	401a      	ands	r2, r3
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	029b      	lsls	r3, r3, #10
 8004172:	429a      	cmp	r2, r3
 8004174:	d101      	bne.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e0ac      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800417a:	4b58      	ldr	r3, [pc, #352]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800417c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800417e:	23c0      	movs	r3, #192	; 0xc0
 8004180:	029b      	lsls	r3, r3, #10
 8004182:	4013      	ands	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d03b      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	23c0      	movs	r3, #192	; 0xc0
 8004192:	029b      	lsls	r3, r3, #10
 8004194:	4013      	ands	r3, r2
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	429a      	cmp	r2, r3
 800419a:	d033      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2220      	movs	r2, #32
 80041a2:	4013      	ands	r3, r2
 80041a4:	d02e      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80041a6:	4b4d      	ldr	r3, [pc, #308]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041aa:	4a4e      	ldr	r2, [pc, #312]	; (80042e4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041ac:	4013      	ands	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041b0:	4b4a      	ldr	r3, [pc, #296]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041b4:	4b49      	ldr	r3, [pc, #292]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041b6:	2180      	movs	r1, #128	; 0x80
 80041b8:	0309      	lsls	r1, r1, #12
 80041ba:	430a      	orrs	r2, r1
 80041bc:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041be:	4b47      	ldr	r3, [pc, #284]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041c2:	4b46      	ldr	r3, [pc, #280]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041c4:	4948      	ldr	r1, [pc, #288]	; (80042e8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80041c6:	400a      	ands	r2, r1
 80041c8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80041ca:	4b44      	ldr	r3, [pc, #272]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	2380      	movs	r3, #128	; 0x80
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	4013      	ands	r3, r2
 80041d8:	d014      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041da:	f7fd fed9 	bl	8001f90 <HAL_GetTick>
 80041de:	0003      	movs	r3, r0
 80041e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041e2:	e009      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041e4:	f7fd fed4 	bl	8001f90 <HAL_GetTick>
 80041e8:	0002      	movs	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	4a3f      	ldr	r2, [pc, #252]	; (80042ec <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e06d      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80041f8:	4b38      	ldr	r3, [pc, #224]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80041fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041fc:	2380      	movs	r3, #128	; 0x80
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4013      	ands	r3, r2
 8004202:	d0ef      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	23c0      	movs	r3, #192	; 0xc0
 800420a:	029b      	lsls	r3, r3, #10
 800420c:	401a      	ands	r2, r3
 800420e:	23c0      	movs	r3, #192	; 0xc0
 8004210:	029b      	lsls	r3, r3, #10
 8004212:	429a      	cmp	r2, r3
 8004214:	d10c      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004216:	4b31      	ldr	r3, [pc, #196]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a35      	ldr	r2, [pc, #212]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800421c:	4013      	ands	r3, r2
 800421e:	0019      	movs	r1, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	23c0      	movs	r3, #192	; 0xc0
 8004226:	039b      	lsls	r3, r3, #14
 8004228:	401a      	ands	r2, r3
 800422a:	4b2c      	ldr	r3, [pc, #176]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800422c:	430a      	orrs	r2, r1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	4b2a      	ldr	r3, [pc, #168]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004232:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	23c0      	movs	r3, #192	; 0xc0
 800423a:	029b      	lsls	r3, r3, #10
 800423c:	401a      	ands	r2, r3
 800423e:	4b27      	ldr	r3, [pc, #156]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004240:	430a      	orrs	r2, r1
 8004242:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004244:	2317      	movs	r3, #23
 8004246:	18fb      	adds	r3, r7, r3
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d105      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424e:	4b23      	ldr	r3, [pc, #140]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004252:	4b22      	ldr	r3, [pc, #136]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004254:	4927      	ldr	r1, [pc, #156]	; (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004256:	400a      	ands	r2, r1
 8004258:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2202      	movs	r2, #2
 8004260:	4013      	ands	r3, r2
 8004262:	d009      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004264:	4b1d      	ldr	r3, [pc, #116]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004268:	220c      	movs	r2, #12
 800426a:	4393      	bics	r3, r2
 800426c:	0019      	movs	r1, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	4b1a      	ldr	r3, [pc, #104]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004274:	430a      	orrs	r2, r1
 8004276:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2204      	movs	r2, #4
 800427e:	4013      	ands	r3, r2
 8004280:	d009      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004282:	4b16      	ldr	r3, [pc, #88]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004286:	4a1c      	ldr	r2, [pc, #112]	; (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004288:	4013      	ands	r3, r2
 800428a:	0019      	movs	r1, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	4b12      	ldr	r3, [pc, #72]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8004292:	430a      	orrs	r2, r1
 8004294:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2208      	movs	r2, #8
 800429c:	4013      	ands	r3, r2
 800429e:	d009      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042a0:	4b0e      	ldr	r3, [pc, #56]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80042a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a4:	4a15      	ldr	r2, [pc, #84]	; (80042fc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	0019      	movs	r1, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80042b0:	430a      	orrs	r2, r1
 80042b2:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2280      	movs	r2, #128	; 0x80
 80042ba:	4013      	ands	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80042be:	4b07      	ldr	r3, [pc, #28]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80042c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c2:	4a0f      	ldr	r2, [pc, #60]	; (8004300 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80042c4:	4013      	ands	r3, r2
 80042c6:	0019      	movs	r1, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	4b03      	ldr	r3, [pc, #12]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80042ce:	430a      	orrs	r2, r1
 80042d0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	0018      	movs	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	b006      	add	sp, #24
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40021000 	.word	0x40021000
 80042e0:	40007000 	.word	0x40007000
 80042e4:	fffcffff 	.word	0xfffcffff
 80042e8:	fff7ffff 	.word	0xfff7ffff
 80042ec:	00001388 	.word	0x00001388
 80042f0:	ffcfffff 	.word	0xffcfffff
 80042f4:	efffffff 	.word	0xefffffff
 80042f8:	fffff3ff 	.word	0xfffff3ff
 80042fc:	ffffcfff 	.word	0xffffcfff
 8004300:	fff3ffff 	.word	0xfff3ffff

08004304 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e032      	b.n	800437c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2239      	movs	r2, #57	; 0x39
 800431a:	5c9b      	ldrb	r3, [r3, r2]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2238      	movs	r2, #56	; 0x38
 8004326:	2100      	movs	r1, #0
 8004328:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	0018      	movs	r0, r3
 800432e:	f7fd fce9 	bl	8001d04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2239      	movs	r2, #57	; 0x39
 8004336:	2102      	movs	r1, #2
 8004338:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	3304      	adds	r3, #4
 8004342:	0019      	movs	r1, r3
 8004344:	0010      	movs	r0, r2
 8004346:	f000 f935 	bl	80045b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	223e      	movs	r2, #62	; 0x3e
 800434e:	2101      	movs	r1, #1
 8004350:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	223a      	movs	r2, #58	; 0x3a
 8004356:	2101      	movs	r1, #1
 8004358:	5499      	strb	r1, [r3, r2]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	223b      	movs	r2, #59	; 0x3b
 800435e:	2101      	movs	r1, #1
 8004360:	5499      	strb	r1, [r3, r2]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	223c      	movs	r2, #60	; 0x3c
 8004366:	2101      	movs	r1, #1
 8004368:	5499      	strb	r1, [r3, r2]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	223d      	movs	r2, #61	; 0x3d
 800436e:	2101      	movs	r1, #1
 8004370:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2239      	movs	r2, #57	; 0x39
 8004376:	2101      	movs	r1, #1
 8004378:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b002      	add	sp, #8
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2239      	movs	r2, #57	; 0x39
 8004390:	5c9b      	ldrb	r3, [r3, r2]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b01      	cmp	r3, #1
 8004396:	d001      	beq.n	800439c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e02e      	b.n	80043fa <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2239      	movs	r2, #57	; 0x39
 80043a0:	2102      	movs	r1, #2
 80043a2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	2380      	movs	r3, #128	; 0x80
 80043aa:	05db      	lsls	r3, r3, #23
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d009      	beq.n	80043c4 <HAL_TIM_Base_Start+0x40>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a13      	ldr	r2, [pc, #76]	; (8004404 <HAL_TIM_Base_Start+0x80>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d004      	beq.n	80043c4 <HAL_TIM_Base_Start+0x40>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a12      	ldr	r2, [pc, #72]	; (8004408 <HAL_TIM_Base_Start+0x84>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d111      	bne.n	80043e8 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2207      	movs	r2, #7
 80043cc:	4013      	ands	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b06      	cmp	r3, #6
 80043d4:	d010      	beq.n	80043f8 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2101      	movs	r1, #1
 80043e2:	430a      	orrs	r2, r1
 80043e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043e6:	e007      	b.n	80043f8 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2101      	movs	r1, #1
 80043f4:	430a      	orrs	r2, r1
 80043f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	0018      	movs	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b004      	add	sp, #16
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	40010800 	.word	0x40010800
 8004408:	40011400 	.word	0x40011400

0800440c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004416:	230f      	movs	r3, #15
 8004418:	18fb      	adds	r3, r7, r3
 800441a:	2200      	movs	r2, #0
 800441c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2238      	movs	r2, #56	; 0x38
 8004422:	5c9b      	ldrb	r3, [r3, r2]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_TIM_ConfigClockSource+0x20>
 8004428:	2302      	movs	r3, #2
 800442a:	e0bc      	b.n	80045a6 <HAL_TIM_ConfigClockSource+0x19a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2238      	movs	r2, #56	; 0x38
 8004430:	2101      	movs	r1, #1
 8004432:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2239      	movs	r2, #57	; 0x39
 8004438:	2102      	movs	r1, #2
 800443a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2277      	movs	r2, #119	; 0x77
 8004448:	4393      	bics	r3, r2
 800444a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	4a58      	ldr	r2, [pc, #352]	; (80045b0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004450:	4013      	ands	r3, r2
 8004452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2280      	movs	r2, #128	; 0x80
 8004462:	0192      	lsls	r2, r2, #6
 8004464:	4293      	cmp	r3, r2
 8004466:	d040      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0xde>
 8004468:	2280      	movs	r2, #128	; 0x80
 800446a:	0192      	lsls	r2, r2, #6
 800446c:	4293      	cmp	r3, r2
 800446e:	d900      	bls.n	8004472 <HAL_TIM_ConfigClockSource+0x66>
 8004470:	e088      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 8004472:	2280      	movs	r2, #128	; 0x80
 8004474:	0152      	lsls	r2, r2, #5
 8004476:	4293      	cmp	r3, r2
 8004478:	d100      	bne.n	800447c <HAL_TIM_ConfigClockSource+0x70>
 800447a:	e088      	b.n	800458e <HAL_TIM_ConfigClockSource+0x182>
 800447c:	2280      	movs	r2, #128	; 0x80
 800447e:	0152      	lsls	r2, r2, #5
 8004480:	4293      	cmp	r3, r2
 8004482:	d900      	bls.n	8004486 <HAL_TIM_ConfigClockSource+0x7a>
 8004484:	e07e      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 8004486:	2b70      	cmp	r3, #112	; 0x70
 8004488:	d018      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0xb0>
 800448a:	d900      	bls.n	800448e <HAL_TIM_ConfigClockSource+0x82>
 800448c:	e07a      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 800448e:	2b60      	cmp	r3, #96	; 0x60
 8004490:	d04f      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x126>
 8004492:	d900      	bls.n	8004496 <HAL_TIM_ConfigClockSource+0x8a>
 8004494:	e076      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 8004496:	2b50      	cmp	r3, #80	; 0x50
 8004498:	d03b      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0x106>
 800449a:	d900      	bls.n	800449e <HAL_TIM_ConfigClockSource+0x92>
 800449c:	e072      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 800449e:	2b40      	cmp	r3, #64	; 0x40
 80044a0:	d057      	beq.n	8004552 <HAL_TIM_ConfigClockSource+0x146>
 80044a2:	d900      	bls.n	80044a6 <HAL_TIM_ConfigClockSource+0x9a>
 80044a4:	e06e      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 80044a6:	2b30      	cmp	r3, #48	; 0x30
 80044a8:	d063      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x166>
 80044aa:	d86b      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	d060      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x166>
 80044b0:	d868      	bhi.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d05d      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x166>
 80044b6:	2b10      	cmp	r3, #16
 80044b8:	d05b      	beq.n	8004572 <HAL_TIM_ConfigClockSource+0x166>
 80044ba:	e063      	b.n	8004584 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6899      	ldr	r1, [r3, #8]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f000 f940 	bl	8004750 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2277      	movs	r2, #119	; 0x77
 80044dc:	4313      	orrs	r3, r2
 80044de:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	609a      	str	r2, [r3, #8]
      break;
 80044e8:	e052      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	6899      	ldr	r1, [r3, #8]
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f000 f929 	bl	8004750 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2180      	movs	r1, #128	; 0x80
 800450a:	01c9      	lsls	r1, r1, #7
 800450c:	430a      	orrs	r2, r1
 800450e:	609a      	str	r2, [r3, #8]
      break;
 8004510:	e03e      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6859      	ldr	r1, [r3, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	001a      	movs	r2, r3
 8004520:	f000 f89c 	bl	800465c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2150      	movs	r1, #80	; 0x50
 800452a:	0018      	movs	r0, r3
 800452c:	f000 f8f6 	bl	800471c <TIM_ITRx_SetConfig>
      break;
 8004530:	e02e      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6859      	ldr	r1, [r3, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	001a      	movs	r2, r3
 8004540:	f000 f8ba 	bl	80046b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2160      	movs	r1, #96	; 0x60
 800454a:	0018      	movs	r0, r3
 800454c:	f000 f8e6 	bl	800471c <TIM_ITRx_SetConfig>
      break;
 8004550:	e01e      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	6859      	ldr	r1, [r3, #4]
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	001a      	movs	r2, r3
 8004560:	f000 f87c 	bl	800465c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2140      	movs	r1, #64	; 0x40
 800456a:	0018      	movs	r0, r3
 800456c:	f000 f8d6 	bl	800471c <TIM_ITRx_SetConfig>
      break;
 8004570:	e00e      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	0019      	movs	r1, r3
 800457c:	0010      	movs	r0, r2
 800457e:	f000 f8cd 	bl	800471c <TIM_ITRx_SetConfig>
      break;
 8004582:	e005      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004584:	230f      	movs	r3, #15
 8004586:	18fb      	adds	r3, r7, r3
 8004588:	2201      	movs	r2, #1
 800458a:	701a      	strb	r2, [r3, #0]
      break;
 800458c:	e000      	b.n	8004590 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800458e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2239      	movs	r2, #57	; 0x39
 8004594:	2101      	movs	r1, #1
 8004596:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2238      	movs	r2, #56	; 0x38
 800459c:	2100      	movs	r1, #0
 800459e:	5499      	strb	r1, [r3, r2]

  return status;
 80045a0:	230f      	movs	r3, #15
 80045a2:	18fb      	adds	r3, r7, r3
 80045a4:	781b      	ldrb	r3, [r3, #0]
}
 80045a6:	0018      	movs	r0, r3
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b004      	add	sp, #16
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	ffff00ff 	.word	0xffff00ff

080045b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	2380      	movs	r3, #128	; 0x80
 80045c8:	05db      	lsls	r3, r3, #23
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d007      	beq.n	80045de <TIM_Base_SetConfig+0x2a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a1f      	ldr	r2, [pc, #124]	; (8004650 <TIM_Base_SetConfig+0x9c>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d003      	beq.n	80045de <TIM_Base_SetConfig+0x2a>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a1e      	ldr	r2, [pc, #120]	; (8004654 <TIM_Base_SetConfig+0xa0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d108      	bne.n	80045f0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2270      	movs	r2, #112	; 0x70
 80045e2:	4393      	bics	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	2380      	movs	r3, #128	; 0x80
 80045f4:	05db      	lsls	r3, r3, #23
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d007      	beq.n	800460a <TIM_Base_SetConfig+0x56>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a14      	ldr	r2, [pc, #80]	; (8004650 <TIM_Base_SetConfig+0x9c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d003      	beq.n	800460a <TIM_Base_SetConfig+0x56>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a13      	ldr	r2, [pc, #76]	; (8004654 <TIM_Base_SetConfig+0xa0>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d108      	bne.n	800461c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	4a12      	ldr	r2, [pc, #72]	; (8004658 <TIM_Base_SetConfig+0xa4>)
 800460e:	4013      	ands	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	4313      	orrs	r3, r2
 800461a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2280      	movs	r2, #128	; 0x80
 8004620:	4393      	bics	r3, r2
 8004622:	001a      	movs	r2, r3
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	4313      	orrs	r3, r2
 800462a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	615a      	str	r2, [r3, #20]
}
 8004648:	46c0      	nop			; (mov r8, r8)
 800464a:	46bd      	mov	sp, r7
 800464c:	b004      	add	sp, #16
 800464e:	bd80      	pop	{r7, pc}
 8004650:	40010800 	.word	0x40010800
 8004654:	40011400 	.word	0x40011400
 8004658:	fffffcff 	.word	0xfffffcff

0800465c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	2201      	movs	r2, #1
 8004674:	4393      	bics	r3, r2
 8004676:	001a      	movs	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	22f0      	movs	r2, #240	; 0xf0
 8004686:	4393      	bics	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	011b      	lsls	r3, r3, #4
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	4313      	orrs	r3, r2
 8004692:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	220a      	movs	r2, #10
 8004698:	4393      	bics	r3, r2
 800469a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	621a      	str	r2, [r3, #32]
}
 80046b0:	46c0      	nop			; (mov r8, r8)
 80046b2:	46bd      	mov	sp, r7
 80046b4:	b006      	add	sp, #24
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b086      	sub	sp, #24
 80046bc:	af00      	add	r7, sp, #0
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	2210      	movs	r2, #16
 80046ca:	4393      	bics	r3, r2
 80046cc:	001a      	movs	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	4a0d      	ldr	r2, [pc, #52]	; (8004718 <TIM_TI2_ConfigInputStage+0x60>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	031b      	lsls	r3, r3, #12
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	22a0      	movs	r2, #160	; 0xa0
 80046f4:	4393      	bics	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4313      	orrs	r3, r2
 8004700:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	621a      	str	r2, [r3, #32]
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b006      	add	sp, #24
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	ffff0fff 	.word	0xffff0fff

0800471c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2270      	movs	r2, #112	; 0x70
 8004730:	4393      	bics	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4313      	orrs	r3, r2
 800473a:	2207      	movs	r2, #7
 800473c:	4313      	orrs	r3, r2
 800473e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	609a      	str	r2, [r3, #8]
}
 8004746:	46c0      	nop			; (mov r8, r8)
 8004748:	46bd      	mov	sp, r7
 800474a:	b004      	add	sp, #16
 800474c:	bd80      	pop	{r7, pc}
	...

08004750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	4a09      	ldr	r2, [pc, #36]	; (800478c <TIM_ETR_SetConfig+0x3c>)
 8004768:	4013      	ands	r3, r2
 800476a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	021a      	lsls	r2, r3, #8
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	431a      	orrs	r2, r3
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	4313      	orrs	r3, r2
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	609a      	str	r2, [r3, #8]
}
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46bd      	mov	sp, r7
 8004788:	b006      	add	sp, #24
 800478a:	bd80      	pop	{r7, pc}
 800478c:	ffff00ff 	.word	0xffff00ff

08004790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2238      	movs	r2, #56	; 0x38
 800479e:	5c9b      	ldrb	r3, [r3, r2]
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047a4:	2302      	movs	r3, #2
 80047a6:	e042      	b.n	800482e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2238      	movs	r2, #56	; 0x38
 80047ac:	2101      	movs	r1, #1
 80047ae:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2239      	movs	r2, #57	; 0x39
 80047b4:	2102      	movs	r1, #2
 80047b6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2270      	movs	r2, #112	; 0x70
 80047cc:	4393      	bics	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	05db      	lsls	r3, r3, #23
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d009      	beq.n	8004802 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a11      	ldr	r2, [pc, #68]	; (8004838 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d004      	beq.n	8004802 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a0f      	ldr	r2, [pc, #60]	; (800483c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d10c      	bne.n	800481c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2280      	movs	r2, #128	; 0x80
 8004806:	4393      	bics	r3, r2
 8004808:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	4313      	orrs	r3, r2
 8004812:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2239      	movs	r2, #57	; 0x39
 8004820:	2101      	movs	r1, #1
 8004822:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2238      	movs	r2, #56	; 0x38
 8004828:	2100      	movs	r1, #0
 800482a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	0018      	movs	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	b004      	add	sp, #16
 8004834:	bd80      	pop	{r7, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	40010800 	.word	0x40010800
 800483c:	40011400 	.word	0x40011400

08004840 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e044      	b.n	80048dc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004856:	2b00      	cmp	r3, #0
 8004858:	d107      	bne.n	800486a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2274      	movs	r2, #116	; 0x74
 800485e:	2100      	movs	r1, #0
 8004860:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0018      	movs	r0, r3
 8004866:	f7fd fa93 	bl	8001d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2224      	movs	r2, #36	; 0x24
 800486e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2101      	movs	r1, #1
 800487c:	438a      	bics	r2, r1
 800487e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	0018      	movs	r0, r3
 8004884:	f000 fbd2 	bl	800502c <UART_SetConfig>
 8004888:	0003      	movs	r3, r0
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e024      	b.n	80048dc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	0018      	movs	r0, r3
 800489e:	f000 fe27 	bl	80054f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	490d      	ldr	r1, [pc, #52]	; (80048e4 <HAL_UART_Init+0xa4>)
 80048ae:	400a      	ands	r2, r1
 80048b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	212a      	movs	r1, #42	; 0x2a
 80048be:	438a      	bics	r2, r1
 80048c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2101      	movs	r1, #1
 80048ce:	430a      	orrs	r2, r1
 80048d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f000 febf 	bl	8005658 <UART_CheckIdleState>
 80048da:	0003      	movs	r3, r0
}
 80048dc:	0018      	movs	r0, r3
 80048de:	46bd      	mov	sp, r7
 80048e0:	b002      	add	sp, #8
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	ffffb7ff 	.word	0xffffb7ff

080048e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b08a      	sub	sp, #40	; 0x28
 80048ec:	af02      	add	r7, sp, #8
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	1dbb      	adds	r3, r7, #6
 80048f6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048fc:	2b20      	cmp	r3, #32
 80048fe:	d000      	beq.n	8004902 <HAL_UART_Transmit+0x1a>
 8004900:	e095      	b.n	8004a2e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <HAL_UART_Transmit+0x28>
 8004908:	1dbb      	adds	r3, r7, #6
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e08d      	b.n	8004a30 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	015b      	lsls	r3, r3, #5
 800491c:	429a      	cmp	r2, r3
 800491e:	d109      	bne.n	8004934 <HAL_UART_Transmit+0x4c>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d105      	bne.n	8004934 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	2201      	movs	r2, #1
 800492c:	4013      	ands	r3, r2
 800492e:	d001      	beq.n	8004934 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e07d      	b.n	8004a30 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2274      	movs	r2, #116	; 0x74
 8004938:	5c9b      	ldrb	r3, [r3, r2]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_UART_Transmit+0x5a>
 800493e:	2302      	movs	r3, #2
 8004940:	e076      	b.n	8004a30 <HAL_UART_Transmit+0x148>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2274      	movs	r2, #116	; 0x74
 8004946:	2101      	movs	r1, #1
 8004948:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2280      	movs	r2, #128	; 0x80
 800494e:	2100      	movs	r1, #0
 8004950:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2221      	movs	r2, #33	; 0x21
 8004956:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004958:	f7fd fb1a 	bl	8001f90 <HAL_GetTick>
 800495c:	0003      	movs	r3, r0
 800495e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1dba      	adds	r2, r7, #6
 8004964:	2150      	movs	r1, #80	; 0x50
 8004966:	8812      	ldrh	r2, [r2, #0]
 8004968:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1dba      	adds	r2, r7, #6
 800496e:	2152      	movs	r1, #82	; 0x52
 8004970:	8812      	ldrh	r2, [r2, #0]
 8004972:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	2380      	movs	r3, #128	; 0x80
 800497a:	015b      	lsls	r3, r3, #5
 800497c:	429a      	cmp	r2, r3
 800497e:	d108      	bne.n	8004992 <HAL_UART_Transmit+0xaa>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d104      	bne.n	8004992 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8004988:	2300      	movs	r3, #0
 800498a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	61bb      	str	r3, [r7, #24]
 8004990:	e003      	b.n	800499a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004996:	2300      	movs	r3, #0
 8004998:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2274      	movs	r2, #116	; 0x74
 800499e:	2100      	movs	r1, #0
 80049a0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80049a2:	e02c      	b.n	80049fe <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	0013      	movs	r3, r2
 80049ae:	2200      	movs	r2, #0
 80049b0:	2180      	movs	r1, #128	; 0x80
 80049b2:	f000 fe99 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 80049b6:	1e03      	subs	r3, r0, #0
 80049b8:	d001      	beq.n	80049be <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e038      	b.n	8004a30 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d10b      	bne.n	80049dc <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	881b      	ldrh	r3, [r3, #0]
 80049c8:	001a      	movs	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	05d2      	lsls	r2, r2, #23
 80049d0:	0dd2      	lsrs	r2, r2, #23
 80049d2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	3302      	adds	r3, #2
 80049d8:	61bb      	str	r3, [r7, #24]
 80049da:	e007      	b.n	80049ec <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	781a      	ldrb	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	3301      	adds	r3, #1
 80049ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2252      	movs	r2, #82	; 0x52
 80049f0:	5a9b      	ldrh	r3, [r3, r2]
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b299      	uxth	r1, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2252      	movs	r2, #82	; 0x52
 80049fc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2252      	movs	r2, #82	; 0x52
 8004a02:	5a9b      	ldrh	r3, [r3, r2]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1cc      	bne.n	80049a4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	0013      	movs	r3, r2
 8004a14:	2200      	movs	r2, #0
 8004a16:	2140      	movs	r1, #64	; 0x40
 8004a18:	f000 fe66 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 8004a1c:	1e03      	subs	r3, r0, #0
 8004a1e:	d001      	beq.n	8004a24 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e005      	b.n	8004a30 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2220      	movs	r2, #32
 8004a28:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	e000      	b.n	8004a30 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8004a2e:	2302      	movs	r3, #2
  }
}
 8004a30:	0018      	movs	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	b008      	add	sp, #32
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a38:	b590      	push	{r4, r7, lr}
 8004a3a:	b0ab      	sub	sp, #172	; 0xac
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	22a4      	movs	r2, #164	; 0xa4
 8004a48:	18b9      	adds	r1, r7, r2
 8004a4a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	20a0      	movs	r0, #160	; 0xa0
 8004a54:	1839      	adds	r1, r7, r0
 8004a56:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	219c      	movs	r1, #156	; 0x9c
 8004a60:	1879      	adds	r1, r7, r1
 8004a62:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a64:	0011      	movs	r1, r2
 8004a66:	18bb      	adds	r3, r7, r2
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a99      	ldr	r2, [pc, #612]	; (8004cd0 <HAL_UART_IRQHandler+0x298>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	2298      	movs	r2, #152	; 0x98
 8004a70:	18bc      	adds	r4, r7, r2
 8004a72:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004a74:	18bb      	adds	r3, r7, r2
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d114      	bne.n	8004aa6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a7c:	187b      	adds	r3, r7, r1
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2220      	movs	r2, #32
 8004a82:	4013      	ands	r3, r2
 8004a84:	d00f      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a86:	183b      	adds	r3, r7, r0
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	d00a      	beq.n	8004aa6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d100      	bne.n	8004a9a <HAL_UART_IRQHandler+0x62>
 8004a98:	e298      	b.n	8004fcc <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	0010      	movs	r0, r2
 8004aa2:	4798      	blx	r3
      }
      return;
 8004aa4:	e292      	b.n	8004fcc <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004aa6:	2398      	movs	r3, #152	; 0x98
 8004aa8:	18fb      	adds	r3, r7, r3
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d100      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x7a>
 8004ab0:	e114      	b.n	8004cdc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004ab2:	239c      	movs	r3, #156	; 0x9c
 8004ab4:	18fb      	adds	r3, r7, r3
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	4013      	ands	r3, r2
 8004abc:	d106      	bne.n	8004acc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004abe:	23a0      	movs	r3, #160	; 0xa0
 8004ac0:	18fb      	adds	r3, r7, r3
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a83      	ldr	r2, [pc, #524]	; (8004cd4 <HAL_UART_IRQHandler+0x29c>)
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d100      	bne.n	8004acc <HAL_UART_IRQHandler+0x94>
 8004aca:	e107      	b.n	8004cdc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004acc:	23a4      	movs	r3, #164	; 0xa4
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	d012      	beq.n	8004afe <HAL_UART_IRQHandler+0xc6>
 8004ad8:	23a0      	movs	r3, #160	; 0xa0
 8004ada:	18fb      	adds	r3, r7, r3
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	2380      	movs	r3, #128	; 0x80
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d00b      	beq.n	8004afe <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2201      	movs	r2, #1
 8004aec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2280      	movs	r2, #128	; 0x80
 8004af2:	589b      	ldr	r3, [r3, r2]
 8004af4:	2201      	movs	r2, #1
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2180      	movs	r1, #128	; 0x80
 8004afc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004afe:	23a4      	movs	r3, #164	; 0xa4
 8004b00:	18fb      	adds	r3, r7, r3
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2202      	movs	r2, #2
 8004b06:	4013      	ands	r3, r2
 8004b08:	d011      	beq.n	8004b2e <HAL_UART_IRQHandler+0xf6>
 8004b0a:	239c      	movs	r3, #156	; 0x9c
 8004b0c:	18fb      	adds	r3, r7, r3
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2201      	movs	r2, #1
 8004b12:	4013      	ands	r3, r2
 8004b14:	d00b      	beq.n	8004b2e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2280      	movs	r2, #128	; 0x80
 8004b22:	589b      	ldr	r3, [r3, r2]
 8004b24:	2204      	movs	r2, #4
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2180      	movs	r1, #128	; 0x80
 8004b2c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b2e:	23a4      	movs	r3, #164	; 0xa4
 8004b30:	18fb      	adds	r3, r7, r3
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2204      	movs	r2, #4
 8004b36:	4013      	ands	r3, r2
 8004b38:	d011      	beq.n	8004b5e <HAL_UART_IRQHandler+0x126>
 8004b3a:	239c      	movs	r3, #156	; 0x9c
 8004b3c:	18fb      	adds	r3, r7, r3
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2201      	movs	r2, #1
 8004b42:	4013      	ands	r3, r2
 8004b44:	d00b      	beq.n	8004b5e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2204      	movs	r2, #4
 8004b4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2280      	movs	r2, #128	; 0x80
 8004b52:	589b      	ldr	r3, [r3, r2]
 8004b54:	2202      	movs	r2, #2
 8004b56:	431a      	orrs	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2180      	movs	r1, #128	; 0x80
 8004b5c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b5e:	23a4      	movs	r3, #164	; 0xa4
 8004b60:	18fb      	adds	r3, r7, r3
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4013      	ands	r3, r2
 8004b68:	d017      	beq.n	8004b9a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b6a:	23a0      	movs	r3, #160	; 0xa0
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2220      	movs	r2, #32
 8004b72:	4013      	ands	r3, r2
 8004b74:	d105      	bne.n	8004b82 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004b76:	239c      	movs	r3, #156	; 0x9c
 8004b78:	18fb      	adds	r3, r7, r3
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b80:	d00b      	beq.n	8004b9a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2208      	movs	r2, #8
 8004b88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2280      	movs	r2, #128	; 0x80
 8004b8e:	589b      	ldr	r3, [r3, r2]
 8004b90:	2208      	movs	r2, #8
 8004b92:	431a      	orrs	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2180      	movs	r1, #128	; 0x80
 8004b98:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004b9a:	23a4      	movs	r3, #164	; 0xa4
 8004b9c:	18fb      	adds	r3, r7, r3
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	2380      	movs	r3, #128	; 0x80
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <HAL_UART_IRQHandler+0x198>
 8004ba8:	23a0      	movs	r3, #160	; 0xa0
 8004baa:	18fb      	adds	r3, r7, r3
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	2380      	movs	r3, #128	; 0x80
 8004bb0:	04db      	lsls	r3, r3, #19
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	d00c      	beq.n	8004bd0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2280      	movs	r2, #128	; 0x80
 8004bbc:	0112      	lsls	r2, r2, #4
 8004bbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2280      	movs	r2, #128	; 0x80
 8004bc4:	589b      	ldr	r3, [r3, r2]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2180      	movs	r1, #128	; 0x80
 8004bce:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2280      	movs	r2, #128	; 0x80
 8004bd4:	589b      	ldr	r3, [r3, r2]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d100      	bne.n	8004bdc <HAL_UART_IRQHandler+0x1a4>
 8004bda:	e1f9      	b.n	8004fd0 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004bdc:	23a4      	movs	r3, #164	; 0xa4
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2220      	movs	r2, #32
 8004be4:	4013      	ands	r3, r2
 8004be6:	d00e      	beq.n	8004c06 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004be8:	23a0      	movs	r3, #160	; 0xa0
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d008      	beq.n	8004c06 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	0010      	movs	r0, r2
 8004c04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2280      	movs	r2, #128	; 0x80
 8004c0a:	589b      	ldr	r3, [r3, r2]
 8004c0c:	2194      	movs	r1, #148	; 0x94
 8004c0e:	187a      	adds	r2, r7, r1
 8004c10:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	2240      	movs	r2, #64	; 0x40
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b40      	cmp	r3, #64	; 0x40
 8004c1e:	d004      	beq.n	8004c2a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c20:	187b      	adds	r3, r7, r1
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2228      	movs	r2, #40	; 0x28
 8004c26:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c28:	d047      	beq.n	8004cba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f000 fee5 	bl	80059fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2240      	movs	r2, #64	; 0x40
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	2b40      	cmp	r3, #64	; 0x40
 8004c3e:	d137      	bne.n	8004cb0 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c40:	f3ef 8310 	mrs	r3, PRIMASK
 8004c44:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004c46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c48:	2090      	movs	r0, #144	; 0x90
 8004c4a:	183a      	adds	r2, r7, r0
 8004c4c:	6013      	str	r3, [r2, #0]
 8004c4e:	2301      	movs	r3, #1
 8004c50:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c54:	f383 8810 	msr	PRIMASK, r3
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2140      	movs	r1, #64	; 0x40
 8004c66:	438a      	bics	r2, r1
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	183b      	adds	r3, r7, r0
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c72:	f383 8810 	msr	PRIMASK, r3
}
 8004c76:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d012      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c84:	4a14      	ldr	r2, [pc, #80]	; (8004cd8 <HAL_UART_IRQHandler+0x2a0>)
 8004c86:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f7fd fba9 	bl	80023e4 <HAL_DMA_Abort_IT>
 8004c92:	1e03      	subs	r3, r0, #0
 8004c94:	d01a      	beq.n	8004ccc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca4:	e012      	b.n	8004ccc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	0018      	movs	r0, r3
 8004caa:	f000 f9b7 	bl	800501c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cae:	e00d      	b.n	8004ccc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f000 f9b2 	bl	800501c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb8:	e008      	b.n	8004ccc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	f000 f9ad 	bl	800501c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2280      	movs	r2, #128	; 0x80
 8004cc6:	2100      	movs	r1, #0
 8004cc8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004cca:	e181      	b.n	8004fd0 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ccc:	46c0      	nop			; (mov r8, r8)
    return;
 8004cce:	e17f      	b.n	8004fd0 <HAL_UART_IRQHandler+0x598>
 8004cd0:	0000080f 	.word	0x0000080f
 8004cd4:	04000120 	.word	0x04000120
 8004cd8:	08005ca7 	.word	0x08005ca7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d000      	beq.n	8004ce6 <HAL_UART_IRQHandler+0x2ae>
 8004ce4:	e133      	b.n	8004f4e <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004ce6:	23a4      	movs	r3, #164	; 0xa4
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2210      	movs	r2, #16
 8004cee:	4013      	ands	r3, r2
 8004cf0:	d100      	bne.n	8004cf4 <HAL_UART_IRQHandler+0x2bc>
 8004cf2:	e12c      	b.n	8004f4e <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004cf4:	23a0      	movs	r3, #160	; 0xa0
 8004cf6:	18fb      	adds	r3, r7, r3
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2210      	movs	r2, #16
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	d100      	bne.n	8004d02 <HAL_UART_IRQHandler+0x2ca>
 8004d00:	e125      	b.n	8004f4e <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2210      	movs	r2, #16
 8004d08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	2240      	movs	r2, #64	; 0x40
 8004d12:	4013      	ands	r3, r2
 8004d14:	2b40      	cmp	r3, #64	; 0x40
 8004d16:	d000      	beq.n	8004d1a <HAL_UART_IRQHandler+0x2e2>
 8004d18:	e09d      	b.n	8004e56 <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	217e      	movs	r1, #126	; 0x7e
 8004d24:	187b      	adds	r3, r7, r1
 8004d26:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004d28:	187b      	adds	r3, r7, r1
 8004d2a:	881b      	ldrh	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d100      	bne.n	8004d32 <HAL_UART_IRQHandler+0x2fa>
 8004d30:	e150      	b.n	8004fd4 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2258      	movs	r2, #88	; 0x58
 8004d36:	5a9b      	ldrh	r3, [r3, r2]
 8004d38:	187a      	adds	r2, r7, r1
 8004d3a:	8812      	ldrh	r2, [r2, #0]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d300      	bcc.n	8004d42 <HAL_UART_IRQHandler+0x30a>
 8004d40:	e148      	b.n	8004fd4 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	187a      	adds	r2, r7, r1
 8004d46:	215a      	movs	r1, #90	; 0x5a
 8004d48:	8812      	ldrh	r2, [r2, #0]
 8004d4a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2220      	movs	r2, #32
 8004d56:	4013      	ands	r3, r2
 8004d58:	d16e      	bne.n	8004e38 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d5e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d62:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d64:	2301      	movs	r3, #1
 8004d66:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d6a:	f383 8810 	msr	PRIMASK, r3
}
 8004d6e:	46c0      	nop			; (mov r8, r8)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	499a      	ldr	r1, [pc, #616]	; (8004fe4 <HAL_UART_IRQHandler+0x5ac>)
 8004d7c:	400a      	ands	r2, r1
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d82:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d86:	f383 8810 	msr	PRIMASK, r3
}
 8004d8a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d90:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d94:	677b      	str	r3, [r7, #116]	; 0x74
 8004d96:	2301      	movs	r3, #1
 8004d98:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d9c:	f383 8810 	msr	PRIMASK, r3
}
 8004da0:	46c0      	nop			; (mov r8, r8)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2101      	movs	r1, #1
 8004dae:	438a      	bics	r2, r1
 8004db0:	609a      	str	r2, [r3, #8]
 8004db2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004db4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004db8:	f383 8810 	msr	PRIMASK, r3
}
 8004dbc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004dc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dc6:	673b      	str	r3, [r7, #112]	; 0x70
 8004dc8:	2301      	movs	r3, #1
 8004dca:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dce:	f383 8810 	msr	PRIMASK, r3
}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2140      	movs	r1, #64	; 0x40
 8004de0:	438a      	bics	r2, r1
 8004de2:	609a      	str	r2, [r3, #8]
 8004de4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004de6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dea:	f383 8810 	msr	PRIMASK, r3
}
 8004dee:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004e00:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004e02:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e04:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e06:	2301      	movs	r3, #1
 8004e08:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e0c:	f383 8810 	msr	PRIMASK, r3
}
 8004e10:	46c0      	nop			; (mov r8, r8)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2110      	movs	r1, #16
 8004e1e:	438a      	bics	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e24:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e28:	f383 8810 	msr	PRIMASK, r3
}
 8004e2c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e32:	0018      	movs	r0, r3
 8004e34:	f7fd fa96 	bl	8002364 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2258      	movs	r2, #88	; 0x58
 8004e3c:	5a9a      	ldrh	r2, [r3, r2]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	215a      	movs	r1, #90	; 0x5a
 8004e42:	5a5b      	ldrh	r3, [r3, r1]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	0011      	movs	r1, r2
 8004e4e:	0018      	movs	r0, r3
 8004e50:	f7fc fde6 	bl	8001a20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e54:	e0be      	b.n	8004fd4 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2258      	movs	r2, #88	; 0x58
 8004e5a:	5a99      	ldrh	r1, [r3, r2]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	225a      	movs	r2, #90	; 0x5a
 8004e60:	5a9b      	ldrh	r3, [r3, r2]
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	208e      	movs	r0, #142	; 0x8e
 8004e66:	183b      	adds	r3, r7, r0
 8004e68:	1a8a      	subs	r2, r1, r2
 8004e6a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	225a      	movs	r2, #90	; 0x5a
 8004e70:	5a9b      	ldrh	r3, [r3, r2]
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d100      	bne.n	8004e7a <HAL_UART_IRQHandler+0x442>
 8004e78:	e0ae      	b.n	8004fd8 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8004e7a:	183b      	adds	r3, r7, r0
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d100      	bne.n	8004e84 <HAL_UART_IRQHandler+0x44c>
 8004e82:	e0a9      	b.n	8004fd8 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e84:	f3ef 8310 	mrs	r3, PRIMASK
 8004e88:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e8c:	2488      	movs	r4, #136	; 0x88
 8004e8e:	193a      	adds	r2, r7, r4
 8004e90:	6013      	str	r3, [r2, #0]
 8004e92:	2301      	movs	r3, #1
 8004e94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f383 8810 	msr	PRIMASK, r3
}
 8004e9c:	46c0      	nop			; (mov r8, r8)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	494f      	ldr	r1, [pc, #316]	; (8004fe8 <HAL_UART_IRQHandler+0x5b0>)
 8004eaa:	400a      	ands	r2, r1
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	193b      	adds	r3, r7, r4
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f383 8810 	msr	PRIMASK, r3
}
 8004eba:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec0:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ec2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ec4:	2484      	movs	r4, #132	; 0x84
 8004ec6:	193a      	adds	r2, r7, r4
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	2301      	movs	r3, #1
 8004ecc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	f383 8810 	msr	PRIMASK, r3
}
 8004ed4:	46c0      	nop			; (mov r8, r8)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	438a      	bics	r2, r1
 8004ee4:	609a      	str	r2, [r3, #8]
 8004ee6:	193b      	adds	r3, r7, r4
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	f383 8810 	msr	PRIMASK, r3
}
 8004ef2:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f06:	f3ef 8310 	mrs	r3, PRIMASK
 8004f0a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f0e:	2480      	movs	r4, #128	; 0x80
 8004f10:	193a      	adds	r2, r7, r4
 8004f12:	6013      	str	r3, [r2, #0]
 8004f14:	2301      	movs	r3, #1
 8004f16:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1a:	f383 8810 	msr	PRIMASK, r3
}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2110      	movs	r1, #16
 8004f2c:	438a      	bics	r2, r1
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	193b      	adds	r3, r7, r4
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f38:	f383 8810 	msr	PRIMASK, r3
}
 8004f3c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f3e:	183b      	adds	r3, r7, r0
 8004f40:	881a      	ldrh	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	0011      	movs	r1, r2
 8004f46:	0018      	movs	r0, r3
 8004f48:	f7fc fd6a 	bl	8001a20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004f4c:	e044      	b.n	8004fd8 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004f4e:	23a4      	movs	r3, #164	; 0xa4
 8004f50:	18fb      	adds	r3, r7, r3
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	2380      	movs	r3, #128	; 0x80
 8004f56:	035b      	lsls	r3, r3, #13
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d010      	beq.n	8004f7e <HAL_UART_IRQHandler+0x546>
 8004f5c:	239c      	movs	r3, #156	; 0x9c
 8004f5e:	18fb      	adds	r3, r7, r3
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	03db      	lsls	r3, r3, #15
 8004f66:	4013      	ands	r3, r2
 8004f68:	d009      	beq.n	8004f7e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2280      	movs	r2, #128	; 0x80
 8004f70:	0352      	lsls	r2, r2, #13
 8004f72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 fed7 	bl	8005d2a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004f7c:	e02f      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004f7e:	23a4      	movs	r3, #164	; 0xa4
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2280      	movs	r2, #128	; 0x80
 8004f86:	4013      	ands	r3, r2
 8004f88:	d00f      	beq.n	8004faa <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004f8a:	23a0      	movs	r3, #160	; 0xa0
 8004f8c:	18fb      	adds	r3, r7, r3
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2280      	movs	r2, #128	; 0x80
 8004f92:	4013      	ands	r3, r2
 8004f94:	d009      	beq.n	8004faa <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d01e      	beq.n	8004fdc <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	0010      	movs	r0, r2
 8004fa6:	4798      	blx	r3
    }
    return;
 8004fa8:	e018      	b.n	8004fdc <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004faa:	23a4      	movs	r3, #164	; 0xa4
 8004fac:	18fb      	adds	r3, r7, r3
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2240      	movs	r2, #64	; 0x40
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d013      	beq.n	8004fde <HAL_UART_IRQHandler+0x5a6>
 8004fb6:	23a0      	movs	r3, #160	; 0xa0
 8004fb8:	18fb      	adds	r3, r7, r3
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2240      	movs	r2, #64	; 0x40
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	d00d      	beq.n	8004fde <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	f000 fe85 	bl	8005cd4 <UART_EndTransmit_IT>
    return;
 8004fca:	e008      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
      return;
 8004fcc:	46c0      	nop			; (mov r8, r8)
 8004fce:	e006      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
    return;
 8004fd0:	46c0      	nop			; (mov r8, r8)
 8004fd2:	e004      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
      return;
 8004fd4:	46c0      	nop			; (mov r8, r8)
 8004fd6:	e002      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
      return;
 8004fd8:	46c0      	nop			; (mov r8, r8)
 8004fda:	e000      	b.n	8004fde <HAL_UART_IRQHandler+0x5a6>
    return;
 8004fdc:	46c0      	nop			; (mov r8, r8)
  }

}
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b02b      	add	sp, #172	; 0xac
 8004fe2:	bd90      	pop	{r4, r7, pc}
 8004fe4:	fffffeff 	.word	0xfffffeff
 8004fe8:	fffffedf 	.word	0xfffffedf

08004fec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004ff4:	46c0      	nop			; (mov r8, r8)
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	b002      	add	sp, #8
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005004:	46c0      	nop			; (mov r8, r8)
 8005006:	46bd      	mov	sp, r7
 8005008:	b002      	add	sp, #8
 800500a:	bd80      	pop	{r7, pc}

0800500c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005014:	46c0      	nop			; (mov r8, r8)
 8005016:	46bd      	mov	sp, r7
 8005018:	b002      	add	sp, #8
 800501a:	bd80      	pop	{r7, pc}

0800501c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005024:	46c0      	nop			; (mov r8, r8)
 8005026:	46bd      	mov	sp, r7
 8005028:	b002      	add	sp, #8
 800502a:	bd80      	pop	{r7, pc}

0800502c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800502c:	b5b0      	push	{r4, r5, r7, lr}
 800502e:	b08e      	sub	sp, #56	; 0x38
 8005030:	af00      	add	r7, sp, #0
 8005032:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005034:	231a      	movs	r3, #26
 8005036:	2218      	movs	r2, #24
 8005038:	4694      	mov	ip, r2
 800503a:	44bc      	add	ip, r7
 800503c:	4463      	add	r3, ip
 800503e:	2200      	movs	r2, #0
 8005040:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	431a      	orrs	r2, r3
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	431a      	orrs	r2, r3
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	4313      	orrs	r3, r2
 8005058:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4abc      	ldr	r2, [pc, #752]	; (8005354 <UART_SetConfig+0x328>)
 8005062:	4013      	ands	r3, r2
 8005064:	0019      	movs	r1, r3
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800506c:	430a      	orrs	r2, r1
 800506e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	4ab8      	ldr	r2, [pc, #736]	; (8005358 <UART_SetConfig+0x32c>)
 8005078:	4013      	ands	r3, r2
 800507a:	0019      	movs	r1, r3
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4ab2      	ldr	r2, [pc, #712]	; (800535c <UART_SetConfig+0x330>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d004      	beq.n	80050a2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800509e:	4313      	orrs	r3, r2
 80050a0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4aad      	ldr	r2, [pc, #692]	; (8005360 <UART_SetConfig+0x334>)
 80050aa:	4013      	ands	r3, r2
 80050ac:	0019      	movs	r1, r3
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050b4:	430a      	orrs	r2, r1
 80050b6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4aa9      	ldr	r2, [pc, #676]	; (8005364 <UART_SetConfig+0x338>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d136      	bne.n	8005130 <UART_SetConfig+0x104>
 80050c2:	4ba9      	ldr	r3, [pc, #676]	; (8005368 <UART_SetConfig+0x33c>)
 80050c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050c6:	220c      	movs	r2, #12
 80050c8:	4013      	ands	r3, r2
 80050ca:	2b0c      	cmp	r3, #12
 80050cc:	d020      	beq.n	8005110 <UART_SetConfig+0xe4>
 80050ce:	d827      	bhi.n	8005120 <UART_SetConfig+0xf4>
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d00d      	beq.n	80050f0 <UART_SetConfig+0xc4>
 80050d4:	d824      	bhi.n	8005120 <UART_SetConfig+0xf4>
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d002      	beq.n	80050e0 <UART_SetConfig+0xb4>
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d010      	beq.n	8005100 <UART_SetConfig+0xd4>
 80050de:	e01f      	b.n	8005120 <UART_SetConfig+0xf4>
 80050e0:	231b      	movs	r3, #27
 80050e2:	2218      	movs	r2, #24
 80050e4:	4694      	mov	ip, r2
 80050e6:	44bc      	add	ip, r7
 80050e8:	4463      	add	r3, ip
 80050ea:	2200      	movs	r2, #0
 80050ec:	701a      	strb	r2, [r3, #0]
 80050ee:	e06f      	b.n	80051d0 <UART_SetConfig+0x1a4>
 80050f0:	231b      	movs	r3, #27
 80050f2:	2218      	movs	r2, #24
 80050f4:	4694      	mov	ip, r2
 80050f6:	44bc      	add	ip, r7
 80050f8:	4463      	add	r3, ip
 80050fa:	2202      	movs	r2, #2
 80050fc:	701a      	strb	r2, [r3, #0]
 80050fe:	e067      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005100:	231b      	movs	r3, #27
 8005102:	2218      	movs	r2, #24
 8005104:	4694      	mov	ip, r2
 8005106:	44bc      	add	ip, r7
 8005108:	4463      	add	r3, ip
 800510a:	2204      	movs	r2, #4
 800510c:	701a      	strb	r2, [r3, #0]
 800510e:	e05f      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005110:	231b      	movs	r3, #27
 8005112:	2218      	movs	r2, #24
 8005114:	4694      	mov	ip, r2
 8005116:	44bc      	add	ip, r7
 8005118:	4463      	add	r3, ip
 800511a:	2208      	movs	r2, #8
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	e057      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005120:	231b      	movs	r3, #27
 8005122:	2218      	movs	r2, #24
 8005124:	4694      	mov	ip, r2
 8005126:	44bc      	add	ip, r7
 8005128:	4463      	add	r3, ip
 800512a:	2210      	movs	r2, #16
 800512c:	701a      	strb	r2, [r3, #0]
 800512e:	e04f      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a89      	ldr	r2, [pc, #548]	; (800535c <UART_SetConfig+0x330>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d143      	bne.n	80051c2 <UART_SetConfig+0x196>
 800513a:	4b8b      	ldr	r3, [pc, #556]	; (8005368 <UART_SetConfig+0x33c>)
 800513c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800513e:	23c0      	movs	r3, #192	; 0xc0
 8005140:	011b      	lsls	r3, r3, #4
 8005142:	4013      	ands	r3, r2
 8005144:	22c0      	movs	r2, #192	; 0xc0
 8005146:	0112      	lsls	r2, r2, #4
 8005148:	4293      	cmp	r3, r2
 800514a:	d02a      	beq.n	80051a2 <UART_SetConfig+0x176>
 800514c:	22c0      	movs	r2, #192	; 0xc0
 800514e:	0112      	lsls	r2, r2, #4
 8005150:	4293      	cmp	r3, r2
 8005152:	d82e      	bhi.n	80051b2 <UART_SetConfig+0x186>
 8005154:	2280      	movs	r2, #128	; 0x80
 8005156:	0112      	lsls	r2, r2, #4
 8005158:	4293      	cmp	r3, r2
 800515a:	d012      	beq.n	8005182 <UART_SetConfig+0x156>
 800515c:	2280      	movs	r2, #128	; 0x80
 800515e:	0112      	lsls	r2, r2, #4
 8005160:	4293      	cmp	r3, r2
 8005162:	d826      	bhi.n	80051b2 <UART_SetConfig+0x186>
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <UART_SetConfig+0x146>
 8005168:	2280      	movs	r2, #128	; 0x80
 800516a:	00d2      	lsls	r2, r2, #3
 800516c:	4293      	cmp	r3, r2
 800516e:	d010      	beq.n	8005192 <UART_SetConfig+0x166>
 8005170:	e01f      	b.n	80051b2 <UART_SetConfig+0x186>
 8005172:	231b      	movs	r3, #27
 8005174:	2218      	movs	r2, #24
 8005176:	4694      	mov	ip, r2
 8005178:	44bc      	add	ip, r7
 800517a:	4463      	add	r3, ip
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	e026      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005182:	231b      	movs	r3, #27
 8005184:	2218      	movs	r2, #24
 8005186:	4694      	mov	ip, r2
 8005188:	44bc      	add	ip, r7
 800518a:	4463      	add	r3, ip
 800518c:	2202      	movs	r2, #2
 800518e:	701a      	strb	r2, [r3, #0]
 8005190:	e01e      	b.n	80051d0 <UART_SetConfig+0x1a4>
 8005192:	231b      	movs	r3, #27
 8005194:	2218      	movs	r2, #24
 8005196:	4694      	mov	ip, r2
 8005198:	44bc      	add	ip, r7
 800519a:	4463      	add	r3, ip
 800519c:	2204      	movs	r2, #4
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	e016      	b.n	80051d0 <UART_SetConfig+0x1a4>
 80051a2:	231b      	movs	r3, #27
 80051a4:	2218      	movs	r2, #24
 80051a6:	4694      	mov	ip, r2
 80051a8:	44bc      	add	ip, r7
 80051aa:	4463      	add	r3, ip
 80051ac:	2208      	movs	r2, #8
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	e00e      	b.n	80051d0 <UART_SetConfig+0x1a4>
 80051b2:	231b      	movs	r3, #27
 80051b4:	2218      	movs	r2, #24
 80051b6:	4694      	mov	ip, r2
 80051b8:	44bc      	add	ip, r7
 80051ba:	4463      	add	r3, ip
 80051bc:	2210      	movs	r2, #16
 80051be:	701a      	strb	r2, [r3, #0]
 80051c0:	e006      	b.n	80051d0 <UART_SetConfig+0x1a4>
 80051c2:	231b      	movs	r3, #27
 80051c4:	2218      	movs	r2, #24
 80051c6:	4694      	mov	ip, r2
 80051c8:	44bc      	add	ip, r7
 80051ca:	4463      	add	r3, ip
 80051cc:	2210      	movs	r2, #16
 80051ce:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a61      	ldr	r2, [pc, #388]	; (800535c <UART_SetConfig+0x330>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d000      	beq.n	80051dc <UART_SetConfig+0x1b0>
 80051da:	e088      	b.n	80052ee <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051dc:	231b      	movs	r3, #27
 80051de:	2218      	movs	r2, #24
 80051e0:	4694      	mov	ip, r2
 80051e2:	44bc      	add	ip, r7
 80051e4:	4463      	add	r3, ip
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d01d      	beq.n	8005228 <UART_SetConfig+0x1fc>
 80051ec:	dc20      	bgt.n	8005230 <UART_SetConfig+0x204>
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	d015      	beq.n	800521e <UART_SetConfig+0x1f2>
 80051f2:	dc1d      	bgt.n	8005230 <UART_SetConfig+0x204>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <UART_SetConfig+0x1d2>
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d005      	beq.n	8005208 <UART_SetConfig+0x1dc>
 80051fc:	e018      	b.n	8005230 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051fe:	f7fe ff2f 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8005202:	0003      	movs	r3, r0
 8005204:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005206:	e01d      	b.n	8005244 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005208:	4b57      	ldr	r3, [pc, #348]	; (8005368 <UART_SetConfig+0x33c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2210      	movs	r2, #16
 800520e:	4013      	ands	r3, r2
 8005210:	d002      	beq.n	8005218 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005212:	4b56      	ldr	r3, [pc, #344]	; (800536c <UART_SetConfig+0x340>)
 8005214:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005216:	e015      	b.n	8005244 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8005218:	4b55      	ldr	r3, [pc, #340]	; (8005370 <UART_SetConfig+0x344>)
 800521a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800521c:	e012      	b.n	8005244 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800521e:	f7fe fe6f 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8005222:	0003      	movs	r3, r0
 8005224:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005226:	e00d      	b.n	8005244 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005228:	2380      	movs	r3, #128	; 0x80
 800522a:	021b      	lsls	r3, r3, #8
 800522c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800522e:	e009      	b.n	8005244 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005234:	231a      	movs	r3, #26
 8005236:	2218      	movs	r2, #24
 8005238:	4694      	mov	ip, r2
 800523a:	44bc      	add	ip, r7
 800523c:	4463      	add	r3, ip
 800523e:	2201      	movs	r2, #1
 8005240:	701a      	strb	r2, [r3, #0]
        break;
 8005242:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005246:	2b00      	cmp	r3, #0
 8005248:	d100      	bne.n	800524c <UART_SetConfig+0x220>
 800524a:	e139      	b.n	80054c0 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	0013      	movs	r3, r2
 8005252:	005b      	lsls	r3, r3, #1
 8005254:	189b      	adds	r3, r3, r2
 8005256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005258:	429a      	cmp	r2, r3
 800525a:	d305      	bcc.n	8005268 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005262:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005264:	429a      	cmp	r2, r3
 8005266:	d907      	bls.n	8005278 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8005268:	231a      	movs	r3, #26
 800526a:	2218      	movs	r2, #24
 800526c:	4694      	mov	ip, r2
 800526e:	44bc      	add	ip, r7
 8005270:	4463      	add	r3, ip
 8005272:	2201      	movs	r2, #1
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	e123      	b.n	80054c0 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	6939      	ldr	r1, [r7, #16]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	000b      	movs	r3, r1
 8005286:	0e1b      	lsrs	r3, r3, #24
 8005288:	0010      	movs	r0, r2
 800528a:	0205      	lsls	r5, r0, #8
 800528c:	431d      	orrs	r5, r3
 800528e:	000b      	movs	r3, r1
 8005290:	021c      	lsls	r4, r3, #8
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	60bb      	str	r3, [r7, #8]
 800529a:	2300      	movs	r3, #0
 800529c:	60fb      	str	r3, [r7, #12]
 800529e:	68b8      	ldr	r0, [r7, #8]
 80052a0:	68f9      	ldr	r1, [r7, #12]
 80052a2:	1900      	adds	r0, r0, r4
 80052a4:	4169      	adcs	r1, r5
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	603b      	str	r3, [r7, #0]
 80052ac:	2300      	movs	r3, #0
 80052ae:	607b      	str	r3, [r7, #4]
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f7fb f8b0 	bl	8000418 <__aeabi_uldivmod>
 80052b8:	0002      	movs	r2, r0
 80052ba:	000b      	movs	r3, r1
 80052bc:	0013      	movs	r3, r2
 80052be:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c2:	23c0      	movs	r3, #192	; 0xc0
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d309      	bcc.n	80052de <UART_SetConfig+0x2b2>
 80052ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052cc:	2380      	movs	r3, #128	; 0x80
 80052ce:	035b      	lsls	r3, r3, #13
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d204      	bcs.n	80052de <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052da:	60da      	str	r2, [r3, #12]
 80052dc:	e0f0      	b.n	80054c0 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80052de:	231a      	movs	r3, #26
 80052e0:	2218      	movs	r2, #24
 80052e2:	4694      	mov	ip, r2
 80052e4:	44bc      	add	ip, r7
 80052e6:	4463      	add	r3, ip
 80052e8:	2201      	movs	r2, #1
 80052ea:	701a      	strb	r2, [r3, #0]
 80052ec:	e0e8      	b.n	80054c0 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	69da      	ldr	r2, [r3, #28]
 80052f2:	2380      	movs	r3, #128	; 0x80
 80052f4:	021b      	lsls	r3, r3, #8
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d000      	beq.n	80052fc <UART_SetConfig+0x2d0>
 80052fa:	e087      	b.n	800540c <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 80052fc:	231b      	movs	r3, #27
 80052fe:	2218      	movs	r2, #24
 8005300:	4694      	mov	ip, r2
 8005302:	44bc      	add	ip, r7
 8005304:	4463      	add	r3, ip
 8005306:	781b      	ldrb	r3, [r3, #0]
 8005308:	2b08      	cmp	r3, #8
 800530a:	d835      	bhi.n	8005378 <UART_SetConfig+0x34c>
 800530c:	009a      	lsls	r2, r3, #2
 800530e:	4b19      	ldr	r3, [pc, #100]	; (8005374 <UART_SetConfig+0x348>)
 8005310:	18d3      	adds	r3, r2, r3
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005316:	f7fe fea3 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 800531a:	0003      	movs	r3, r0
 800531c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800531e:	e035      	b.n	800538c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005320:	f7fe feb4 	bl	800408c <HAL_RCC_GetPCLK2Freq>
 8005324:	0003      	movs	r3, r0
 8005326:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005328:	e030      	b.n	800538c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800532a:	4b0f      	ldr	r3, [pc, #60]	; (8005368 <UART_SetConfig+0x33c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2210      	movs	r2, #16
 8005330:	4013      	ands	r3, r2
 8005332:	d002      	beq.n	800533a <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005334:	4b0d      	ldr	r3, [pc, #52]	; (800536c <UART_SetConfig+0x340>)
 8005336:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005338:	e028      	b.n	800538c <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 800533a:	4b0d      	ldr	r3, [pc, #52]	; (8005370 <UART_SetConfig+0x344>)
 800533c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800533e:	e025      	b.n	800538c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005340:	f7fe fdde 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8005344:	0003      	movs	r3, r0
 8005346:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005348:	e020      	b.n	800538c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005350:	e01c      	b.n	800538c <UART_SetConfig+0x360>
 8005352:	46c0      	nop			; (mov r8, r8)
 8005354:	efff69f3 	.word	0xefff69f3
 8005358:	ffffcfff 	.word	0xffffcfff
 800535c:	40004800 	.word	0x40004800
 8005360:	fffff4ff 	.word	0xfffff4ff
 8005364:	40004400 	.word	0x40004400
 8005368:	40021000 	.word	0x40021000
 800536c:	003d0900 	.word	0x003d0900
 8005370:	00f42400 	.word	0x00f42400
 8005374:	0800687c 	.word	0x0800687c
      default:
        pclk = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800537c:	231a      	movs	r3, #26
 800537e:	2218      	movs	r2, #24
 8005380:	4694      	mov	ip, r2
 8005382:	44bc      	add	ip, r7
 8005384:	4463      	add	r3, ip
 8005386:	2201      	movs	r2, #1
 8005388:	701a      	strb	r2, [r3, #0]
        break;
 800538a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800538c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800538e:	2b00      	cmp	r3, #0
 8005390:	d100      	bne.n	8005394 <UART_SetConfig+0x368>
 8005392:	e095      	b.n	80054c0 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005396:	005a      	lsls	r2, r3, #1
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	085b      	lsrs	r3, r3, #1
 800539e:	18d2      	adds	r2, r2, r3
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	0019      	movs	r1, r3
 80053a6:	0010      	movs	r0, r2
 80053a8:	f7fa fec0 	bl	800012c <__udivsi3>
 80053ac:	0003      	movs	r3, r0
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b4:	2b0f      	cmp	r3, #15
 80053b6:	d921      	bls.n	80053fc <UART_SetConfig+0x3d0>
 80053b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053ba:	2380      	movs	r3, #128	; 0x80
 80053bc:	025b      	lsls	r3, r3, #9
 80053be:	429a      	cmp	r2, r3
 80053c0:	d21c      	bcs.n	80053fc <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	200e      	movs	r0, #14
 80053c8:	2418      	movs	r4, #24
 80053ca:	193b      	adds	r3, r7, r4
 80053cc:	181b      	adds	r3, r3, r0
 80053ce:	210f      	movs	r1, #15
 80053d0:	438a      	bics	r2, r1
 80053d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d6:	085b      	lsrs	r3, r3, #1
 80053d8:	b29b      	uxth	r3, r3
 80053da:	2207      	movs	r2, #7
 80053dc:	4013      	ands	r3, r2
 80053de:	b299      	uxth	r1, r3
 80053e0:	193b      	adds	r3, r7, r4
 80053e2:	181b      	adds	r3, r3, r0
 80053e4:	193a      	adds	r2, r7, r4
 80053e6:	1812      	adds	r2, r2, r0
 80053e8:	8812      	ldrh	r2, [r2, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	193a      	adds	r2, r7, r4
 80053f4:	1812      	adds	r2, r2, r0
 80053f6:	8812      	ldrh	r2, [r2, #0]
 80053f8:	60da      	str	r2, [r3, #12]
 80053fa:	e061      	b.n	80054c0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80053fc:	231a      	movs	r3, #26
 80053fe:	2218      	movs	r2, #24
 8005400:	4694      	mov	ip, r2
 8005402:	44bc      	add	ip, r7
 8005404:	4463      	add	r3, ip
 8005406:	2201      	movs	r2, #1
 8005408:	701a      	strb	r2, [r3, #0]
 800540a:	e059      	b.n	80054c0 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800540c:	231b      	movs	r3, #27
 800540e:	2218      	movs	r2, #24
 8005410:	4694      	mov	ip, r2
 8005412:	44bc      	add	ip, r7
 8005414:	4463      	add	r3, ip
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b08      	cmp	r3, #8
 800541a:	d822      	bhi.n	8005462 <UART_SetConfig+0x436>
 800541c:	009a      	lsls	r2, r3, #2
 800541e:	4b30      	ldr	r3, [pc, #192]	; (80054e0 <UART_SetConfig+0x4b4>)
 8005420:	18d3      	adds	r3, r2, r3
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005426:	f7fe fe1b 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 800542a:	0003      	movs	r3, r0
 800542c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800542e:	e022      	b.n	8005476 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005430:	f7fe fe2c 	bl	800408c <HAL_RCC_GetPCLK2Freq>
 8005434:	0003      	movs	r3, r0
 8005436:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005438:	e01d      	b.n	8005476 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800543a:	4b2a      	ldr	r3, [pc, #168]	; (80054e4 <UART_SetConfig+0x4b8>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2210      	movs	r2, #16
 8005440:	4013      	ands	r3, r2
 8005442:	d002      	beq.n	800544a <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005444:	4b28      	ldr	r3, [pc, #160]	; (80054e8 <UART_SetConfig+0x4bc>)
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005448:	e015      	b.n	8005476 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 800544a:	4b28      	ldr	r3, [pc, #160]	; (80054ec <UART_SetConfig+0x4c0>)
 800544c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800544e:	e012      	b.n	8005476 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005450:	f7fe fd56 	bl	8003f00 <HAL_RCC_GetSysClockFreq>
 8005454:	0003      	movs	r3, r0
 8005456:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005458:	e00d      	b.n	8005476 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	021b      	lsls	r3, r3, #8
 800545e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005460:	e009      	b.n	8005476 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005466:	231a      	movs	r3, #26
 8005468:	2218      	movs	r2, #24
 800546a:	4694      	mov	ip, r2
 800546c:	44bc      	add	ip, r7
 800546e:	4463      	add	r3, ip
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
        break;
 8005474:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005478:	2b00      	cmp	r3, #0
 800547a:	d021      	beq.n	80054c0 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	085a      	lsrs	r2, r3, #1
 8005482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005484:	18d2      	adds	r2, r2, r3
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	0019      	movs	r1, r3
 800548c:	0010      	movs	r0, r2
 800548e:	f7fa fe4d 	bl	800012c <__udivsi3>
 8005492:	0003      	movs	r3, r0
 8005494:	b29b      	uxth	r3, r3
 8005496:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549a:	2b0f      	cmp	r3, #15
 800549c:	d909      	bls.n	80054b2 <UART_SetConfig+0x486>
 800549e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054a0:	2380      	movs	r3, #128	; 0x80
 80054a2:	025b      	lsls	r3, r3, #9
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d204      	bcs.n	80054b2 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054ae:	60da      	str	r2, [r3, #12]
 80054b0:	e006      	b.n	80054c0 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80054b2:	231a      	movs	r3, #26
 80054b4:	2218      	movs	r2, #24
 80054b6:	4694      	mov	ip, r2
 80054b8:	44bc      	add	ip, r7
 80054ba:	4463      	add	r3, ip
 80054bc:	2201      	movs	r2, #1
 80054be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	2200      	movs	r2, #0
 80054c4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	2200      	movs	r2, #0
 80054ca:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80054cc:	231a      	movs	r3, #26
 80054ce:	2218      	movs	r2, #24
 80054d0:	4694      	mov	ip, r2
 80054d2:	44bc      	add	ip, r7
 80054d4:	4463      	add	r3, ip
 80054d6:	781b      	ldrb	r3, [r3, #0]
}
 80054d8:	0018      	movs	r0, r3
 80054da:	46bd      	mov	sp, r7
 80054dc:	b00e      	add	sp, #56	; 0x38
 80054de:	bdb0      	pop	{r4, r5, r7, pc}
 80054e0:	080068a0 	.word	0x080068a0
 80054e4:	40021000 	.word	0x40021000
 80054e8:	003d0900 	.word	0x003d0900
 80054ec:	00f42400 	.word	0x00f42400

080054f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fc:	2201      	movs	r2, #1
 80054fe:	4013      	ands	r3, r2
 8005500:	d00b      	beq.n	800551a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	4a4a      	ldr	r2, [pc, #296]	; (8005634 <UART_AdvFeatureConfig+0x144>)
 800550a:	4013      	ands	r3, r2
 800550c:	0019      	movs	r1, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	2202      	movs	r2, #2
 8005520:	4013      	ands	r3, r2
 8005522:	d00b      	beq.n	800553c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	4a43      	ldr	r2, [pc, #268]	; (8005638 <UART_AdvFeatureConfig+0x148>)
 800552c:	4013      	ands	r3, r2
 800552e:	0019      	movs	r1, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005540:	2204      	movs	r2, #4
 8005542:	4013      	ands	r3, r2
 8005544:	d00b      	beq.n	800555e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	4a3b      	ldr	r2, [pc, #236]	; (800563c <UART_AdvFeatureConfig+0x14c>)
 800554e:	4013      	ands	r3, r2
 8005550:	0019      	movs	r1, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005562:	2208      	movs	r2, #8
 8005564:	4013      	ands	r3, r2
 8005566:	d00b      	beq.n	8005580 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	4a34      	ldr	r2, [pc, #208]	; (8005640 <UART_AdvFeatureConfig+0x150>)
 8005570:	4013      	ands	r3, r2
 8005572:	0019      	movs	r1, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	2210      	movs	r2, #16
 8005586:	4013      	ands	r3, r2
 8005588:	d00b      	beq.n	80055a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	4a2c      	ldr	r2, [pc, #176]	; (8005644 <UART_AdvFeatureConfig+0x154>)
 8005592:	4013      	ands	r3, r2
 8005594:	0019      	movs	r1, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	2220      	movs	r2, #32
 80055a8:	4013      	ands	r3, r2
 80055aa:	d00b      	beq.n	80055c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	4a25      	ldr	r2, [pc, #148]	; (8005648 <UART_AdvFeatureConfig+0x158>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	0019      	movs	r1, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c8:	2240      	movs	r2, #64	; 0x40
 80055ca:	4013      	ands	r3, r2
 80055cc:	d01d      	beq.n	800560a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	4a1d      	ldr	r2, [pc, #116]	; (800564c <UART_AdvFeatureConfig+0x15c>)
 80055d6:	4013      	ands	r3, r2
 80055d8:	0019      	movs	r1, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055ea:	2380      	movs	r3, #128	; 0x80
 80055ec:	035b      	lsls	r3, r3, #13
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d10b      	bne.n	800560a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	4a15      	ldr	r2, [pc, #84]	; (8005650 <UART_AdvFeatureConfig+0x160>)
 80055fa:	4013      	ands	r3, r2
 80055fc:	0019      	movs	r1, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	430a      	orrs	r2, r1
 8005608:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560e:	2280      	movs	r2, #128	; 0x80
 8005610:	4013      	ands	r3, r2
 8005612:	d00b      	beq.n	800562c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	4a0e      	ldr	r2, [pc, #56]	; (8005654 <UART_AdvFeatureConfig+0x164>)
 800561c:	4013      	ands	r3, r2
 800561e:	0019      	movs	r1, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	430a      	orrs	r2, r1
 800562a:	605a      	str	r2, [r3, #4]
  }
}
 800562c:	46c0      	nop			; (mov r8, r8)
 800562e:	46bd      	mov	sp, r7
 8005630:	b002      	add	sp, #8
 8005632:	bd80      	pop	{r7, pc}
 8005634:	fffdffff 	.word	0xfffdffff
 8005638:	fffeffff 	.word	0xfffeffff
 800563c:	fffbffff 	.word	0xfffbffff
 8005640:	ffff7fff 	.word	0xffff7fff
 8005644:	ffffefff 	.word	0xffffefff
 8005648:	ffffdfff 	.word	0xffffdfff
 800564c:	ffefffff 	.word	0xffefffff
 8005650:	ff9fffff 	.word	0xff9fffff
 8005654:	fff7ffff 	.word	0xfff7ffff

08005658 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b086      	sub	sp, #24
 800565c:	af02      	add	r7, sp, #8
 800565e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	2100      	movs	r1, #0
 8005666:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005668:	f7fc fc92 	bl	8001f90 <HAL_GetTick>
 800566c:	0003      	movs	r3, r0
 800566e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2208      	movs	r2, #8
 8005678:	4013      	ands	r3, r2
 800567a:	2b08      	cmp	r3, #8
 800567c:	d10c      	bne.n	8005698 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2280      	movs	r2, #128	; 0x80
 8005682:	0391      	lsls	r1, r2, #14
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	4a17      	ldr	r2, [pc, #92]	; (80056e4 <UART_CheckIdleState+0x8c>)
 8005688:	9200      	str	r2, [sp, #0]
 800568a:	2200      	movs	r2, #0
 800568c:	f000 f82c 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 8005690:	1e03      	subs	r3, r0, #0
 8005692:	d001      	beq.n	8005698 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e021      	b.n	80056dc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2204      	movs	r2, #4
 80056a0:	4013      	ands	r3, r2
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d10c      	bne.n	80056c0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2280      	movs	r2, #128	; 0x80
 80056aa:	03d1      	lsls	r1, r2, #15
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	4a0d      	ldr	r2, [pc, #52]	; (80056e4 <UART_CheckIdleState+0x8c>)
 80056b0:	9200      	str	r2, [sp, #0]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f000 f818 	bl	80056e8 <UART_WaitOnFlagUntilTimeout>
 80056b8:	1e03      	subs	r3, r0, #0
 80056ba:	d001      	beq.n	80056c0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e00d      	b.n	80056dc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2220      	movs	r2, #32
 80056ca:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2274      	movs	r2, #116	; 0x74
 80056d6:	2100      	movs	r1, #0
 80056d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	0018      	movs	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	b004      	add	sp, #16
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	01ffffff 	.word	0x01ffffff

080056e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b094      	sub	sp, #80	; 0x50
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	603b      	str	r3, [r7, #0]
 80056f4:	1dfb      	adds	r3, r7, #7
 80056f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056f8:	e0a3      	b.n	8005842 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056fc:	3301      	adds	r3, #1
 80056fe:	d100      	bne.n	8005702 <UART_WaitOnFlagUntilTimeout+0x1a>
 8005700:	e09f      	b.n	8005842 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005702:	f7fc fc45 	bl	8001f90 <HAL_GetTick>
 8005706:	0002      	movs	r2, r0
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800570e:	429a      	cmp	r2, r3
 8005710:	d302      	bcc.n	8005718 <UART_WaitOnFlagUntilTimeout+0x30>
 8005712:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005714:	2b00      	cmp	r3, #0
 8005716:	d13d      	bne.n	8005794 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005718:	f3ef 8310 	mrs	r3, PRIMASK
 800571c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800571e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005720:	647b      	str	r3, [r7, #68]	; 0x44
 8005722:	2301      	movs	r3, #1
 8005724:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005728:	f383 8810 	msr	PRIMASK, r3
}
 800572c:	46c0      	nop			; (mov r8, r8)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	494c      	ldr	r1, [pc, #304]	; (800586c <UART_WaitOnFlagUntilTimeout+0x184>)
 800573a:	400a      	ands	r2, r1
 800573c:	601a      	str	r2, [r3, #0]
 800573e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005740:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005744:	f383 8810 	msr	PRIMASK, r3
}
 8005748:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800574a:	f3ef 8310 	mrs	r3, PRIMASK
 800574e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005752:	643b      	str	r3, [r7, #64]	; 0x40
 8005754:	2301      	movs	r3, #1
 8005756:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575a:	f383 8810 	msr	PRIMASK, r3
}
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689a      	ldr	r2, [r3, #8]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2101      	movs	r1, #1
 800576c:	438a      	bics	r2, r1
 800576e:	609a      	str	r2, [r3, #8]
 8005770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005772:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005776:	f383 8810 	msr	PRIMASK, r3
}
 800577a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2220      	movs	r2, #32
 8005780:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2220      	movs	r2, #32
 8005786:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2274      	movs	r2, #116	; 0x74
 800578c:	2100      	movs	r1, #0
 800578e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e067      	b.n	8005864 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2204      	movs	r2, #4
 800579c:	4013      	ands	r3, r2
 800579e:	d050      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69da      	ldr	r2, [r3, #28]
 80057a6:	2380      	movs	r3, #128	; 0x80
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	401a      	ands	r2, r3
 80057ac:	2380      	movs	r3, #128	; 0x80
 80057ae:	011b      	lsls	r3, r3, #4
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d146      	bne.n	8005842 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2280      	movs	r2, #128	; 0x80
 80057ba:	0112      	lsls	r2, r2, #4
 80057bc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057be:	f3ef 8310 	mrs	r3, PRIMASK
 80057c2:	613b      	str	r3, [r7, #16]
  return(result);
 80057c4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057c8:	2301      	movs	r3, #1
 80057ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f383 8810 	msr	PRIMASK, r3
}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4923      	ldr	r1, [pc, #140]	; (800586c <UART_WaitOnFlagUntilTimeout+0x184>)
 80057e0:	400a      	ands	r2, r1
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	f383 8810 	msr	PRIMASK, r3
}
 80057ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057f0:	f3ef 8310 	mrs	r3, PRIMASK
 80057f4:	61fb      	str	r3, [r7, #28]
  return(result);
 80057f6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80057fa:	2301      	movs	r3, #1
 80057fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	f383 8810 	msr	PRIMASK, r3
}
 8005804:	46c0      	nop			; (mov r8, r8)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2101      	movs	r1, #1
 8005812:	438a      	bics	r2, r1
 8005814:	609a      	str	r2, [r3, #8]
 8005816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005818:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800581a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581c:	f383 8810 	msr	PRIMASK, r3
}
 8005820:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2220      	movs	r2, #32
 8005826:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2220      	movs	r2, #32
 800582c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2280      	movs	r2, #128	; 0x80
 8005832:	2120      	movs	r1, #32
 8005834:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2274      	movs	r2, #116	; 0x74
 800583a:	2100      	movs	r1, #0
 800583c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e010      	b.n	8005864 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	4013      	ands	r3, r2
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	425a      	negs	r2, r3
 8005852:	4153      	adcs	r3, r2
 8005854:	b2db      	uxtb	r3, r3
 8005856:	001a      	movs	r2, r3
 8005858:	1dfb      	adds	r3, r7, #7
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d100      	bne.n	8005862 <UART_WaitOnFlagUntilTimeout+0x17a>
 8005860:	e74b      	b.n	80056fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	0018      	movs	r0, r3
 8005866:	46bd      	mov	sp, r7
 8005868:	b014      	add	sp, #80	; 0x50
 800586a:	bd80      	pop	{r7, pc}
 800586c:	fffffe5f 	.word	0xfffffe5f

08005870 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b090      	sub	sp, #64	; 0x40
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	1dbb      	adds	r3, r7, #6
 800587c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	1dba      	adds	r2, r7, #6
 8005888:	2158      	movs	r1, #88	; 0x58
 800588a:	8812      	ldrh	r2, [r2, #0]
 800588c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2280      	movs	r2, #128	; 0x80
 8005892:	2100      	movs	r1, #0
 8005894:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2222      	movs	r2, #34	; 0x22
 800589a:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d02b      	beq.n	80058fc <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a8:	4a3f      	ldr	r2, [pc, #252]	; (80059a8 <UART_Start_Receive_DMA+0x138>)
 80058aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b0:	4a3e      	ldr	r2, [pc, #248]	; (80059ac <UART_Start_Receive_DMA+0x13c>)
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b8:	4a3d      	ldr	r2, [pc, #244]	; (80059b0 <UART_Start_Receive_DMA+0x140>)
 80058ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c0:	2200      	movs	r2, #0
 80058c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3324      	adds	r3, #36	; 0x24
 80058ce:	0019      	movs	r1, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d4:	001a      	movs	r2, r3
 80058d6:	1dbb      	adds	r3, r7, #6
 80058d8:	881b      	ldrh	r3, [r3, #0]
 80058da:	f7fc fcdd 	bl	8002298 <HAL_DMA_Start_IT>
 80058de:	1e03      	subs	r3, r0, #0
 80058e0:	d00c      	beq.n	80058fc <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2280      	movs	r2, #128	; 0x80
 80058e6:	2110      	movs	r1, #16
 80058e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2274      	movs	r2, #116	; 0x74
 80058ee:	2100      	movs	r1, #0
 80058f0:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e050      	b.n	800599e <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2274      	movs	r2, #116	; 0x74
 8005900:	2100      	movs	r1, #0
 8005902:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005904:	f3ef 8310 	mrs	r3, PRIMASK
 8005908:	613b      	str	r3, [r7, #16]
  return(result);
 800590a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800590c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800590e:	2301      	movs	r3, #1
 8005910:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f383 8810 	msr	PRIMASK, r3
}
 8005918:	46c0      	nop			; (mov r8, r8)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2180      	movs	r1, #128	; 0x80
 8005926:	0049      	lsls	r1, r1, #1
 8005928:	430a      	orrs	r2, r1
 800592a:	601a      	str	r2, [r3, #0]
 800592c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800592e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	f383 8810 	msr	PRIMASK, r3
}
 8005936:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005938:	f3ef 8310 	mrs	r3, PRIMASK
 800593c:	61fb      	str	r3, [r7, #28]
  return(result);
 800593e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005940:	63bb      	str	r3, [r7, #56]	; 0x38
 8005942:	2301      	movs	r3, #1
 8005944:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f383 8810 	msr	PRIMASK, r3
}
 800594c:	46c0      	nop			; (mov r8, r8)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2101      	movs	r1, #1
 800595a:	430a      	orrs	r2, r1
 800595c:	609a      	str	r2, [r3, #8]
 800595e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005960:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	f383 8810 	msr	PRIMASK, r3
}
 8005968:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800596a:	f3ef 8310 	mrs	r3, PRIMASK
 800596e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005970:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005972:	637b      	str	r3, [r7, #52]	; 0x34
 8005974:	2301      	movs	r3, #1
 8005976:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800597a:	f383 8810 	msr	PRIMASK, r3
}
 800597e:	46c0      	nop			; (mov r8, r8)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689a      	ldr	r2, [r3, #8]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2140      	movs	r1, #64	; 0x40
 800598c:	430a      	orrs	r2, r1
 800598e:	609a      	str	r2, [r3, #8]
 8005990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005992:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005996:	f383 8810 	msr	PRIMASK, r3
}
 800599a:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	0018      	movs	r0, r3
 80059a0:	46bd      	mov	sp, r7
 80059a2:	b010      	add	sp, #64	; 0x40
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	46c0      	nop			; (mov r8, r8)
 80059a8:	08005ac1 	.word	0x08005ac1
 80059ac:	08005be9 	.word	0x08005be9
 80059b0:	08005c25 	.word	0x08005c25

080059b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059bc:	f3ef 8310 	mrs	r3, PRIMASK
 80059c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80059c2:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80059c4:	617b      	str	r3, [r7, #20]
 80059c6:	2301      	movs	r3, #1
 80059c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f383 8810 	msr	PRIMASK, r3
}
 80059d0:	46c0      	nop			; (mov r8, r8)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	21c0      	movs	r1, #192	; 0xc0
 80059de:	438a      	bics	r2, r1
 80059e0:	601a      	str	r2, [r3, #0]
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	f383 8810 	msr	PRIMASK, r3
}
 80059ec:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2220      	movs	r2, #32
 80059f2:	679a      	str	r2, [r3, #120]	; 0x78
}
 80059f4:	46c0      	nop			; (mov r8, r8)
 80059f6:	46bd      	mov	sp, r7
 80059f8:	b006      	add	sp, #24
 80059fa:	bd80      	pop	{r7, pc}

080059fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08e      	sub	sp, #56	; 0x38
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a04:	f3ef 8310 	mrs	r3, PRIMASK
 8005a08:	617b      	str	r3, [r7, #20]
  return(result);
 8005a0a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a0e:	2301      	movs	r3, #1
 8005a10:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	f383 8810 	msr	PRIMASK, r3
}
 8005a18:	46c0      	nop			; (mov r8, r8)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4925      	ldr	r1, [pc, #148]	; (8005abc <UART_EndRxTransfer+0xc0>)
 8005a26:	400a      	ands	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	f383 8810 	msr	PRIMASK, r3
}
 8005a34:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a36:	f3ef 8310 	mrs	r3, PRIMASK
 8005a3a:	623b      	str	r3, [r7, #32]
  return(result);
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a3e:	633b      	str	r3, [r7, #48]	; 0x30
 8005a40:	2301      	movs	r3, #1
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a46:	f383 8810 	msr	PRIMASK, r3
}
 8005a4a:	46c0      	nop			; (mov r8, r8)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689a      	ldr	r2, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2101      	movs	r1, #1
 8005a58:	438a      	bics	r2, r1
 8005a5a:	609a      	str	r2, [r3, #8]
 8005a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a62:	f383 8810 	msr	PRIMASK, r3
}
 8005a66:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d118      	bne.n	8005aa2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a70:	f3ef 8310 	mrs	r3, PRIMASK
 8005a74:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a76:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f383 8810 	msr	PRIMASK, r3
}
 8005a84:	46c0      	nop			; (mov r8, r8)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2110      	movs	r1, #16
 8005a92:	438a      	bics	r2, r1
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	f383 8810 	msr	PRIMASK, r3
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005ab4:	46c0      	nop			; (mov r8, r8)
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	b00e      	add	sp, #56	; 0x38
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	fffffedf 	.word	0xfffffedf

08005ac0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b094      	sub	sp, #80	; 0x50
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005acc:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	d16e      	bne.n	8005bb8 <UART_DMAReceiveCplt+0xf8>
  {
    huart->RxXferCount = 0U;
 8005ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005adc:	225a      	movs	r2, #90	; 0x5a
 8005ade:	2100      	movs	r1, #0
 8005ae0:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ae2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ae6:	61bb      	str	r3, [r7, #24]
  return(result);
 8005ae8:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005aea:	64bb      	str	r3, [r7, #72]	; 0x48
 8005aec:	2301      	movs	r3, #1
 8005aee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	f383 8810 	msr	PRIMASK, r3
}
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4938      	ldr	r1, [pc, #224]	; (8005be4 <UART_DMAReceiveCplt+0x124>)
 8005b04:	400a      	ands	r2, r1
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	f383 8810 	msr	PRIMASK, r3
}
 8005b12:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b14:	f3ef 8310 	mrs	r3, PRIMASK
 8005b18:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8005b1e:	2301      	movs	r3, #1
 8005b20:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b24:	f383 8810 	msr	PRIMASK, r3
}
 8005b28:	46c0      	nop			; (mov r8, r8)
 8005b2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2101      	movs	r1, #1
 8005b36:	438a      	bics	r2, r1
 8005b38:	609a      	str	r2, [r3, #8]
 8005b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b40:	f383 8810 	msr	PRIMASK, r3
}
 8005b44:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b46:	f3ef 8310 	mrs	r3, PRIMASK
 8005b4a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b4e:	643b      	str	r3, [r7, #64]	; 0x40
 8005b50:	2301      	movs	r3, #1
 8005b52:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b56:	f383 8810 	msr	PRIMASK, r3
}
 8005b5a:	46c0      	nop			; (mov r8, r8)
 8005b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	689a      	ldr	r2, [r3, #8]
 8005b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2140      	movs	r1, #64	; 0x40
 8005b68:	438a      	bics	r2, r1
 8005b6a:	609a      	str	r2, [r3, #8]
 8005b6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b6e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b72:	f383 8810 	msr	PRIMASK, r3
}
 8005b76:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d118      	bne.n	8005bb8 <UART_DMAReceiveCplt+0xf8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b86:	f3ef 8310 	mrs	r3, PRIMASK
 8005b8a:	60fb      	str	r3, [r7, #12]
  return(result);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b90:	2301      	movs	r3, #1
 8005b92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f383 8810 	msr	PRIMASK, r3
}
 8005b9a:	46c0      	nop			; (mov r8, r8)
 8005b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2110      	movs	r1, #16
 8005ba8:	438a      	bics	r2, r1
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f383 8810 	msr	PRIMASK, r3
}
 8005bb6:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d108      	bne.n	8005bd2 <UART_DMAReceiveCplt+0x112>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bc2:	2258      	movs	r2, #88	; 0x58
 8005bc4:	5a9a      	ldrh	r2, [r3, r2]
 8005bc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bc8:	0011      	movs	r1, r2
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f7fb ff28 	bl	8001a20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005bd0:	e003      	b.n	8005bda <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 8005bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	f7ff fa11 	bl	8004ffc <HAL_UART_RxCpltCallback>
}
 8005bda:	46c0      	nop			; (mov r8, r8)
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	b014      	add	sp, #80	; 0x50
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	46c0      	nop			; (mov r8, r8)
 8005be4:	fffffeff 	.word	0xfffffeff

08005be8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d10a      	bne.n	8005c14 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2258      	movs	r2, #88	; 0x58
 8005c02:	5a9b      	ldrh	r3, [r3, r2]
 8005c04:	085b      	lsrs	r3, r3, #1
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	0011      	movs	r1, r2
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	f7fb ff07 	bl	8001a20 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c12:	e003      	b.n	8005c1c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	0018      	movs	r0, r3
 8005c18:	f7ff f9f8 	bl	800500c <HAL_UART_RxHalfCpltCallback>
}
 8005c1c:	46c0      	nop			; (mov r8, r8)
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	b004      	add	sp, #16
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c30:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c36:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c3c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	2280      	movs	r2, #128	; 0x80
 8005c46:	4013      	ands	r3, r2
 8005c48:	2b80      	cmp	r3, #128	; 0x80
 8005c4a:	d10a      	bne.n	8005c62 <UART_DMAError+0x3e>
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	2b21      	cmp	r3, #33	; 0x21
 8005c50:	d107      	bne.n	8005c62 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2252      	movs	r2, #82	; 0x52
 8005c56:	2100      	movs	r1, #0
 8005c58:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	f7ff fea9 	bl	80059b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2240      	movs	r2, #64	; 0x40
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	2b40      	cmp	r3, #64	; 0x40
 8005c6e:	d10a      	bne.n	8005c86 <UART_DMAError+0x62>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2b22      	cmp	r3, #34	; 0x22
 8005c74:	d107      	bne.n	8005c86 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	225a      	movs	r2, #90	; 0x5a
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	0018      	movs	r0, r3
 8005c82:	f7ff febb 	bl	80059fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	2280      	movs	r2, #128	; 0x80
 8005c8a:	589b      	ldr	r3, [r3, r2]
 8005c8c:	2210      	movs	r2, #16
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2180      	movs	r1, #128	; 0x80
 8005c94:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f7ff f9bf 	bl	800501c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c9e:	46c0      	nop			; (mov r8, r8)
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	b006      	add	sp, #24
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b084      	sub	sp, #16
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	225a      	movs	r2, #90	; 0x5a
 8005cb8:	2100      	movs	r1, #0
 8005cba:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2252      	movs	r2, #82	; 0x52
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	0018      	movs	r0, r3
 8005cc8:	f7ff f9a8 	bl	800501c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ccc:	46c0      	nop			; (mov r8, r8)
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b004      	add	sp, #16
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8005ce0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ce2:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f383 8810 	msr	PRIMASK, r3
}
 8005cf0:	46c0      	nop			; (mov r8, r8)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2140      	movs	r1, #64	; 0x40
 8005cfe:	438a      	bics	r2, r1
 8005d00:	601a      	str	r2, [r3, #0]
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f383 8810 	msr	PRIMASK, r3
}
 8005d0c:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2220      	movs	r2, #32
 8005d12:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	f7ff f965 	bl	8004fec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d22:	46c0      	nop			; (mov r8, r8)
 8005d24:	46bd      	mov	sp, r7
 8005d26:	b006      	add	sp, #24
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	46bd      	mov	sp, r7
 8005d36:	b002      	add	sp, #8
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d3a:	b5b0      	push	{r4, r5, r7, lr}
 8005d3c:	b08a      	sub	sp, #40	; 0x28
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	1dbb      	adds	r3, r7, #6
 8005d46:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d4c:	2b20      	cmp	r3, #32
 8005d4e:	d15e      	bne.n	8005e0e <HAL_UARTEx_ReceiveToIdle_DMA+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d003      	beq.n	8005d5e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005d56:	1dbb      	adds	r3, r7, #6
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e056      	b.n	8005e10 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	2380      	movs	r3, #128	; 0x80
 8005d68:	015b      	lsls	r3, r3, #5
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d109      	bne.n	8005d82 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d105      	bne.n	8005d82 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	d001      	beq.n	8005d82 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
      {
        return  HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e046      	b.n	8005e10 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
      }
    }

    __HAL_LOCK(huart);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2274      	movs	r2, #116	; 0x74
 8005d86:	5c9b      	ldrb	r3, [r3, r2]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_UARTEx_ReceiveToIdle_DMA+0x56>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e03f      	b.n	8005e10 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2274      	movs	r2, #116	; 0x74
 8005d94:	2101      	movs	r1, #1
 8005d96:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005d9e:	2527      	movs	r5, #39	; 0x27
 8005da0:	197c      	adds	r4, r7, r5
 8005da2:	1dbb      	adds	r3, r7, #6
 8005da4:	881a      	ldrh	r2, [r3, #0]
 8005da6:	68b9      	ldr	r1, [r7, #8]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	0018      	movs	r0, r3
 8005dac:	f7ff fd60 	bl	8005870 <UART_Start_Receive_DMA>
 8005db0:	0003      	movs	r3, r0
 8005db2:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005db4:	197b      	adds	r3, r7, r5
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d124      	bne.n	8005e06 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d11c      	bne.n	8005dfe <HAL_UARTEx_ReceiveToIdle_DMA+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2210      	movs	r2, #16
 8005dca:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dcc:	f3ef 8310 	mrs	r3, PRIMASK
 8005dd0:	617b      	str	r3, [r7, #20]
  return(result);
 8005dd2:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd4:	623b      	str	r3, [r7, #32]
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	f383 8810 	msr	PRIMASK, r3
}
 8005de0:	46c0      	nop			; (mov r8, r8)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2110      	movs	r1, #16
 8005dee:	430a      	orrs	r2, r1
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	f383 8810 	msr	PRIMASK, r3
}
 8005dfc:	e003      	b.n	8005e06 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005dfe:	2327      	movs	r3, #39	; 0x27
 8005e00:	18fb      	adds	r3, r7, r3
 8005e02:	2201      	movs	r2, #1
 8005e04:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8005e06:	2327      	movs	r3, #39	; 0x27
 8005e08:	18fb      	adds	r3, r7, r3
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	e000      	b.n	8005e10 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8005e0e:	2302      	movs	r3, #2
  }
}
 8005e10:	0018      	movs	r0, r3
 8005e12:	46bd      	mov	sp, r7
 8005e14:	b00a      	add	sp, #40	; 0x28
 8005e16:	bdb0      	pop	{r4, r5, r7, pc}

08005e18 <__errno>:
 8005e18:	4b01      	ldr	r3, [pc, #4]	; (8005e20 <__errno+0x8>)
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	4770      	bx	lr
 8005e1e:	46c0      	nop			; (mov r8, r8)
 8005e20:	2000000c 	.word	0x2000000c

08005e24 <__libc_init_array>:
 8005e24:	b570      	push	{r4, r5, r6, lr}
 8005e26:	2600      	movs	r6, #0
 8005e28:	4d0c      	ldr	r5, [pc, #48]	; (8005e5c <__libc_init_array+0x38>)
 8005e2a:	4c0d      	ldr	r4, [pc, #52]	; (8005e60 <__libc_init_array+0x3c>)
 8005e2c:	1b64      	subs	r4, r4, r5
 8005e2e:	10a4      	asrs	r4, r4, #2
 8005e30:	42a6      	cmp	r6, r4
 8005e32:	d109      	bne.n	8005e48 <__libc_init_array+0x24>
 8005e34:	2600      	movs	r6, #0
 8005e36:	f000 fc6b 	bl	8006710 <_init>
 8005e3a:	4d0a      	ldr	r5, [pc, #40]	; (8005e64 <__libc_init_array+0x40>)
 8005e3c:	4c0a      	ldr	r4, [pc, #40]	; (8005e68 <__libc_init_array+0x44>)
 8005e3e:	1b64      	subs	r4, r4, r5
 8005e40:	10a4      	asrs	r4, r4, #2
 8005e42:	42a6      	cmp	r6, r4
 8005e44:	d105      	bne.n	8005e52 <__libc_init_array+0x2e>
 8005e46:	bd70      	pop	{r4, r5, r6, pc}
 8005e48:	00b3      	lsls	r3, r6, #2
 8005e4a:	58eb      	ldr	r3, [r5, r3]
 8005e4c:	4798      	blx	r3
 8005e4e:	3601      	adds	r6, #1
 8005e50:	e7ee      	b.n	8005e30 <__libc_init_array+0xc>
 8005e52:	00b3      	lsls	r3, r6, #2
 8005e54:	58eb      	ldr	r3, [r5, r3]
 8005e56:	4798      	blx	r3
 8005e58:	3601      	adds	r6, #1
 8005e5a:	e7f2      	b.n	8005e42 <__libc_init_array+0x1e>
 8005e5c:	08006900 	.word	0x08006900
 8005e60:	08006900 	.word	0x08006900
 8005e64:	08006900 	.word	0x08006900
 8005e68:	08006904 	.word	0x08006904

08005e6c <memcpy>:
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	b510      	push	{r4, lr}
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d100      	bne.n	8005e76 <memcpy+0xa>
 8005e74:	bd10      	pop	{r4, pc}
 8005e76:	5ccc      	ldrb	r4, [r1, r3]
 8005e78:	54c4      	strb	r4, [r0, r3]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	e7f8      	b.n	8005e70 <memcpy+0x4>

08005e7e <memset>:
 8005e7e:	0003      	movs	r3, r0
 8005e80:	1882      	adds	r2, r0, r2
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d100      	bne.n	8005e88 <memset+0xa>
 8005e86:	4770      	bx	lr
 8005e88:	7019      	strb	r1, [r3, #0]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	e7f9      	b.n	8005e82 <memset+0x4>
	...

08005e90 <siprintf>:
 8005e90:	b40e      	push	{r1, r2, r3}
 8005e92:	b500      	push	{lr}
 8005e94:	490b      	ldr	r1, [pc, #44]	; (8005ec4 <siprintf+0x34>)
 8005e96:	b09c      	sub	sp, #112	; 0x70
 8005e98:	ab1d      	add	r3, sp, #116	; 0x74
 8005e9a:	9002      	str	r0, [sp, #8]
 8005e9c:	9006      	str	r0, [sp, #24]
 8005e9e:	9107      	str	r1, [sp, #28]
 8005ea0:	9104      	str	r1, [sp, #16]
 8005ea2:	4809      	ldr	r0, [pc, #36]	; (8005ec8 <siprintf+0x38>)
 8005ea4:	4909      	ldr	r1, [pc, #36]	; (8005ecc <siprintf+0x3c>)
 8005ea6:	cb04      	ldmia	r3!, {r2}
 8005ea8:	9105      	str	r1, [sp, #20]
 8005eaa:	6800      	ldr	r0, [r0, #0]
 8005eac:	a902      	add	r1, sp, #8
 8005eae:	9301      	str	r3, [sp, #4]
 8005eb0:	f000 f894 	bl	8005fdc <_svfiprintf_r>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	9a02      	ldr	r2, [sp, #8]
 8005eb8:	7013      	strb	r3, [r2, #0]
 8005eba:	b01c      	add	sp, #112	; 0x70
 8005ebc:	bc08      	pop	{r3}
 8005ebe:	b003      	add	sp, #12
 8005ec0:	4718      	bx	r3
 8005ec2:	46c0      	nop			; (mov r8, r8)
 8005ec4:	7fffffff 	.word	0x7fffffff
 8005ec8:	2000000c 	.word	0x2000000c
 8005ecc:	ffff0208 	.word	0xffff0208

08005ed0 <strcat>:
 8005ed0:	0002      	movs	r2, r0
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	7813      	ldrb	r3, [r2, #0]
 8005ed6:	0014      	movs	r4, r2
 8005ed8:	3201      	adds	r2, #1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1fa      	bne.n	8005ed4 <strcat+0x4>
 8005ede:	5cca      	ldrb	r2, [r1, r3]
 8005ee0:	54e2      	strb	r2, [r4, r3]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	2a00      	cmp	r2, #0
 8005ee6:	d1fa      	bne.n	8005ede <strcat+0xe>
 8005ee8:	bd10      	pop	{r4, pc}

08005eea <strstr>:
 8005eea:	780a      	ldrb	r2, [r1, #0]
 8005eec:	b530      	push	{r4, r5, lr}
 8005eee:	2a00      	cmp	r2, #0
 8005ef0:	d10c      	bne.n	8005f0c <strstr+0x22>
 8005ef2:	bd30      	pop	{r4, r5, pc}
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d108      	bne.n	8005f0a <strstr+0x20>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	5ccc      	ldrb	r4, [r1, r3]
 8005efc:	2c00      	cmp	r4, #0
 8005efe:	d0f8      	beq.n	8005ef2 <strstr+0x8>
 8005f00:	5cc5      	ldrb	r5, [r0, r3]
 8005f02:	42a5      	cmp	r5, r4
 8005f04:	d101      	bne.n	8005f0a <strstr+0x20>
 8005f06:	3301      	adds	r3, #1
 8005f08:	e7f7      	b.n	8005efa <strstr+0x10>
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	7803      	ldrb	r3, [r0, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1f0      	bne.n	8005ef4 <strstr+0xa>
 8005f12:	0018      	movs	r0, r3
 8005f14:	e7ed      	b.n	8005ef2 <strstr+0x8>
	...

08005f18 <__ssputs_r>:
 8005f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f1a:	688e      	ldr	r6, [r1, #8]
 8005f1c:	b085      	sub	sp, #20
 8005f1e:	0007      	movs	r7, r0
 8005f20:	000c      	movs	r4, r1
 8005f22:	9203      	str	r2, [sp, #12]
 8005f24:	9301      	str	r3, [sp, #4]
 8005f26:	429e      	cmp	r6, r3
 8005f28:	d83c      	bhi.n	8005fa4 <__ssputs_r+0x8c>
 8005f2a:	2390      	movs	r3, #144	; 0x90
 8005f2c:	898a      	ldrh	r2, [r1, #12]
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	421a      	tst	r2, r3
 8005f32:	d034      	beq.n	8005f9e <__ssputs_r+0x86>
 8005f34:	2503      	movs	r5, #3
 8005f36:	6909      	ldr	r1, [r1, #16]
 8005f38:	6823      	ldr	r3, [r4, #0]
 8005f3a:	1a5b      	subs	r3, r3, r1
 8005f3c:	9302      	str	r3, [sp, #8]
 8005f3e:	6963      	ldr	r3, [r4, #20]
 8005f40:	9802      	ldr	r0, [sp, #8]
 8005f42:	435d      	muls	r5, r3
 8005f44:	0feb      	lsrs	r3, r5, #31
 8005f46:	195d      	adds	r5, r3, r5
 8005f48:	9b01      	ldr	r3, [sp, #4]
 8005f4a:	106d      	asrs	r5, r5, #1
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	181b      	adds	r3, r3, r0
 8005f50:	42ab      	cmp	r3, r5
 8005f52:	d900      	bls.n	8005f56 <__ssputs_r+0x3e>
 8005f54:	001d      	movs	r5, r3
 8005f56:	0553      	lsls	r3, r2, #21
 8005f58:	d532      	bpl.n	8005fc0 <__ssputs_r+0xa8>
 8005f5a:	0029      	movs	r1, r5
 8005f5c:	0038      	movs	r0, r7
 8005f5e:	f000 fb27 	bl	80065b0 <_malloc_r>
 8005f62:	1e06      	subs	r6, r0, #0
 8005f64:	d109      	bne.n	8005f7a <__ssputs_r+0x62>
 8005f66:	230c      	movs	r3, #12
 8005f68:	603b      	str	r3, [r7, #0]
 8005f6a:	2340      	movs	r3, #64	; 0x40
 8005f6c:	2001      	movs	r0, #1
 8005f6e:	89a2      	ldrh	r2, [r4, #12]
 8005f70:	4240      	negs	r0, r0
 8005f72:	4313      	orrs	r3, r2
 8005f74:	81a3      	strh	r3, [r4, #12]
 8005f76:	b005      	add	sp, #20
 8005f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f7a:	9a02      	ldr	r2, [sp, #8]
 8005f7c:	6921      	ldr	r1, [r4, #16]
 8005f7e:	f7ff ff75 	bl	8005e6c <memcpy>
 8005f82:	89a3      	ldrh	r3, [r4, #12]
 8005f84:	4a14      	ldr	r2, [pc, #80]	; (8005fd8 <__ssputs_r+0xc0>)
 8005f86:	401a      	ands	r2, r3
 8005f88:	2380      	movs	r3, #128	; 0x80
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	81a3      	strh	r3, [r4, #12]
 8005f8e:	9b02      	ldr	r3, [sp, #8]
 8005f90:	6126      	str	r6, [r4, #16]
 8005f92:	18f6      	adds	r6, r6, r3
 8005f94:	6026      	str	r6, [r4, #0]
 8005f96:	6165      	str	r5, [r4, #20]
 8005f98:	9e01      	ldr	r6, [sp, #4]
 8005f9a:	1aed      	subs	r5, r5, r3
 8005f9c:	60a5      	str	r5, [r4, #8]
 8005f9e:	9b01      	ldr	r3, [sp, #4]
 8005fa0:	429e      	cmp	r6, r3
 8005fa2:	d900      	bls.n	8005fa6 <__ssputs_r+0x8e>
 8005fa4:	9e01      	ldr	r6, [sp, #4]
 8005fa6:	0032      	movs	r2, r6
 8005fa8:	9903      	ldr	r1, [sp, #12]
 8005faa:	6820      	ldr	r0, [r4, #0]
 8005fac:	f000 faa3 	bl	80064f6 <memmove>
 8005fb0:	68a3      	ldr	r3, [r4, #8]
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	1b9b      	subs	r3, r3, r6
 8005fb6:	60a3      	str	r3, [r4, #8]
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	199e      	adds	r6, r3, r6
 8005fbc:	6026      	str	r6, [r4, #0]
 8005fbe:	e7da      	b.n	8005f76 <__ssputs_r+0x5e>
 8005fc0:	002a      	movs	r2, r5
 8005fc2:	0038      	movs	r0, r7
 8005fc4:	f000 fb52 	bl	800666c <_realloc_r>
 8005fc8:	1e06      	subs	r6, r0, #0
 8005fca:	d1e0      	bne.n	8005f8e <__ssputs_r+0x76>
 8005fcc:	0038      	movs	r0, r7
 8005fce:	6921      	ldr	r1, [r4, #16]
 8005fd0:	f000 faa4 	bl	800651c <_free_r>
 8005fd4:	e7c7      	b.n	8005f66 <__ssputs_r+0x4e>
 8005fd6:	46c0      	nop			; (mov r8, r8)
 8005fd8:	fffffb7f 	.word	0xfffffb7f

08005fdc <_svfiprintf_r>:
 8005fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fde:	b0a1      	sub	sp, #132	; 0x84
 8005fe0:	9003      	str	r0, [sp, #12]
 8005fe2:	001d      	movs	r5, r3
 8005fe4:	898b      	ldrh	r3, [r1, #12]
 8005fe6:	000f      	movs	r7, r1
 8005fe8:	0016      	movs	r6, r2
 8005fea:	061b      	lsls	r3, r3, #24
 8005fec:	d511      	bpl.n	8006012 <_svfiprintf_r+0x36>
 8005fee:	690b      	ldr	r3, [r1, #16]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10e      	bne.n	8006012 <_svfiprintf_r+0x36>
 8005ff4:	2140      	movs	r1, #64	; 0x40
 8005ff6:	f000 fadb 	bl	80065b0 <_malloc_r>
 8005ffa:	6038      	str	r0, [r7, #0]
 8005ffc:	6138      	str	r0, [r7, #16]
 8005ffe:	2800      	cmp	r0, #0
 8006000:	d105      	bne.n	800600e <_svfiprintf_r+0x32>
 8006002:	230c      	movs	r3, #12
 8006004:	9a03      	ldr	r2, [sp, #12]
 8006006:	3801      	subs	r0, #1
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	b021      	add	sp, #132	; 0x84
 800600c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800600e:	2340      	movs	r3, #64	; 0x40
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	2300      	movs	r3, #0
 8006014:	ac08      	add	r4, sp, #32
 8006016:	6163      	str	r3, [r4, #20]
 8006018:	3320      	adds	r3, #32
 800601a:	7663      	strb	r3, [r4, #25]
 800601c:	3310      	adds	r3, #16
 800601e:	76a3      	strb	r3, [r4, #26]
 8006020:	9507      	str	r5, [sp, #28]
 8006022:	0035      	movs	r5, r6
 8006024:	782b      	ldrb	r3, [r5, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <_svfiprintf_r+0x52>
 800602a:	2b25      	cmp	r3, #37	; 0x25
 800602c:	d147      	bne.n	80060be <_svfiprintf_r+0xe2>
 800602e:	1bab      	subs	r3, r5, r6
 8006030:	9305      	str	r3, [sp, #20]
 8006032:	42b5      	cmp	r5, r6
 8006034:	d00c      	beq.n	8006050 <_svfiprintf_r+0x74>
 8006036:	0032      	movs	r2, r6
 8006038:	0039      	movs	r1, r7
 800603a:	9803      	ldr	r0, [sp, #12]
 800603c:	f7ff ff6c 	bl	8005f18 <__ssputs_r>
 8006040:	1c43      	adds	r3, r0, #1
 8006042:	d100      	bne.n	8006046 <_svfiprintf_r+0x6a>
 8006044:	e0ae      	b.n	80061a4 <_svfiprintf_r+0x1c8>
 8006046:	6962      	ldr	r2, [r4, #20]
 8006048:	9b05      	ldr	r3, [sp, #20]
 800604a:	4694      	mov	ip, r2
 800604c:	4463      	add	r3, ip
 800604e:	6163      	str	r3, [r4, #20]
 8006050:	782b      	ldrb	r3, [r5, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d100      	bne.n	8006058 <_svfiprintf_r+0x7c>
 8006056:	e0a5      	b.n	80061a4 <_svfiprintf_r+0x1c8>
 8006058:	2201      	movs	r2, #1
 800605a:	2300      	movs	r3, #0
 800605c:	4252      	negs	r2, r2
 800605e:	6062      	str	r2, [r4, #4]
 8006060:	a904      	add	r1, sp, #16
 8006062:	3254      	adds	r2, #84	; 0x54
 8006064:	1852      	adds	r2, r2, r1
 8006066:	1c6e      	adds	r6, r5, #1
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	60e3      	str	r3, [r4, #12]
 800606c:	60a3      	str	r3, [r4, #8]
 800606e:	7013      	strb	r3, [r2, #0]
 8006070:	65a3      	str	r3, [r4, #88]	; 0x58
 8006072:	2205      	movs	r2, #5
 8006074:	7831      	ldrb	r1, [r6, #0]
 8006076:	4854      	ldr	r0, [pc, #336]	; (80061c8 <_svfiprintf_r+0x1ec>)
 8006078:	f000 fa32 	bl	80064e0 <memchr>
 800607c:	1c75      	adds	r5, r6, #1
 800607e:	2800      	cmp	r0, #0
 8006080:	d11f      	bne.n	80060c2 <_svfiprintf_r+0xe6>
 8006082:	6822      	ldr	r2, [r4, #0]
 8006084:	06d3      	lsls	r3, r2, #27
 8006086:	d504      	bpl.n	8006092 <_svfiprintf_r+0xb6>
 8006088:	2353      	movs	r3, #83	; 0x53
 800608a:	a904      	add	r1, sp, #16
 800608c:	185b      	adds	r3, r3, r1
 800608e:	2120      	movs	r1, #32
 8006090:	7019      	strb	r1, [r3, #0]
 8006092:	0713      	lsls	r3, r2, #28
 8006094:	d504      	bpl.n	80060a0 <_svfiprintf_r+0xc4>
 8006096:	2353      	movs	r3, #83	; 0x53
 8006098:	a904      	add	r1, sp, #16
 800609a:	185b      	adds	r3, r3, r1
 800609c:	212b      	movs	r1, #43	; 0x2b
 800609e:	7019      	strb	r1, [r3, #0]
 80060a0:	7833      	ldrb	r3, [r6, #0]
 80060a2:	2b2a      	cmp	r3, #42	; 0x2a
 80060a4:	d016      	beq.n	80060d4 <_svfiprintf_r+0xf8>
 80060a6:	0035      	movs	r5, r6
 80060a8:	2100      	movs	r1, #0
 80060aa:	200a      	movs	r0, #10
 80060ac:	68e3      	ldr	r3, [r4, #12]
 80060ae:	782a      	ldrb	r2, [r5, #0]
 80060b0:	1c6e      	adds	r6, r5, #1
 80060b2:	3a30      	subs	r2, #48	; 0x30
 80060b4:	2a09      	cmp	r2, #9
 80060b6:	d94e      	bls.n	8006156 <_svfiprintf_r+0x17a>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	d111      	bne.n	80060e0 <_svfiprintf_r+0x104>
 80060bc:	e017      	b.n	80060ee <_svfiprintf_r+0x112>
 80060be:	3501      	adds	r5, #1
 80060c0:	e7b0      	b.n	8006024 <_svfiprintf_r+0x48>
 80060c2:	4b41      	ldr	r3, [pc, #260]	; (80061c8 <_svfiprintf_r+0x1ec>)
 80060c4:	6822      	ldr	r2, [r4, #0]
 80060c6:	1ac0      	subs	r0, r0, r3
 80060c8:	2301      	movs	r3, #1
 80060ca:	4083      	lsls	r3, r0
 80060cc:	4313      	orrs	r3, r2
 80060ce:	002e      	movs	r6, r5
 80060d0:	6023      	str	r3, [r4, #0]
 80060d2:	e7ce      	b.n	8006072 <_svfiprintf_r+0x96>
 80060d4:	9b07      	ldr	r3, [sp, #28]
 80060d6:	1d19      	adds	r1, r3, #4
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	9107      	str	r1, [sp, #28]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	db01      	blt.n	80060e4 <_svfiprintf_r+0x108>
 80060e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060e2:	e004      	b.n	80060ee <_svfiprintf_r+0x112>
 80060e4:	425b      	negs	r3, r3
 80060e6:	60e3      	str	r3, [r4, #12]
 80060e8:	2302      	movs	r3, #2
 80060ea:	4313      	orrs	r3, r2
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	782b      	ldrb	r3, [r5, #0]
 80060f0:	2b2e      	cmp	r3, #46	; 0x2e
 80060f2:	d10a      	bne.n	800610a <_svfiprintf_r+0x12e>
 80060f4:	786b      	ldrb	r3, [r5, #1]
 80060f6:	2b2a      	cmp	r3, #42	; 0x2a
 80060f8:	d135      	bne.n	8006166 <_svfiprintf_r+0x18a>
 80060fa:	9b07      	ldr	r3, [sp, #28]
 80060fc:	3502      	adds	r5, #2
 80060fe:	1d1a      	adds	r2, r3, #4
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	9207      	str	r2, [sp, #28]
 8006104:	2b00      	cmp	r3, #0
 8006106:	db2b      	blt.n	8006160 <_svfiprintf_r+0x184>
 8006108:	9309      	str	r3, [sp, #36]	; 0x24
 800610a:	4e30      	ldr	r6, [pc, #192]	; (80061cc <_svfiprintf_r+0x1f0>)
 800610c:	2203      	movs	r2, #3
 800610e:	0030      	movs	r0, r6
 8006110:	7829      	ldrb	r1, [r5, #0]
 8006112:	f000 f9e5 	bl	80064e0 <memchr>
 8006116:	2800      	cmp	r0, #0
 8006118:	d006      	beq.n	8006128 <_svfiprintf_r+0x14c>
 800611a:	2340      	movs	r3, #64	; 0x40
 800611c:	1b80      	subs	r0, r0, r6
 800611e:	4083      	lsls	r3, r0
 8006120:	6822      	ldr	r2, [r4, #0]
 8006122:	3501      	adds	r5, #1
 8006124:	4313      	orrs	r3, r2
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	7829      	ldrb	r1, [r5, #0]
 800612a:	2206      	movs	r2, #6
 800612c:	4828      	ldr	r0, [pc, #160]	; (80061d0 <_svfiprintf_r+0x1f4>)
 800612e:	1c6e      	adds	r6, r5, #1
 8006130:	7621      	strb	r1, [r4, #24]
 8006132:	f000 f9d5 	bl	80064e0 <memchr>
 8006136:	2800      	cmp	r0, #0
 8006138:	d03c      	beq.n	80061b4 <_svfiprintf_r+0x1d8>
 800613a:	4b26      	ldr	r3, [pc, #152]	; (80061d4 <_svfiprintf_r+0x1f8>)
 800613c:	2b00      	cmp	r3, #0
 800613e:	d125      	bne.n	800618c <_svfiprintf_r+0x1b0>
 8006140:	2207      	movs	r2, #7
 8006142:	9b07      	ldr	r3, [sp, #28]
 8006144:	3307      	adds	r3, #7
 8006146:	4393      	bics	r3, r2
 8006148:	3308      	adds	r3, #8
 800614a:	9307      	str	r3, [sp, #28]
 800614c:	6963      	ldr	r3, [r4, #20]
 800614e:	9a04      	ldr	r2, [sp, #16]
 8006150:	189b      	adds	r3, r3, r2
 8006152:	6163      	str	r3, [r4, #20]
 8006154:	e765      	b.n	8006022 <_svfiprintf_r+0x46>
 8006156:	4343      	muls	r3, r0
 8006158:	0035      	movs	r5, r6
 800615a:	2101      	movs	r1, #1
 800615c:	189b      	adds	r3, r3, r2
 800615e:	e7a6      	b.n	80060ae <_svfiprintf_r+0xd2>
 8006160:	2301      	movs	r3, #1
 8006162:	425b      	negs	r3, r3
 8006164:	e7d0      	b.n	8006108 <_svfiprintf_r+0x12c>
 8006166:	2300      	movs	r3, #0
 8006168:	200a      	movs	r0, #10
 800616a:	001a      	movs	r2, r3
 800616c:	3501      	adds	r5, #1
 800616e:	6063      	str	r3, [r4, #4]
 8006170:	7829      	ldrb	r1, [r5, #0]
 8006172:	1c6e      	adds	r6, r5, #1
 8006174:	3930      	subs	r1, #48	; 0x30
 8006176:	2909      	cmp	r1, #9
 8006178:	d903      	bls.n	8006182 <_svfiprintf_r+0x1a6>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0c5      	beq.n	800610a <_svfiprintf_r+0x12e>
 800617e:	9209      	str	r2, [sp, #36]	; 0x24
 8006180:	e7c3      	b.n	800610a <_svfiprintf_r+0x12e>
 8006182:	4342      	muls	r2, r0
 8006184:	0035      	movs	r5, r6
 8006186:	2301      	movs	r3, #1
 8006188:	1852      	adds	r2, r2, r1
 800618a:	e7f1      	b.n	8006170 <_svfiprintf_r+0x194>
 800618c:	ab07      	add	r3, sp, #28
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	003a      	movs	r2, r7
 8006192:	0021      	movs	r1, r4
 8006194:	4b10      	ldr	r3, [pc, #64]	; (80061d8 <_svfiprintf_r+0x1fc>)
 8006196:	9803      	ldr	r0, [sp, #12]
 8006198:	e000      	b.n	800619c <_svfiprintf_r+0x1c0>
 800619a:	bf00      	nop
 800619c:	9004      	str	r0, [sp, #16]
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	3301      	adds	r3, #1
 80061a2:	d1d3      	bne.n	800614c <_svfiprintf_r+0x170>
 80061a4:	89bb      	ldrh	r3, [r7, #12]
 80061a6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80061a8:	065b      	lsls	r3, r3, #25
 80061aa:	d400      	bmi.n	80061ae <_svfiprintf_r+0x1d2>
 80061ac:	e72d      	b.n	800600a <_svfiprintf_r+0x2e>
 80061ae:	2001      	movs	r0, #1
 80061b0:	4240      	negs	r0, r0
 80061b2:	e72a      	b.n	800600a <_svfiprintf_r+0x2e>
 80061b4:	ab07      	add	r3, sp, #28
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	003a      	movs	r2, r7
 80061ba:	0021      	movs	r1, r4
 80061bc:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <_svfiprintf_r+0x1fc>)
 80061be:	9803      	ldr	r0, [sp, #12]
 80061c0:	f000 f87c 	bl	80062bc <_printf_i>
 80061c4:	e7ea      	b.n	800619c <_svfiprintf_r+0x1c0>
 80061c6:	46c0      	nop			; (mov r8, r8)
 80061c8:	080068c4 	.word	0x080068c4
 80061cc:	080068ca 	.word	0x080068ca
 80061d0:	080068ce 	.word	0x080068ce
 80061d4:	00000000 	.word	0x00000000
 80061d8:	08005f19 	.word	0x08005f19

080061dc <_printf_common>:
 80061dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061de:	0015      	movs	r5, r2
 80061e0:	9301      	str	r3, [sp, #4]
 80061e2:	688a      	ldr	r2, [r1, #8]
 80061e4:	690b      	ldr	r3, [r1, #16]
 80061e6:	000c      	movs	r4, r1
 80061e8:	9000      	str	r0, [sp, #0]
 80061ea:	4293      	cmp	r3, r2
 80061ec:	da00      	bge.n	80061f0 <_printf_common+0x14>
 80061ee:	0013      	movs	r3, r2
 80061f0:	0022      	movs	r2, r4
 80061f2:	602b      	str	r3, [r5, #0]
 80061f4:	3243      	adds	r2, #67	; 0x43
 80061f6:	7812      	ldrb	r2, [r2, #0]
 80061f8:	2a00      	cmp	r2, #0
 80061fa:	d001      	beq.n	8006200 <_printf_common+0x24>
 80061fc:	3301      	adds	r3, #1
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	069b      	lsls	r3, r3, #26
 8006204:	d502      	bpl.n	800620c <_printf_common+0x30>
 8006206:	682b      	ldr	r3, [r5, #0]
 8006208:	3302      	adds	r3, #2
 800620a:	602b      	str	r3, [r5, #0]
 800620c:	6822      	ldr	r2, [r4, #0]
 800620e:	2306      	movs	r3, #6
 8006210:	0017      	movs	r7, r2
 8006212:	401f      	ands	r7, r3
 8006214:	421a      	tst	r2, r3
 8006216:	d027      	beq.n	8006268 <_printf_common+0x8c>
 8006218:	0023      	movs	r3, r4
 800621a:	3343      	adds	r3, #67	; 0x43
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	1e5a      	subs	r2, r3, #1
 8006220:	4193      	sbcs	r3, r2
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	0692      	lsls	r2, r2, #26
 8006226:	d430      	bmi.n	800628a <_printf_common+0xae>
 8006228:	0022      	movs	r2, r4
 800622a:	9901      	ldr	r1, [sp, #4]
 800622c:	9800      	ldr	r0, [sp, #0]
 800622e:	9e08      	ldr	r6, [sp, #32]
 8006230:	3243      	adds	r2, #67	; 0x43
 8006232:	47b0      	blx	r6
 8006234:	1c43      	adds	r3, r0, #1
 8006236:	d025      	beq.n	8006284 <_printf_common+0xa8>
 8006238:	2306      	movs	r3, #6
 800623a:	6820      	ldr	r0, [r4, #0]
 800623c:	682a      	ldr	r2, [r5, #0]
 800623e:	68e1      	ldr	r1, [r4, #12]
 8006240:	2500      	movs	r5, #0
 8006242:	4003      	ands	r3, r0
 8006244:	2b04      	cmp	r3, #4
 8006246:	d103      	bne.n	8006250 <_printf_common+0x74>
 8006248:	1a8d      	subs	r5, r1, r2
 800624a:	43eb      	mvns	r3, r5
 800624c:	17db      	asrs	r3, r3, #31
 800624e:	401d      	ands	r5, r3
 8006250:	68a3      	ldr	r3, [r4, #8]
 8006252:	6922      	ldr	r2, [r4, #16]
 8006254:	4293      	cmp	r3, r2
 8006256:	dd01      	ble.n	800625c <_printf_common+0x80>
 8006258:	1a9b      	subs	r3, r3, r2
 800625a:	18ed      	adds	r5, r5, r3
 800625c:	2700      	movs	r7, #0
 800625e:	42bd      	cmp	r5, r7
 8006260:	d120      	bne.n	80062a4 <_printf_common+0xc8>
 8006262:	2000      	movs	r0, #0
 8006264:	e010      	b.n	8006288 <_printf_common+0xac>
 8006266:	3701      	adds	r7, #1
 8006268:	68e3      	ldr	r3, [r4, #12]
 800626a:	682a      	ldr	r2, [r5, #0]
 800626c:	1a9b      	subs	r3, r3, r2
 800626e:	42bb      	cmp	r3, r7
 8006270:	ddd2      	ble.n	8006218 <_printf_common+0x3c>
 8006272:	0022      	movs	r2, r4
 8006274:	2301      	movs	r3, #1
 8006276:	9901      	ldr	r1, [sp, #4]
 8006278:	9800      	ldr	r0, [sp, #0]
 800627a:	9e08      	ldr	r6, [sp, #32]
 800627c:	3219      	adds	r2, #25
 800627e:	47b0      	blx	r6
 8006280:	1c43      	adds	r3, r0, #1
 8006282:	d1f0      	bne.n	8006266 <_printf_common+0x8a>
 8006284:	2001      	movs	r0, #1
 8006286:	4240      	negs	r0, r0
 8006288:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800628a:	2030      	movs	r0, #48	; 0x30
 800628c:	18e1      	adds	r1, r4, r3
 800628e:	3143      	adds	r1, #67	; 0x43
 8006290:	7008      	strb	r0, [r1, #0]
 8006292:	0021      	movs	r1, r4
 8006294:	1c5a      	adds	r2, r3, #1
 8006296:	3145      	adds	r1, #69	; 0x45
 8006298:	7809      	ldrb	r1, [r1, #0]
 800629a:	18a2      	adds	r2, r4, r2
 800629c:	3243      	adds	r2, #67	; 0x43
 800629e:	3302      	adds	r3, #2
 80062a0:	7011      	strb	r1, [r2, #0]
 80062a2:	e7c1      	b.n	8006228 <_printf_common+0x4c>
 80062a4:	0022      	movs	r2, r4
 80062a6:	2301      	movs	r3, #1
 80062a8:	9901      	ldr	r1, [sp, #4]
 80062aa:	9800      	ldr	r0, [sp, #0]
 80062ac:	9e08      	ldr	r6, [sp, #32]
 80062ae:	321a      	adds	r2, #26
 80062b0:	47b0      	blx	r6
 80062b2:	1c43      	adds	r3, r0, #1
 80062b4:	d0e6      	beq.n	8006284 <_printf_common+0xa8>
 80062b6:	3701      	adds	r7, #1
 80062b8:	e7d1      	b.n	800625e <_printf_common+0x82>
	...

080062bc <_printf_i>:
 80062bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062be:	b08b      	sub	sp, #44	; 0x2c
 80062c0:	9206      	str	r2, [sp, #24]
 80062c2:	000a      	movs	r2, r1
 80062c4:	3243      	adds	r2, #67	; 0x43
 80062c6:	9307      	str	r3, [sp, #28]
 80062c8:	9005      	str	r0, [sp, #20]
 80062ca:	9204      	str	r2, [sp, #16]
 80062cc:	7e0a      	ldrb	r2, [r1, #24]
 80062ce:	000c      	movs	r4, r1
 80062d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062d2:	2a78      	cmp	r2, #120	; 0x78
 80062d4:	d806      	bhi.n	80062e4 <_printf_i+0x28>
 80062d6:	2a62      	cmp	r2, #98	; 0x62
 80062d8:	d808      	bhi.n	80062ec <_printf_i+0x30>
 80062da:	2a00      	cmp	r2, #0
 80062dc:	d100      	bne.n	80062e0 <_printf_i+0x24>
 80062de:	e0c0      	b.n	8006462 <_printf_i+0x1a6>
 80062e0:	2a58      	cmp	r2, #88	; 0x58
 80062e2:	d052      	beq.n	800638a <_printf_i+0xce>
 80062e4:	0026      	movs	r6, r4
 80062e6:	3642      	adds	r6, #66	; 0x42
 80062e8:	7032      	strb	r2, [r6, #0]
 80062ea:	e022      	b.n	8006332 <_printf_i+0x76>
 80062ec:	0010      	movs	r0, r2
 80062ee:	3863      	subs	r0, #99	; 0x63
 80062f0:	2815      	cmp	r0, #21
 80062f2:	d8f7      	bhi.n	80062e4 <_printf_i+0x28>
 80062f4:	f7f9 ff10 	bl	8000118 <__gnu_thumb1_case_shi>
 80062f8:	001f0016 	.word	0x001f0016
 80062fc:	fff6fff6 	.word	0xfff6fff6
 8006300:	fff6fff6 	.word	0xfff6fff6
 8006304:	fff6001f 	.word	0xfff6001f
 8006308:	fff6fff6 	.word	0xfff6fff6
 800630c:	00a8fff6 	.word	0x00a8fff6
 8006310:	009a0036 	.word	0x009a0036
 8006314:	fff6fff6 	.word	0xfff6fff6
 8006318:	fff600b9 	.word	0xfff600b9
 800631c:	fff60036 	.word	0xfff60036
 8006320:	009efff6 	.word	0x009efff6
 8006324:	0026      	movs	r6, r4
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	3642      	adds	r6, #66	; 0x42
 800632a:	1d11      	adds	r1, r2, #4
 800632c:	6019      	str	r1, [r3, #0]
 800632e:	6813      	ldr	r3, [r2, #0]
 8006330:	7033      	strb	r3, [r6, #0]
 8006332:	2301      	movs	r3, #1
 8006334:	e0a7      	b.n	8006486 <_printf_i+0x1ca>
 8006336:	6808      	ldr	r0, [r1, #0]
 8006338:	6819      	ldr	r1, [r3, #0]
 800633a:	1d0a      	adds	r2, r1, #4
 800633c:	0605      	lsls	r5, r0, #24
 800633e:	d50b      	bpl.n	8006358 <_printf_i+0x9c>
 8006340:	680d      	ldr	r5, [r1, #0]
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	2d00      	cmp	r5, #0
 8006346:	da03      	bge.n	8006350 <_printf_i+0x94>
 8006348:	232d      	movs	r3, #45	; 0x2d
 800634a:	9a04      	ldr	r2, [sp, #16]
 800634c:	426d      	negs	r5, r5
 800634e:	7013      	strb	r3, [r2, #0]
 8006350:	4b61      	ldr	r3, [pc, #388]	; (80064d8 <_printf_i+0x21c>)
 8006352:	270a      	movs	r7, #10
 8006354:	9303      	str	r3, [sp, #12]
 8006356:	e032      	b.n	80063be <_printf_i+0x102>
 8006358:	680d      	ldr	r5, [r1, #0]
 800635a:	601a      	str	r2, [r3, #0]
 800635c:	0641      	lsls	r1, r0, #25
 800635e:	d5f1      	bpl.n	8006344 <_printf_i+0x88>
 8006360:	b22d      	sxth	r5, r5
 8006362:	e7ef      	b.n	8006344 <_printf_i+0x88>
 8006364:	680d      	ldr	r5, [r1, #0]
 8006366:	6819      	ldr	r1, [r3, #0]
 8006368:	1d08      	adds	r0, r1, #4
 800636a:	6018      	str	r0, [r3, #0]
 800636c:	062e      	lsls	r6, r5, #24
 800636e:	d501      	bpl.n	8006374 <_printf_i+0xb8>
 8006370:	680d      	ldr	r5, [r1, #0]
 8006372:	e003      	b.n	800637c <_printf_i+0xc0>
 8006374:	066d      	lsls	r5, r5, #25
 8006376:	d5fb      	bpl.n	8006370 <_printf_i+0xb4>
 8006378:	680d      	ldr	r5, [r1, #0]
 800637a:	b2ad      	uxth	r5, r5
 800637c:	4b56      	ldr	r3, [pc, #344]	; (80064d8 <_printf_i+0x21c>)
 800637e:	270a      	movs	r7, #10
 8006380:	9303      	str	r3, [sp, #12]
 8006382:	2a6f      	cmp	r2, #111	; 0x6f
 8006384:	d117      	bne.n	80063b6 <_printf_i+0xfa>
 8006386:	2708      	movs	r7, #8
 8006388:	e015      	b.n	80063b6 <_printf_i+0xfa>
 800638a:	3145      	adds	r1, #69	; 0x45
 800638c:	700a      	strb	r2, [r1, #0]
 800638e:	4a52      	ldr	r2, [pc, #328]	; (80064d8 <_printf_i+0x21c>)
 8006390:	9203      	str	r2, [sp, #12]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	6821      	ldr	r1, [r4, #0]
 8006396:	ca20      	ldmia	r2!, {r5}
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	0608      	lsls	r0, r1, #24
 800639c:	d550      	bpl.n	8006440 <_printf_i+0x184>
 800639e:	07cb      	lsls	r3, r1, #31
 80063a0:	d502      	bpl.n	80063a8 <_printf_i+0xec>
 80063a2:	2320      	movs	r3, #32
 80063a4:	4319      	orrs	r1, r3
 80063a6:	6021      	str	r1, [r4, #0]
 80063a8:	2710      	movs	r7, #16
 80063aa:	2d00      	cmp	r5, #0
 80063ac:	d103      	bne.n	80063b6 <_printf_i+0xfa>
 80063ae:	2320      	movs	r3, #32
 80063b0:	6822      	ldr	r2, [r4, #0]
 80063b2:	439a      	bics	r2, r3
 80063b4:	6022      	str	r2, [r4, #0]
 80063b6:	0023      	movs	r3, r4
 80063b8:	2200      	movs	r2, #0
 80063ba:	3343      	adds	r3, #67	; 0x43
 80063bc:	701a      	strb	r2, [r3, #0]
 80063be:	6863      	ldr	r3, [r4, #4]
 80063c0:	60a3      	str	r3, [r4, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	db03      	blt.n	80063ce <_printf_i+0x112>
 80063c6:	2204      	movs	r2, #4
 80063c8:	6821      	ldr	r1, [r4, #0]
 80063ca:	4391      	bics	r1, r2
 80063cc:	6021      	str	r1, [r4, #0]
 80063ce:	2d00      	cmp	r5, #0
 80063d0:	d102      	bne.n	80063d8 <_printf_i+0x11c>
 80063d2:	9e04      	ldr	r6, [sp, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00c      	beq.n	80063f2 <_printf_i+0x136>
 80063d8:	9e04      	ldr	r6, [sp, #16]
 80063da:	0028      	movs	r0, r5
 80063dc:	0039      	movs	r1, r7
 80063de:	f7f9 ff2b 	bl	8000238 <__aeabi_uidivmod>
 80063e2:	9b03      	ldr	r3, [sp, #12]
 80063e4:	3e01      	subs	r6, #1
 80063e6:	5c5b      	ldrb	r3, [r3, r1]
 80063e8:	7033      	strb	r3, [r6, #0]
 80063ea:	002b      	movs	r3, r5
 80063ec:	0005      	movs	r5, r0
 80063ee:	429f      	cmp	r7, r3
 80063f0:	d9f3      	bls.n	80063da <_printf_i+0x11e>
 80063f2:	2f08      	cmp	r7, #8
 80063f4:	d109      	bne.n	800640a <_printf_i+0x14e>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	07db      	lsls	r3, r3, #31
 80063fa:	d506      	bpl.n	800640a <_printf_i+0x14e>
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	6922      	ldr	r2, [r4, #16]
 8006400:	4293      	cmp	r3, r2
 8006402:	dc02      	bgt.n	800640a <_printf_i+0x14e>
 8006404:	2330      	movs	r3, #48	; 0x30
 8006406:	3e01      	subs	r6, #1
 8006408:	7033      	strb	r3, [r6, #0]
 800640a:	9b04      	ldr	r3, [sp, #16]
 800640c:	1b9b      	subs	r3, r3, r6
 800640e:	6123      	str	r3, [r4, #16]
 8006410:	9b07      	ldr	r3, [sp, #28]
 8006412:	0021      	movs	r1, r4
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	9805      	ldr	r0, [sp, #20]
 8006418:	9b06      	ldr	r3, [sp, #24]
 800641a:	aa09      	add	r2, sp, #36	; 0x24
 800641c:	f7ff fede 	bl	80061dc <_printf_common>
 8006420:	1c43      	adds	r3, r0, #1
 8006422:	d135      	bne.n	8006490 <_printf_i+0x1d4>
 8006424:	2001      	movs	r0, #1
 8006426:	4240      	negs	r0, r0
 8006428:	b00b      	add	sp, #44	; 0x2c
 800642a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800642c:	2220      	movs	r2, #32
 800642e:	6809      	ldr	r1, [r1, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	6022      	str	r2, [r4, #0]
 8006434:	0022      	movs	r2, r4
 8006436:	2178      	movs	r1, #120	; 0x78
 8006438:	3245      	adds	r2, #69	; 0x45
 800643a:	7011      	strb	r1, [r2, #0]
 800643c:	4a27      	ldr	r2, [pc, #156]	; (80064dc <_printf_i+0x220>)
 800643e:	e7a7      	b.n	8006390 <_printf_i+0xd4>
 8006440:	0648      	lsls	r0, r1, #25
 8006442:	d5ac      	bpl.n	800639e <_printf_i+0xe2>
 8006444:	b2ad      	uxth	r5, r5
 8006446:	e7aa      	b.n	800639e <_printf_i+0xe2>
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	680d      	ldr	r5, [r1, #0]
 800644c:	1d10      	adds	r0, r2, #4
 800644e:	6949      	ldr	r1, [r1, #20]
 8006450:	6018      	str	r0, [r3, #0]
 8006452:	6813      	ldr	r3, [r2, #0]
 8006454:	062e      	lsls	r6, r5, #24
 8006456:	d501      	bpl.n	800645c <_printf_i+0x1a0>
 8006458:	6019      	str	r1, [r3, #0]
 800645a:	e002      	b.n	8006462 <_printf_i+0x1a6>
 800645c:	066d      	lsls	r5, r5, #25
 800645e:	d5fb      	bpl.n	8006458 <_printf_i+0x19c>
 8006460:	8019      	strh	r1, [r3, #0]
 8006462:	2300      	movs	r3, #0
 8006464:	9e04      	ldr	r6, [sp, #16]
 8006466:	6123      	str	r3, [r4, #16]
 8006468:	e7d2      	b.n	8006410 <_printf_i+0x154>
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	1d11      	adds	r1, r2, #4
 800646e:	6019      	str	r1, [r3, #0]
 8006470:	6816      	ldr	r6, [r2, #0]
 8006472:	2100      	movs	r1, #0
 8006474:	0030      	movs	r0, r6
 8006476:	6862      	ldr	r2, [r4, #4]
 8006478:	f000 f832 	bl	80064e0 <memchr>
 800647c:	2800      	cmp	r0, #0
 800647e:	d001      	beq.n	8006484 <_printf_i+0x1c8>
 8006480:	1b80      	subs	r0, r0, r6
 8006482:	6060      	str	r0, [r4, #4]
 8006484:	6863      	ldr	r3, [r4, #4]
 8006486:	6123      	str	r3, [r4, #16]
 8006488:	2300      	movs	r3, #0
 800648a:	9a04      	ldr	r2, [sp, #16]
 800648c:	7013      	strb	r3, [r2, #0]
 800648e:	e7bf      	b.n	8006410 <_printf_i+0x154>
 8006490:	6923      	ldr	r3, [r4, #16]
 8006492:	0032      	movs	r2, r6
 8006494:	9906      	ldr	r1, [sp, #24]
 8006496:	9805      	ldr	r0, [sp, #20]
 8006498:	9d07      	ldr	r5, [sp, #28]
 800649a:	47a8      	blx	r5
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d0c1      	beq.n	8006424 <_printf_i+0x168>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	079b      	lsls	r3, r3, #30
 80064a4:	d415      	bmi.n	80064d2 <_printf_i+0x216>
 80064a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a8:	68e0      	ldr	r0, [r4, #12]
 80064aa:	4298      	cmp	r0, r3
 80064ac:	dabc      	bge.n	8006428 <_printf_i+0x16c>
 80064ae:	0018      	movs	r0, r3
 80064b0:	e7ba      	b.n	8006428 <_printf_i+0x16c>
 80064b2:	0022      	movs	r2, r4
 80064b4:	2301      	movs	r3, #1
 80064b6:	9906      	ldr	r1, [sp, #24]
 80064b8:	9805      	ldr	r0, [sp, #20]
 80064ba:	9e07      	ldr	r6, [sp, #28]
 80064bc:	3219      	adds	r2, #25
 80064be:	47b0      	blx	r6
 80064c0:	1c43      	adds	r3, r0, #1
 80064c2:	d0af      	beq.n	8006424 <_printf_i+0x168>
 80064c4:	3501      	adds	r5, #1
 80064c6:	68e3      	ldr	r3, [r4, #12]
 80064c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064ca:	1a9b      	subs	r3, r3, r2
 80064cc:	42ab      	cmp	r3, r5
 80064ce:	dcf0      	bgt.n	80064b2 <_printf_i+0x1f6>
 80064d0:	e7e9      	b.n	80064a6 <_printf_i+0x1ea>
 80064d2:	2500      	movs	r5, #0
 80064d4:	e7f7      	b.n	80064c6 <_printf_i+0x20a>
 80064d6:	46c0      	nop			; (mov r8, r8)
 80064d8:	080068d5 	.word	0x080068d5
 80064dc:	080068e6 	.word	0x080068e6

080064e0 <memchr>:
 80064e0:	b2c9      	uxtb	r1, r1
 80064e2:	1882      	adds	r2, r0, r2
 80064e4:	4290      	cmp	r0, r2
 80064e6:	d101      	bne.n	80064ec <memchr+0xc>
 80064e8:	2000      	movs	r0, #0
 80064ea:	4770      	bx	lr
 80064ec:	7803      	ldrb	r3, [r0, #0]
 80064ee:	428b      	cmp	r3, r1
 80064f0:	d0fb      	beq.n	80064ea <memchr+0xa>
 80064f2:	3001      	adds	r0, #1
 80064f4:	e7f6      	b.n	80064e4 <memchr+0x4>

080064f6 <memmove>:
 80064f6:	b510      	push	{r4, lr}
 80064f8:	4288      	cmp	r0, r1
 80064fa:	d902      	bls.n	8006502 <memmove+0xc>
 80064fc:	188b      	adds	r3, r1, r2
 80064fe:	4298      	cmp	r0, r3
 8006500:	d303      	bcc.n	800650a <memmove+0x14>
 8006502:	2300      	movs	r3, #0
 8006504:	e007      	b.n	8006516 <memmove+0x20>
 8006506:	5c8b      	ldrb	r3, [r1, r2]
 8006508:	5483      	strb	r3, [r0, r2]
 800650a:	3a01      	subs	r2, #1
 800650c:	d2fb      	bcs.n	8006506 <memmove+0x10>
 800650e:	bd10      	pop	{r4, pc}
 8006510:	5ccc      	ldrb	r4, [r1, r3]
 8006512:	54c4      	strb	r4, [r0, r3]
 8006514:	3301      	adds	r3, #1
 8006516:	429a      	cmp	r2, r3
 8006518:	d1fa      	bne.n	8006510 <memmove+0x1a>
 800651a:	e7f8      	b.n	800650e <memmove+0x18>

0800651c <_free_r>:
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	0005      	movs	r5, r0
 8006520:	2900      	cmp	r1, #0
 8006522:	d010      	beq.n	8006546 <_free_r+0x2a>
 8006524:	1f0c      	subs	r4, r1, #4
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	2b00      	cmp	r3, #0
 800652a:	da00      	bge.n	800652e <_free_r+0x12>
 800652c:	18e4      	adds	r4, r4, r3
 800652e:	0028      	movs	r0, r5
 8006530:	f000 f8d4 	bl	80066dc <__malloc_lock>
 8006534:	4a1d      	ldr	r2, [pc, #116]	; (80065ac <_free_r+0x90>)
 8006536:	6813      	ldr	r3, [r2, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d105      	bne.n	8006548 <_free_r+0x2c>
 800653c:	6063      	str	r3, [r4, #4]
 800653e:	6014      	str	r4, [r2, #0]
 8006540:	0028      	movs	r0, r5
 8006542:	f000 f8d3 	bl	80066ec <__malloc_unlock>
 8006546:	bd70      	pop	{r4, r5, r6, pc}
 8006548:	42a3      	cmp	r3, r4
 800654a:	d908      	bls.n	800655e <_free_r+0x42>
 800654c:	6821      	ldr	r1, [r4, #0]
 800654e:	1860      	adds	r0, r4, r1
 8006550:	4283      	cmp	r3, r0
 8006552:	d1f3      	bne.n	800653c <_free_r+0x20>
 8006554:	6818      	ldr	r0, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	1841      	adds	r1, r0, r1
 800655a:	6021      	str	r1, [r4, #0]
 800655c:	e7ee      	b.n	800653c <_free_r+0x20>
 800655e:	001a      	movs	r2, r3
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <_free_r+0x4e>
 8006566:	42a3      	cmp	r3, r4
 8006568:	d9f9      	bls.n	800655e <_free_r+0x42>
 800656a:	6811      	ldr	r1, [r2, #0]
 800656c:	1850      	adds	r0, r2, r1
 800656e:	42a0      	cmp	r0, r4
 8006570:	d10b      	bne.n	800658a <_free_r+0x6e>
 8006572:	6820      	ldr	r0, [r4, #0]
 8006574:	1809      	adds	r1, r1, r0
 8006576:	1850      	adds	r0, r2, r1
 8006578:	6011      	str	r1, [r2, #0]
 800657a:	4283      	cmp	r3, r0
 800657c:	d1e0      	bne.n	8006540 <_free_r+0x24>
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	1841      	adds	r1, r0, r1
 8006584:	6011      	str	r1, [r2, #0]
 8006586:	6053      	str	r3, [r2, #4]
 8006588:	e7da      	b.n	8006540 <_free_r+0x24>
 800658a:	42a0      	cmp	r0, r4
 800658c:	d902      	bls.n	8006594 <_free_r+0x78>
 800658e:	230c      	movs	r3, #12
 8006590:	602b      	str	r3, [r5, #0]
 8006592:	e7d5      	b.n	8006540 <_free_r+0x24>
 8006594:	6821      	ldr	r1, [r4, #0]
 8006596:	1860      	adds	r0, r4, r1
 8006598:	4283      	cmp	r3, r0
 800659a:	d103      	bne.n	80065a4 <_free_r+0x88>
 800659c:	6818      	ldr	r0, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	1841      	adds	r1, r0, r1
 80065a2:	6021      	str	r1, [r4, #0]
 80065a4:	6063      	str	r3, [r4, #4]
 80065a6:	6054      	str	r4, [r2, #4]
 80065a8:	e7ca      	b.n	8006540 <_free_r+0x24>
 80065aa:	46c0      	nop			; (mov r8, r8)
 80065ac:	20000090 	.word	0x20000090

080065b0 <_malloc_r>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	2303      	movs	r3, #3
 80065b4:	1ccd      	adds	r5, r1, #3
 80065b6:	439d      	bics	r5, r3
 80065b8:	3508      	adds	r5, #8
 80065ba:	0006      	movs	r6, r0
 80065bc:	2d0c      	cmp	r5, #12
 80065be:	d21f      	bcs.n	8006600 <_malloc_r+0x50>
 80065c0:	250c      	movs	r5, #12
 80065c2:	42a9      	cmp	r1, r5
 80065c4:	d81e      	bhi.n	8006604 <_malloc_r+0x54>
 80065c6:	0030      	movs	r0, r6
 80065c8:	f000 f888 	bl	80066dc <__malloc_lock>
 80065cc:	4925      	ldr	r1, [pc, #148]	; (8006664 <_malloc_r+0xb4>)
 80065ce:	680a      	ldr	r2, [r1, #0]
 80065d0:	0014      	movs	r4, r2
 80065d2:	2c00      	cmp	r4, #0
 80065d4:	d11a      	bne.n	800660c <_malloc_r+0x5c>
 80065d6:	4f24      	ldr	r7, [pc, #144]	; (8006668 <_malloc_r+0xb8>)
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d104      	bne.n	80065e8 <_malloc_r+0x38>
 80065de:	0021      	movs	r1, r4
 80065e0:	0030      	movs	r0, r6
 80065e2:	f000 f869 	bl	80066b8 <_sbrk_r>
 80065e6:	6038      	str	r0, [r7, #0]
 80065e8:	0029      	movs	r1, r5
 80065ea:	0030      	movs	r0, r6
 80065ec:	f000 f864 	bl	80066b8 <_sbrk_r>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	d12b      	bne.n	800664c <_malloc_r+0x9c>
 80065f4:	230c      	movs	r3, #12
 80065f6:	0030      	movs	r0, r6
 80065f8:	6033      	str	r3, [r6, #0]
 80065fa:	f000 f877 	bl	80066ec <__malloc_unlock>
 80065fe:	e003      	b.n	8006608 <_malloc_r+0x58>
 8006600:	2d00      	cmp	r5, #0
 8006602:	dade      	bge.n	80065c2 <_malloc_r+0x12>
 8006604:	230c      	movs	r3, #12
 8006606:	6033      	str	r3, [r6, #0]
 8006608:	2000      	movs	r0, #0
 800660a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	1b5b      	subs	r3, r3, r5
 8006610:	d419      	bmi.n	8006646 <_malloc_r+0x96>
 8006612:	2b0b      	cmp	r3, #11
 8006614:	d903      	bls.n	800661e <_malloc_r+0x6e>
 8006616:	6023      	str	r3, [r4, #0]
 8006618:	18e4      	adds	r4, r4, r3
 800661a:	6025      	str	r5, [r4, #0]
 800661c:	e003      	b.n	8006626 <_malloc_r+0x76>
 800661e:	6863      	ldr	r3, [r4, #4]
 8006620:	42a2      	cmp	r2, r4
 8006622:	d10e      	bne.n	8006642 <_malloc_r+0x92>
 8006624:	600b      	str	r3, [r1, #0]
 8006626:	0030      	movs	r0, r6
 8006628:	f000 f860 	bl	80066ec <__malloc_unlock>
 800662c:	0020      	movs	r0, r4
 800662e:	2207      	movs	r2, #7
 8006630:	300b      	adds	r0, #11
 8006632:	1d23      	adds	r3, r4, #4
 8006634:	4390      	bics	r0, r2
 8006636:	1ac2      	subs	r2, r0, r3
 8006638:	4298      	cmp	r0, r3
 800663a:	d0e6      	beq.n	800660a <_malloc_r+0x5a>
 800663c:	1a1b      	subs	r3, r3, r0
 800663e:	50a3      	str	r3, [r4, r2]
 8006640:	e7e3      	b.n	800660a <_malloc_r+0x5a>
 8006642:	6053      	str	r3, [r2, #4]
 8006644:	e7ef      	b.n	8006626 <_malloc_r+0x76>
 8006646:	0022      	movs	r2, r4
 8006648:	6864      	ldr	r4, [r4, #4]
 800664a:	e7c2      	b.n	80065d2 <_malloc_r+0x22>
 800664c:	2303      	movs	r3, #3
 800664e:	1cc4      	adds	r4, r0, #3
 8006650:	439c      	bics	r4, r3
 8006652:	42a0      	cmp	r0, r4
 8006654:	d0e1      	beq.n	800661a <_malloc_r+0x6a>
 8006656:	1a21      	subs	r1, r4, r0
 8006658:	0030      	movs	r0, r6
 800665a:	f000 f82d 	bl	80066b8 <_sbrk_r>
 800665e:	1c43      	adds	r3, r0, #1
 8006660:	d1db      	bne.n	800661a <_malloc_r+0x6a>
 8006662:	e7c7      	b.n	80065f4 <_malloc_r+0x44>
 8006664:	20000090 	.word	0x20000090
 8006668:	20000094 	.word	0x20000094

0800666c <_realloc_r>:
 800666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800666e:	0007      	movs	r7, r0
 8006670:	000d      	movs	r5, r1
 8006672:	0016      	movs	r6, r2
 8006674:	2900      	cmp	r1, #0
 8006676:	d105      	bne.n	8006684 <_realloc_r+0x18>
 8006678:	0011      	movs	r1, r2
 800667a:	f7ff ff99 	bl	80065b0 <_malloc_r>
 800667e:	0004      	movs	r4, r0
 8006680:	0020      	movs	r0, r4
 8006682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006684:	2a00      	cmp	r2, #0
 8006686:	d103      	bne.n	8006690 <_realloc_r+0x24>
 8006688:	f7ff ff48 	bl	800651c <_free_r>
 800668c:	0034      	movs	r4, r6
 800668e:	e7f7      	b.n	8006680 <_realloc_r+0x14>
 8006690:	f000 f834 	bl	80066fc <_malloc_usable_size_r>
 8006694:	002c      	movs	r4, r5
 8006696:	42b0      	cmp	r0, r6
 8006698:	d2f2      	bcs.n	8006680 <_realloc_r+0x14>
 800669a:	0031      	movs	r1, r6
 800669c:	0038      	movs	r0, r7
 800669e:	f7ff ff87 	bl	80065b0 <_malloc_r>
 80066a2:	1e04      	subs	r4, r0, #0
 80066a4:	d0ec      	beq.n	8006680 <_realloc_r+0x14>
 80066a6:	0029      	movs	r1, r5
 80066a8:	0032      	movs	r2, r6
 80066aa:	f7ff fbdf 	bl	8005e6c <memcpy>
 80066ae:	0029      	movs	r1, r5
 80066b0:	0038      	movs	r0, r7
 80066b2:	f7ff ff33 	bl	800651c <_free_r>
 80066b6:	e7e3      	b.n	8006680 <_realloc_r+0x14>

080066b8 <_sbrk_r>:
 80066b8:	2300      	movs	r3, #0
 80066ba:	b570      	push	{r4, r5, r6, lr}
 80066bc:	4d06      	ldr	r5, [pc, #24]	; (80066d8 <_sbrk_r+0x20>)
 80066be:	0004      	movs	r4, r0
 80066c0:	0008      	movs	r0, r1
 80066c2:	602b      	str	r3, [r5, #0]
 80066c4:	f7fb fa8e 	bl	8001be4 <_sbrk>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d103      	bne.n	80066d4 <_sbrk_r+0x1c>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d000      	beq.n	80066d4 <_sbrk_r+0x1c>
 80066d2:	6023      	str	r3, [r4, #0]
 80066d4:	bd70      	pop	{r4, r5, r6, pc}
 80066d6:	46c0      	nop			; (mov r8, r8)
 80066d8:	200003d4 	.word	0x200003d4

080066dc <__malloc_lock>:
 80066dc:	b510      	push	{r4, lr}
 80066de:	4802      	ldr	r0, [pc, #8]	; (80066e8 <__malloc_lock+0xc>)
 80066e0:	f000 f814 	bl	800670c <__retarget_lock_acquire_recursive>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	200003dc 	.word	0x200003dc

080066ec <__malloc_unlock>:
 80066ec:	b510      	push	{r4, lr}
 80066ee:	4802      	ldr	r0, [pc, #8]	; (80066f8 <__malloc_unlock+0xc>)
 80066f0:	f000 f80d 	bl	800670e <__retarget_lock_release_recursive>
 80066f4:	bd10      	pop	{r4, pc}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	200003dc 	.word	0x200003dc

080066fc <_malloc_usable_size_r>:
 80066fc:	1f0b      	subs	r3, r1, #4
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	1f18      	subs	r0, r3, #4
 8006702:	2b00      	cmp	r3, #0
 8006704:	da01      	bge.n	800670a <_malloc_usable_size_r+0xe>
 8006706:	580b      	ldr	r3, [r1, r0]
 8006708:	18c0      	adds	r0, r0, r3
 800670a:	4770      	bx	lr

0800670c <__retarget_lock_acquire_recursive>:
 800670c:	4770      	bx	lr

0800670e <__retarget_lock_release_recursive>:
 800670e:	4770      	bx	lr

08006710 <_init>:
 8006710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006712:	46c0      	nop			; (mov r8, r8)
 8006714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006716:	bc08      	pop	{r3}
 8006718:	469e      	mov	lr, r3
 800671a:	4770      	bx	lr

0800671c <_fini>:
 800671c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671e:	46c0      	nop			; (mov r8, r8)
 8006720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006722:	bc08      	pop	{r3}
 8006724:	469e      	mov	lr, r3
 8006726:	4770      	bx	lr
