(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param30 = ((8'ha1) << (-{{(8'h9e)}})))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h44):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire0;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire3;
  wire signed [(2'h3):(1'h0)] wire29;
  wire signed [(2'h3):(1'h0)] wire28;
  wire [(4'h9):(1'h0)] wire27;
  wire [(4'h9):(1'h0)] wire4;
  wire [(4'h9):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire8;
  wire [(3'h6):(1'h0)] wire10;
  wire signed [(2'h2):(1'h0)] wire11;
  wire signed [(3'h5):(1'h0)] wire25;
  reg signed [(4'h9):(1'h0)] reg9 = (1'h0);
  assign y = {wire29,
                 wire28,
                 wire27,
                 wire4,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire10,
                 wire11,
                 wire25,
                 reg9,
                 (1'h0)};
  assign wire4 = ($signed($signed((wire1 ~^ wire2))) ?
                     {$signed($signed((8'h9d)))} : wire1[(2'h2):(1'h0)]);
  assign wire5 = wire2;
  assign wire6 = (8'ha6);
  assign wire7 = $unsigned((^$signed((+wire4))));
  assign wire8 = {(^$unsigned({wire7}))};
  always
    @(posedge clk) begin
      reg9 <= wire0;
    end
  assign wire10 = {wire0};
  assign wire11 = wire4;
  module12 #() modinst26 (.wire16(reg9), .wire13(wire3), .wire15(wire10), .wire14(wire5), .y(wire25), .clk(clk));
  assign wire27 = wire11[(1'h0):(1'h0)];
  assign wire28 = wire8;
  assign wire29 = $unsigned((8'ha3));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module12  (y, clk, wire16, wire15, wire14, wire13);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire16;
  input wire [(3'h6):(1'h0)] wire15;
  input wire [(4'h9):(1'h0)] wire14;
  input wire [(3'h5):(1'h0)] wire13;
  wire signed [(2'h2):(1'h0)] wire24;
  wire [(4'h9):(1'h0)] wire23;
  wire [(4'hb):(1'h0)] wire22;
  wire signed [(4'ha):(1'h0)] wire21;
  wire signed [(2'h3):(1'h0)] wire20;
  wire [(3'h6):(1'h0)] wire19;
  wire [(3'h6):(1'h0)] wire18;
  wire signed [(4'ha):(1'h0)] wire17;
  assign y = {wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 (1'h0)};
  assign wire17 = ((-wire15[(2'h2):(2'h2)]) ?
                      {$signed((wire14 ?
                              (8'haf) : wire13))} : (wire16[(4'h8):(2'h2)] ?
                          $signed({wire13}) : $unsigned(wire15[(2'h3):(2'h2)])));
  assign wire18 = $unsigned({((wire13 ? (8'hb0) : (8'haa)) ?
                          (wire15 << (8'had)) : $signed(wire13))});
  assign wire19 = $signed((({wire15} * wire16[(3'h7):(3'h7)]) ?
                      wire13 : $unsigned((wire14 && wire16))));
  assign wire20 = $signed((wire16 ? wire18 : $signed((wire19 - wire16))));
  assign wire21 = (($unsigned($signed(wire15)) >= wire13) ?
                      $unsigned(wire17[(2'h2):(1'h0)]) : wire17);
  assign wire22 = $signed(wire17[(2'h2):(1'h1)]);
  assign wire23 = {(+$unsigned(wire13[(3'h4):(2'h2)]))};
  assign wire24 = $signed(($unsigned((wire23 ? wire16 : wire18)) ?
                      wire20[(1'h1):(1'h0)] : wire13));
endmodule