module top_module(
	output out);

    // Assigning constant logic low value to the output
    assign out = 1'b0;
    
endmodule
