<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1016</delay>
			<module_name>dut_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>17.7840</total_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<thread>
		<name>gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>dut_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>dut_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>dut_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6250</id>
			<source_loc>6007</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6251</id>
			<source_loc>6062</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>thread1</name>
		<resource>
			<latency>0</latency>
			<delay>1.5862</delay>
			<module_name>dut_Add_32Sx2S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.1540</unit_area>
			<comb_area>269.1540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.1540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8121</delay>
			<module_name>dut_LessThan_33Sx33S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>145.0080</unit_area>
			<comb_area>145.0080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>145.0080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6025</delay>
			<module_name>dut_LessThan_32Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>139.5360</unit_area>
			<comb_area>139.5360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>139.5360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3879</delay>
			<module_name>dut_Add_3Ux2S_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>18.1260</unit_area>
			<comb_area>18.1260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.2520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3517</delay>
			<module_name>dut_LessThan_5Sx4S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>17.1000</unit_area>
			<comb_area>17.1000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.1000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3517</delay>
			<module_name>dut_LessThan_5Sx5S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>17.1000</unit_area>
			<comb_area>17.1000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.1000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Mux_3_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.1820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>dut_RAM_8X32_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>543</reg_bits>
		<reg_count>20</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>543</count>
			<total_area>2971.2960</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1095.1085</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4697.7365</total_area>
		<comb_area>1725.4405</comb_area>
		<seq_area>2970.2960</seq_area>
		<total_bits>543</total_bits>
		<state_count>28</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>thread1</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>16</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>24</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>25</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>29</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>30</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>41</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>42</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>43</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>44</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>45</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>46</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<memory_mapping>
		<array>
			<name>arr</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>256</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>arr</name>
			<module_name>dut_RAM_8X32_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>256</total_bits>
			<source_loc>2569</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="32">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.5862</delay>
		<module_name>dut_Add_32Sx2S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>269.1540</unit_area>
		<comb_area>269.1540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>269.1540</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8121</delay>
		<module_name>dut_LessThan_33Sx33S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>145.0080</unit_area>
		<comb_area>145.0080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>145.0080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6025</delay>
		<module_name>dut_LessThan_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>139.5360</unit_area>
		<comb_area>139.5360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>139.5360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3879</delay>
		<module_name>dut_Add_3Ux2S_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>18.1260</unit_area>
		<comb_area>18.1260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>36.2520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>dut_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3517</delay>
		<module_name>dut_LessThan_5Sx5S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.1000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3517</delay>
		<module_name>dut_LessThan_5Sx4S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.1000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_3_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7.1820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>dut_RAM_8X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>563</reg_bits>
	<reg_count>29</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>563</count>
		<total_area>4259.9520</total_area>
		<unit_area>7.5665</unit_area>
		<comb_area>0.0535</comb_area>
		<seq_area>7.5131</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>777.3768</mux_area>
	<control_area>211.1921</control_area>
	<total_area>5918.8409</total_area>
	<comb_area>1688.9849</comb_area>
	<seq_area>4229.8560</seq_area>
	<total_bits>563</total_bits>
	<state_count>48</state_count>
	<netlist>
		<module_name>dut</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>975</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>976</source_loc>
		</port>
		<source_loc>
			<id>5886</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>979,5882</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>din_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>5886</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6129,980,5847,5874,5903</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6283</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_a</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6009</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_b</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6010</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_c</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6011</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6012</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_e</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6013</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_f</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6014</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_g</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6015</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>din_data_h</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6016</source_loc>
		</port>
		<source_loc>
			<id>5946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>982,5942</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dout_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>5946</source_loc>
		</port>
		<source_loc>
			<id>6296</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8216,983,5931</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6296</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6104</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6058,6105</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_data</name>
			<datatype W="256">sc_biguint</datatype>
			<source_loc>6104</source_loc>
			<area>1926.1440</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1926.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_256</module_name>
		</port>
		<source_loc>
			<id>5864</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15551,5861,5863</sub_loc>
		</source_loc>
		<source_loc>
			<id>5866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5864,5867,5868,5919</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5866</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>5922</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15534,5921,5929,5920</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5922</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15535,5928,5950,5952</sub_loc>
		</source_loc>
		<source_loc>
			<id>5953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5932,5954,5955</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5953</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5930</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5848</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6281</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15811,15508,5843,5844,5849,5857,5858,5876</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6281</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>dut_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15462</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2978</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>4856</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>977,866,2978</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4856</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2976</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>4850</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>977,866,2976</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4850</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2744</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>dut_LessThan_32Ux32U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6037</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_3Ux2S_5S_4_8_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15266</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2583</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2583</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2583</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>dut_LessThan_5Sx5S_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6126</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2583</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2583</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>dut_LessThan_33Sx33S_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6159</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6267</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15267,6156</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Add_32Sx2S_32S_4_10_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>6267</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6273</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15267,6029</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Add_3Ux2S_5S_4_8_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>6273</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_3_2_0_4_13_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>6038</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5626</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2570,15680</sub_loc>
		</source_loc>
		<source_loc>
			<id>6278</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5626,6146,6147,6145</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_42</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>6278</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>dut_LessThan_5Sx4S_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6127</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6126,6127</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6170</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>dut_Add_3Ux2S_5S_4_14_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>6124</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_46</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6159</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>6270</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15262,15292,6123,6124,6122</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6270</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_39</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6120</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_38</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6118</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_37</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6116</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_36</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6114</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_35</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6112</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_34</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6110</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>5888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15462,5884,6006,5877</sub_loc>
		</source_loc>
		<signal>
			<name>dut_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5888</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15493,5944,5951,6061,5943</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5947</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5962</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15505,5961,6059,5960</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5962</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15439,5862,5918,5959,6003,6060</sub_loc>
		</source_loc>
		<source_loc>
			<id>6106</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5865,6107,6108</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6106</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2744</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>5854</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15434,5846,5875,6001,6005,6008</sub_loc>
		</source_loc>
		<source_loc>
			<id>6100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5854,6101,6102,6103</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>6100</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>s_reg_50</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6167</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>s_reg_49</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6165</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>s_reg_48</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6163</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>s_reg_47</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6161</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>6175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6156,6157</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_45</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6175</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>6276</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15275,15276,6149,6150</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6276</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>6174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6152,6153,6154</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_44</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6174</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>6243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6002,6237,6007,6062,6250,6251</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6243</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>arr_DIN</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>15291</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>arr_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15268</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>arr_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15268</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>arr_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15315</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>6264</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15271,6056</sub_loc>
		</source_loc>
		<signal>
			<name>arr_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6264</source_loc>
		</signal>
		<source_loc>
			<id>6176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6017,6018,6019,6020,6021,6022,6023,6024,6152,6036,6153,6043,6044,6045,6154,6150,6157,6161,6163,6165,6167,6056</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_RAM_8X32_1</module_name>
			<name>arr</name>
			<instance_name>arr</instance_name>
			<thread>thread1</thread>
			<port_conn>DIN,arr_DIN</port_conn>
			<port_conn>CE,arr_CE</port_conn>
			<port_conn>RW,arr_RW</port_conn>
			<port_conn>in1,arr_in1</port_conn>
			<port_conn>out1,arr_out1</port_conn>
			<port_conn>clk,clk</port_conn>
			<source_loc>6176</source_loc>
		</module_inst>
		<source_loc>
			<id>2040</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>58</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>5578</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>976,2040</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dout_data</name>
			<clock>clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>arr_out1</name>
				<name>s_reg_50</name>
				<name>s_reg_49</name>
				<name>s_reg_48</name>
				<name>s_reg_47</name>
				<name>s_reg_45</name>
				<name>s_reg_43</name>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>dout_data</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_din_m_busy_req_0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>din_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>dout_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>dut_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>dut_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_34</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_c</name>
			</rhs>
			<lhs>
				<name>s_reg_34</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_35</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_d</name>
			</rhs>
			<lhs>
				<name>s_reg_35</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_36</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_e</name>
			</rhs>
			<lhs>
				<name>s_reg_36</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_37</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_f</name>
			</rhs>
			<lhs>
				<name>s_reg_37</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_38</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_g</name>
			</rhs>
			<lhs>
				<name>s_reg_38</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>din_data_h</name>
			</rhs>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>clk</clock>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>din_data_b</name>
			</rhs>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>4</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>dut_Add_3Ux2S_5S_4_14_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>4</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_46</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>dut_LessThan_5Sx4S_1U_4_15_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>clk</clock>
			<module_name>mux_3bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>9.9864</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<rhs>
				<name>dut_N_Mux_3_2_0_4_13_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>clk</clock>
			<module_name>mux_32bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>101.6800</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>dut_Add_3Ux2S_5S_4_8_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>dut_Add_32Sx2S_32S_4_10_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_46</name>
			<clock>clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>dut_LessThan_33Sx33S_1U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_46</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_47</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_47</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_48</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_48</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_49</name>
			<clock>clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_49</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_50</name>
			<clock>clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_50</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_arr_in1</name>
			<async/>
			<module_name>mux_3bx12i8c</module_name>
			<number_inputs>12</number_inputs>
			<mux_area>37.1214</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>arr_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_43</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>dut_N_Mux_3_2_0_4_13_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
				<name>s_reg_46</name>
				<name>s_reg_41</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_arr_DIN</name>
			<async/>
			<module_name>mux_32bx10i0c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>345.9647</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<name>din_data_a</name>
			</rhs>
			<lhs>
				<name>arr_DIN</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<rhs>
				<name>s_reg_35</name>
			</rhs>
			<rhs>
				<name>s_reg_36</name>
			</rhs>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_arr_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2856</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>arr_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl2</name>
				<name>dut_LessThan_5Sx5S_1U_4_9_out1</name>
				<name>s_reg_41</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_arr_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>arr_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dut_Add_3Ux2S_5S_4_8_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_Add_3Ux2S_5S_4_8_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_3Ux2S_5S_4_8</name>
			<dissolved_from>dut_Add_3Ux2S_5S_4_8</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>dut_Add_3Ux2S_5S_4_8_in2</name>
			</rhs>
			<lhs>
				<name>dut_Add_3Ux2S_5S_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2644</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_LessThan_5Sx5S_1U_4_9</name>
			<dissolved_from>dut_LessThan_5Sx5S_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<name>dut_Add_3Ux2S_5S_4_8_out1</name>
			</rhs>
			<lhs>
				<name>dut_LessThan_5Sx5S_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2647</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Sx2S_32S_4_10</name>
			<dissolved_from>dut_Add_32Sx2S_32S_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Sx2S_32S_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2658</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_LessThan_33Sx33S_1U_4_11</name>
			<dissolved_from>dut_LessThan_33Sx33S_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<name>dut_Add_32Sx2S_32S_4_10_out1</name>
			</rhs>
			<lhs>
				<name>dut_LessThan_33Sx33S_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2647</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_LessThan_32Ux32U_1U_4_12</name>
			<dissolved_from>dut_LessThan_32Ux32U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<rhs>
				<name>arr_out1</name>
			</rhs>
			<lhs>
				<name>dut_LessThan_32Ux32U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2724</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_3_2_0_4_13</name>
			<dissolved_from>dut_N_Mux_3_2_0_4_13</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_43</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_N_Mux_3_2_0_4_13_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<cond>
				<name>dut_LessThan_32Ux32U_1U_4_12_out1</name>
			</cond>
			<source_loc>16060</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_3Ux2S_5S_4_14</name>
			<dissolved_from>dut_Add_3Ux2S_5S_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_Add_3Ux2S_5S_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2644</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_LessThan_5Sx4S_1U_4_15</name>
			<dissolved_from>dut_LessThan_5Sx4S_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>4</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>dut_LessThan_5Sx4S_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2638</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>5578</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx5i4c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.7966</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>dut_LessThan_5Sx5S_1U_4_9_out1</name>
				<name>s_reg_46</name>
				<name>s_reg_41</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx13i13c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>48.2848</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2583</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<name>drive_din_busy</name>
			<lhs>
				<name>din_busy</name>
			</lhs>
			<rhs>
				<name>dut_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_gen_busy_r_1_2_p8</name>
			<dissolved_from>dut_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_1_2_gnew_req</name>
				<name>dut_gen_busy_r_1_2_gdiv</name>
				<name>dut_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10988</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_1_2_p7</name>
			<dissolved_from>dut_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10987</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_1_2_p6</name>
			<dissolved_from>dut_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>dut_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10975</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>dut_gen_busy_r_1_2_p5</name>
			<dissolved_from>dut_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>din_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>dut_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10944</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_din_m_unvalidated_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>din_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10714</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<dissolved_from>dut_N_Muxb_1_2_1_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</lhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<cond>
				<name>din_m_busy_req_0</name>
			</cond>
			<source_loc>16063</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_dout_vld</name>
			<lhs>
				<name>dout_vld</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>dout_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8713</source_loc>
			<thread>gen_vld</thread>
		</thread>
		<thread>
			<name>drive_dout_m_unacked_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dout_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8565</source_loc>
			<thread>gen_unacked_req</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_1_6</name>
			<dissolved_from>dut_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>dout_vld</name>
			</rhs>
			<rhs>
				<name>dout_busy</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9864</source_loc>
			<thread>gen_stalling</thread>
		</thread>
		<thread>
			<name>dut_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>dut_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>8066</source_loc>
			<thread>gen_active</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_prev_trig_req</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>7933</source_loc>
			<thread>gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_1_7</name>
			<dissolved_from>dut_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>7418</source_loc>
			<thread>gen_next_trig_reg</thread>
		</thread>
		<source_loc>
			<id>5889</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5877</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_gen_busy_r_1</module_name>
			<name>dut_gen_busy_r_1_2</name>
			<instance_name>dut_gen_busy_r_1_2</instance_name>
			<source_loc>5889</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>dut_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>dut_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>dut_gen_busy_r_1_2_p6</dissolved_to>
			<dissolved_to>dut_gen_busy_r_1_2_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5963</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5960</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_1</module_name>
			<name>dut_Not_1U_1U_1_7</name>
			<instance_name>dut_Not_1U_1U_1_7</instance_name>
			<source_loc>5963</source_loc>
			<thread>gen_next_trig_reg</thread>
			<dissolved_to>dut_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5948</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5943</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_1</module_name>
			<name>dut_And_1Ux1U_1U_1_6</name>
			<instance_name>dut_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>5948</source_loc>
			<thread>gen_stalling</thread>
			<dissolved_to>dut_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5930</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_5</name>
			<instance_name>dut_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>5934</source_loc>
			<thread>gen_vld</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5920</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Xor_1Ux1U_1U_1</module_name>
			<name>dut_Xor_1Ux1U_1U_1_4</name>
			<instance_name>dut_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>5923</source_loc>
			<thread>gen_active</thread>
			<dissolved_to>dut_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5859</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5848</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<instance_name>dut_N_Muxb_1_2_1_4_1</instance_name>
			<source_loc>5859</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>dut_N_Muxb_1_2_1_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6177</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6156</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Sx2S_32S_4</module_name>
			<name>dut_Add_32Sx2S_32S_4_10</name>
			<instance_name>dut_Add_32Sx2S_32S_4_10</instance_name>
			<source_loc>6177</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Sx2S_32S_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6178</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6124</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_3Ux2S_5S_4</module_name>
			<name>dut_Add_3Ux2S_5S_4_14</name>
			<instance_name>dut_Add_3Ux2S_5S_4_14</instance_name>
			<source_loc>6178</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_3Ux2S_5S_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6029</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_3Ux2S_5S_4</module_name>
			<name>dut_Add_3Ux2S_5S_4_8</name>
			<instance_name>dut_Add_3Ux2S_5S_4_8</instance_name>
			<source_loc>6181</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_3Ux2S_5S_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6037</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_32Ux32U_1U_4</module_name>
			<name>dut_LessThan_32Ux32U_1U_4_12</name>
			<instance_name>dut_LessThan_32Ux32U_1U_4_12</instance_name>
			<source_loc>6184</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_32Ux32U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6159</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_33Sx33S_1U_4</module_name>
			<name>dut_LessThan_33Sx33S_1U_4_11</name>
			<instance_name>dut_LessThan_33Sx33S_1U_4_11</instance_name>
			<source_loc>6187</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_33Sx33S_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6127</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_5Sx4S_1U_4</module_name>
			<name>dut_LessThan_5Sx4S_1U_4_15</name>
			<instance_name>dut_LessThan_5Sx4S_1U_4_15</instance_name>
			<source_loc>6190</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_5Sx4S_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6126</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_LessThan_5Sx5S_1U_4</module_name>
			<name>dut_LessThan_5Sx5S_1U_4_9</name>
			<instance_name>dut_LessThan_5Sx5S_1U_4_9</instance_name>
			<source_loc>6193</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_LessThan_5Sx5S_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6196</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6038</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_3_2_0_4</module_name>
			<name>dut_N_Mux_3_2_0_4_13</name>
			<instance_name>dut_N_Mux_3_2_0_4_13</instance_name>
			<source_loc>6196</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_3_2_0_4_13</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 9 warnings, area=5918, bits=563</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>634</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>35</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>33</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Mon Apr 18 10:40:55 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>17</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>17</real_time>
			<cpu_time>6</cpu_time>
		</phase>
	</timers>
	<footprint>473660</footprint>
	<subprocess_footprint>634840</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
