
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003353                       # Number of seconds simulated
sim_ticks                                  3352567410                       # Number of ticks simulated
final_tick                               574883605086                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134678                       # Simulator instruction rate (inst/s)
host_op_rate                                   176887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 214556                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891528                       # Number of bytes of host memory used
host_seconds                                 15625.61                       # Real time elapsed on the host
sim_insts                                  2104420909                       # Number of instructions simulated
sim_ops                                    2763968178                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       217728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       163456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               392448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       148736                       # Number of bytes written to this memory
system.physmem.bytes_written::total            148736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1701                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1277                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3066                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1162                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1162                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1718086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64943661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1641727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48755470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               117058944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1718086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1641727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3359813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44364805                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44364805                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44364805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1718086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64943661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1641727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48755470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161423749                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8039731                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489634                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189190                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1441711                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384565                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200359                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5705                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15858450                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584924                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875977                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        346432                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719698                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7888377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.316926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4530160     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600869      7.62%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293971      3.73%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220702      2.80%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183722      2.33%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158617      2.01%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54720      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195349      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650267     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7888377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355176                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972510                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621391                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       323278                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682799                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313045                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2854                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726120                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4429                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682799                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772446                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         141990                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40508                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108428                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142199                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17165793                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70726                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22728171                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78161134                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78161134                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7824723                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2161                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1161                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7782                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       236965                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16143277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17668                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4659318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12673607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7888377                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2823568     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1668094     21.15%     56.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       871594     11.05%     67.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000591     12.68%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       734677      9.31%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478362      6.06%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203625      2.58%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60935      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46931      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7888377                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58760     73.37%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12468     15.57%     88.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8863     11.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806750     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109410      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360457     17.15%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       489703      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767316                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.712410                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80091                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35520763                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20804865                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13283609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847407                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22547                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738944                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682799                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          80977                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7163                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16145446                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627023                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595321                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111433                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206882                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465007                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257921                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302304                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735264                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017183                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            477343                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674808                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309192                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13283609                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996771                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698560                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652245                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405957                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4775381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187428                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7205578                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577970                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3369959     46.77%     46.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532100     21.26%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836003     11.60%     79.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305100      4.23%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263117      3.65%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117533      1.63%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282843      3.93%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77798      1.08%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421125      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7205578                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421125                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22929913                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32974827                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 151354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803973                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803973                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.243823                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.243823                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62345401                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439083                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18282505                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8039731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2915522                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2373312                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196031                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1197883                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1125019                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8709                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2909680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16097451                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2915522                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1433058                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3540974                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1052564                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        596405                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1424660                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7899944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4358970     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          310560      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251206      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          607824      7.69%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160553      2.03%     72.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219820      2.78%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152784      1.93%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88755      1.12%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1749472     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7899944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362639                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.002238                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3036539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583836                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3405125                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21831                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        852607                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496255                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19276056                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        852607                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3258573                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102120                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       161164                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3200376                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       325099                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18595124                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130671                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26016459                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86807105                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86807105                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15946734                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10069716                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3980                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2424                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           911938                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1746930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       906292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18802                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       314212                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17554602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13922323                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28856                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6046457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18620116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7899944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2761240     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1691054     21.41%     56.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1102766     13.96%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       817831     10.35%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       710264      8.99%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368838      4.67%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       316772      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63066      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68113      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7899944                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82188     69.52%     69.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18110     15.32%     84.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17916     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11571994     83.12%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194172      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1391877     10.00%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       762726      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13922323                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118218                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008491                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35891664                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23605243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13563323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14040541                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53682                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       691016                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229381                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        852607                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56709                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7622                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17558594                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1746930                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       906292                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2406                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118447                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230299                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13700527                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1303391                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       221796                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2047036                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1931328                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743645                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704103                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13572869                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13563323                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8818405                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25047516                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687037                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352067                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9343912                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11484368                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6074431                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199264                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7047337                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629604                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145075                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2736423     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1952116     27.70%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787635     11.18%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453380      6.43%     84.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361252      5.13%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       151587      2.15%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       178899      2.54%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87855      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338190      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7047337                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9343912                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11484368                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1732825                       # Number of memory references committed
system.switch_cpus1.commit.loads              1055914                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1647285                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10351003                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338190                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24267790                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35970831                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 139787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9343912                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11484368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9343912                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860425                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860425                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162217                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162217                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61632302                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18737681                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17779269                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                           3066                       # number of replacements
system.l2.tagsinuse                       8189.748809                       # Cycle average of tags in use
system.l2.total_refs                           366047                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11258                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.514390                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           161.595591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.745304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    891.892007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.623230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    650.726218                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3375.737447                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3030.429011                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019726                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.108874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.079434                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.412077                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.369925                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999725                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3726                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3907                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7637                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3138                       # number of Writeback hits
system.l2.Writeback_hits::total                  3138                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3749                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3955                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7708                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3749                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3955                       # number of overall hits
system.l2.overall_hits::total                    7708                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1701                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1276                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3065                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1277                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3066                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1701                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1277                       # number of overall misses
system.l2.overall_misses::total                  3066                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2620067                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    105123009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2522332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     77727938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       187993346                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        40636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         40636                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2620067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    105123009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2522332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     77768574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188033982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2620067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    105123009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2522332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     77768574                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188033982                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10702                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3138                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3138                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10774                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10774                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.313433                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.246189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013889                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.312110                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244075                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284574                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.312110                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244075                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284574                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58223.711111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61800.710758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58658.883721                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60915.311912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61335.512561                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        40636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40636                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58223.711111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61800.710758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58658.883721                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60899.431480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61328.761252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58223.711111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61800.710758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58658.883721                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60899.431480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61328.761252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1162                       # number of writebacks
system.l2.writebacks::total                      1162                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1701                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3065                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3066                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3066                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2360716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     95259130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2274798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     70304021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    170198665                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        34446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        34446                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2360716                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     95259130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2274798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     70338467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    170233111                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2360716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     95259130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2274798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     70338467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    170233111                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.313433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.246189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013889                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.312110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.312110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284574                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52460.355556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56001.840094                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52902.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55097.195141                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55529.743883                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        34446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34446                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52460.355556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56001.840094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52902.279070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 55081.023493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55522.867254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52460.355556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56001.840094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52902.279070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 55081.023493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55522.867254                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               558.075086                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752160                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769880.141343                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.958778                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.116308                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068844                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825507                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894351                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719639                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719639                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719639                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719639                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719639                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719639                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3837534                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3837534                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3837534                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3837534                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3837534                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3837534                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719698                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 65042.949153                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65042.949153                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 65042.949153                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65042.949153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 65042.949153                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65042.949153                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3105044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3105044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3105044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3105044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3105044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3105044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64688.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64688.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64688.416667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64688.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64688.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64688.416667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251115                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39125.677357                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.144134                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.855866                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785719                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214281                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056649                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056649                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1130                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494237                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494237                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494237                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494237                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17144                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17144                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17212                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17212                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17212                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17212                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    793581026                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    793581026                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2308841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2308841                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    795889867                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    795889867                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    795889867                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    795889867                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073793                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511449                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511449                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511449                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511449                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008267                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008267                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006853                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46289.140574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46289.140574                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33953.544118                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33953.544118                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46240.405938                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46240.405938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46240.405938                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46240.405938                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          944                       # number of writebacks
system.cpu0.dcache.writebacks::total              944                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11717                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11762                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11762                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5427                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    137747771                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    137747771                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       537026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       537026                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    138284797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    138284797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    138284797                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    138284797                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25381.936797                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25381.936797                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23348.956522                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23348.956522                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25373.357248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25373.357248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25373.357248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25373.357248                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.602467                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086510518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097510.652510                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.602467                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065068                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824683                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1424602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1424602                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1424602                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1424602                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1424602                       # number of overall hits
system.cpu1.icache.overall_hits::total        1424602                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3611284                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3611284                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3611284                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3611284                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3611284                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3611284                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1424660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1424660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1424660                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1424660                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1424660                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1424660                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62263.517241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62263.517241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62263.517241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62263.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62263.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62263.517241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2793644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2793644                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2793644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2793644                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2793644                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2793644                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 63491.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63491.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 63491.909091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63491.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 63491.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63491.909091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5232                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170693285                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5488                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31103.003827                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.265772                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.734228                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879944                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120056                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       989122                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989122                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       673249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        673249                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1838                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1838                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1662371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1662371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1662371                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1662371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13274                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13274                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13606                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13606                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13606                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13606                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    539277642                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    539277642                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     17573104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17573104                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    556850746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    556850746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    556850746                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    556850746                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1002396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1002396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       673581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       673581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1675977                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1675977                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1675977                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1675977                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013242                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013242                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000493                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008118                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40626.611571                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40626.611571                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52931.036145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52931.036145                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40926.851830                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40926.851830                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40926.851830                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40926.851830                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2194                       # number of writebacks
system.cpu1.dcache.writebacks::total             2194                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8091                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8374                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8374                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8374                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8374                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5183                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5183                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           49                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5232                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113943659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113943659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1115527                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1115527                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    115059186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    115059186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    115059186                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    115059186                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21984.113255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21984.113255                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22765.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22765.857143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21991.434633                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21991.434633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21991.434633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21991.434633                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
