// Seed: 505939564
module module_0;
  always @(1 or posedge id_1) id_1 <= 1'h0;
  id_2(
      .id_0({1{1}}), .id_1(1), .id_2(id_1 * 1)
  );
  wire id_3, id_4;
endmodule
module module_1 (
    output wand  id_0,
    input  logic id_1,
    input  tri   id_2,
    output uwire id_3,
    input  uwire id_4
);
  logic id_6;
  always force id_0 = id_6;
  module_0();
  assign id_6 = id_1;
  wor id_7;
  assign id_0 = 1 + "";
  assign id_3 = id_7 & id_4;
  wire id_8;
  reg id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  id_17 :
  assert property (@(posedge id_16) id_17)
  else id_9 <= 1'b0;
endmodule
