# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do microProcessor_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram
# -- Compiling architecture ram_arch of ram
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity microProcessor
# -- Compiling architecture microProcessor_arch of microProcessor
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ual
# -- Compiling architecture arch_ual of ual
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu
# -- Compiling architecture cpu_arch of cpu
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_gen
# -- Compiling architecture register_gen_arch of register_gen
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/register_inc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_inc
# -- Compiling architecture register_inc_arch of register_inc
# vcom -93 -work work {C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ctr
# -- Compiling architecture ctr_arch of ctr
# 

vsim work.ual
# vsim work.ual 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ual(arch_ual)
vsim work.ual
# vsim work.ual 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ual(arch_ual)
add wave -position insertpoint  \
sim:/ual/I
