
I2C_slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000136  00800060  000038b4  00003948  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000035  00800196  00800196  00003a7e  2**0
                  ALLOC
  3 .stab         00002b8c  00000000  00000000  00003a80  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001171  00000000  00000000  0000660c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  0000777d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d3  00000000  00000000  000078fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000200f  00000000  00000000  00007ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  00009adf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001001  00000000  00000000  0000ac4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000bc50  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c1  00000000  00000000  0000bdf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ae  00000000  00000000  0000c0b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c95f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 eb       	ldi	r30, 0xB4	; 180
      68:	f8 e3       	ldi	r31, 0x38	; 56
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 39       	cpi	r26, 0x96	; 150
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 e9       	ldi	r26, 0x96	; 150
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 3c       	cpi	r26, 0xCB	; 203
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 29 18 	call	0x3052	; 0x3052 <main>
      8a:	0c 94 58 1c 	jmp	0x38b0	; 0x38b0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5f 19 	jmp	0x32be	; 0x32be <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ad e8       	ldi	r26, 0x8D	; 141
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 7b 19 	jmp	0x32f6	; 0x32f6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 87 19 	jmp	0x330e	; 0x330e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 87 19 	jmp	0x330e	; 0x330e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5f 19 	jmp	0x32be	; 0x32be <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8d e8       	ldi	r24, 0x8D	; 141
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 7b 19 	jmp	0x32f6	; 0x32f6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 87 19 	jmp	0x330e	; 0x330e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 87 19 	jmp	0x330e	; 0x330e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 6b 19 	jmp	0x32d6	; 0x32d6 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 87 19 	jmp	0x330e	; 0x330e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 6f 19 	jmp	0x32de	; 0x32de <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 8b 19 	jmp	0x3316	; 0x3316 <__epilogue_restores__+0x20>

000007fa <__floatunsisf>:
     7fa:	a8 e0       	ldi	r26, 0x08	; 8
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	e3 e0       	ldi	r30, 0x03	; 3
     800:	f4 e0       	ldi	r31, 0x04	; 4
     802:	0c 94 67 19 	jmp	0x32ce	; 0x32ce <__prologue_saves__+0x10>
     806:	7b 01       	movw	r14, r22
     808:	8c 01       	movw	r16, r24
     80a:	61 15       	cp	r22, r1
     80c:	71 05       	cpc	r23, r1
     80e:	81 05       	cpc	r24, r1
     810:	91 05       	cpc	r25, r1
     812:	19 f4       	brne	.+6      	; 0x81a <__floatunsisf+0x20>
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	89 83       	std	Y+1, r24	; 0x01
     818:	60 c0       	rjmp	.+192    	; 0x8da <__stack+0x7b>
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	89 83       	std	Y+1, r24	; 0x01
     81e:	8e e1       	ldi	r24, 0x1E	; 30
     820:	c8 2e       	mov	r12, r24
     822:	d1 2c       	mov	r13, r1
     824:	dc 82       	std	Y+4, r13	; 0x04
     826:	cb 82       	std	Y+3, r12	; 0x03
     828:	ed 82       	std	Y+5, r14	; 0x05
     82a:	fe 82       	std	Y+6, r15	; 0x06
     82c:	0f 83       	std	Y+7, r16	; 0x07
     82e:	18 87       	std	Y+8, r17	; 0x08
     830:	c8 01       	movw	r24, r16
     832:	b7 01       	movw	r22, r14
     834:	0e 94 76 04 	call	0x8ec	; 0x8ec <__clzsi2>
     838:	fc 01       	movw	r30, r24
     83a:	31 97       	sbiw	r30, 0x01	; 1
     83c:	f7 ff       	sbrs	r31, 7
     83e:	3b c0       	rjmp	.+118    	; 0x8b6 <__stack+0x57>
     840:	22 27       	eor	r18, r18
     842:	33 27       	eor	r19, r19
     844:	2e 1b       	sub	r18, r30
     846:	3f 0b       	sbc	r19, r31
     848:	57 01       	movw	r10, r14
     84a:	68 01       	movw	r12, r16
     84c:	02 2e       	mov	r0, r18
     84e:	04 c0       	rjmp	.+8      	; 0x858 <__floatunsisf+0x5e>
     850:	d6 94       	lsr	r13
     852:	c7 94       	ror	r12
     854:	b7 94       	ror	r11
     856:	a7 94       	ror	r10
     858:	0a 94       	dec	r0
     85a:	d2 f7       	brpl	.-12     	; 0x850 <__floatunsisf+0x56>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	50 e0       	ldi	r21, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
     872:	aa 1f       	adc	r26, r26
     874:	bb 1f       	adc	r27, r27
     876:	2a 95       	dec	r18
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	01 97       	sbiw	r24, 0x01	; 1
     87c:	a1 09       	sbc	r26, r1
     87e:	b1 09       	sbc	r27, r1
     880:	8e 21       	and	r24, r14
     882:	9f 21       	and	r25, r15
     884:	a0 23       	and	r26, r16
     886:	b1 23       	and	r27, r17
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	a1 05       	cpc	r26, r1
     88c:	b1 05       	cpc	r27, r1
     88e:	21 f0       	breq	.+8      	; 0x898 <__stack+0x39>
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	4a 29       	or	r20, r10
     89a:	5b 29       	or	r21, r11
     89c:	6c 29       	or	r22, r12
     89e:	7d 29       	or	r23, r13
     8a0:	4d 83       	std	Y+5, r20	; 0x05
     8a2:	5e 83       	std	Y+6, r21	; 0x06
     8a4:	6f 83       	std	Y+7, r22	; 0x07
     8a6:	78 87       	std	Y+8, r23	; 0x08
     8a8:	8e e1       	ldi	r24, 0x1E	; 30
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	8e 1b       	sub	r24, r30
     8ae:	9f 0b       	sbc	r25, r31
     8b0:	9c 83       	std	Y+4, r25	; 0x04
     8b2:	8b 83       	std	Y+3, r24	; 0x03
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__stack+0x7b>
     8b6:	30 97       	sbiw	r30, 0x00	; 0
     8b8:	81 f0       	breq	.+32     	; 0x8da <__stack+0x7b>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__stack+0x67>
     8be:	ee 0c       	add	r14, r14
     8c0:	ff 1c       	adc	r15, r15
     8c2:	00 1f       	adc	r16, r16
     8c4:	11 1f       	adc	r17, r17
     8c6:	0a 94       	dec	r0
     8c8:	d2 f7       	brpl	.-12     	; 0x8be <__stack+0x5f>
     8ca:	ed 82       	std	Y+5, r14	; 0x05
     8cc:	fe 82       	std	Y+6, r15	; 0x06
     8ce:	0f 83       	std	Y+7, r16	; 0x07
     8d0:	18 87       	std	Y+8, r17	; 0x08
     8d2:	ce 1a       	sub	r12, r30
     8d4:	df 0a       	sbc	r13, r31
     8d6:	dc 82       	std	Y+4, r13	; 0x04
     8d8:	cb 82       	std	Y+3, r12	; 0x03
     8da:	1a 82       	std	Y+2, r1	; 0x02
     8dc:	ce 01       	movw	r24, r28
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     8e4:	28 96       	adiw	r28, 0x08	; 8
     8e6:	ea e0       	ldi	r30, 0x0A	; 10
     8e8:	0c 94 83 19 	jmp	0x3306	; 0x3306 <__epilogue_restores__+0x10>

000008ec <__clzsi2>:
     8ec:	ef 92       	push	r14
     8ee:	ff 92       	push	r15
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	7b 01       	movw	r14, r22
     8f6:	8c 01       	movw	r16, r24
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	e8 16       	cp	r14, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	f8 06       	cpc	r15, r24
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 07       	cpc	r16, r24
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	18 07       	cpc	r17, r24
     908:	88 f4       	brcc	.+34     	; 0x92c <__clzsi2+0x40>
     90a:	8f ef       	ldi	r24, 0xFF	; 255
     90c:	e8 16       	cp	r14, r24
     90e:	f1 04       	cpc	r15, r1
     910:	01 05       	cpc	r16, r1
     912:	11 05       	cpc	r17, r1
     914:	31 f0       	breq	.+12     	; 0x922 <__clzsi2+0x36>
     916:	28 f0       	brcs	.+10     	; 0x922 <__clzsi2+0x36>
     918:	88 e0       	ldi	r24, 0x08	; 8
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	a0 e0       	ldi	r26, 0x00	; 0
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	17 c0       	rjmp	.+46     	; 0x950 <__clzsi2+0x64>
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	a0 e0       	ldi	r26, 0x00	; 0
     928:	b0 e0       	ldi	r27, 0x00	; 0
     92a:	12 c0       	rjmp	.+36     	; 0x950 <__clzsi2+0x64>
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	e8 16       	cp	r14, r24
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	f8 06       	cpc	r15, r24
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 07       	cpc	r16, r24
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	18 07       	cpc	r17, r24
     93c:	28 f0       	brcs	.+10     	; 0x948 <__clzsi2+0x5c>
     93e:	88 e1       	ldi	r24, 0x18	; 24
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	04 c0       	rjmp	.+8      	; 0x950 <__clzsi2+0x64>
     948:	80 e1       	ldi	r24, 0x10	; 16
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	a0 e0       	ldi	r26, 0x00	; 0
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	20 e2       	ldi	r18, 0x20	; 32
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	28 1b       	sub	r18, r24
     95a:	39 0b       	sbc	r19, r25
     95c:	4a 0b       	sbc	r20, r26
     95e:	5b 0b       	sbc	r21, r27
     960:	04 c0       	rjmp	.+8      	; 0x96a <__clzsi2+0x7e>
     962:	16 95       	lsr	r17
     964:	07 95       	ror	r16
     966:	f7 94       	ror	r15
     968:	e7 94       	ror	r14
     96a:	8a 95       	dec	r24
     96c:	d2 f7       	brpl	.-12     	; 0x962 <__clzsi2+0x76>
     96e:	f7 01       	movw	r30, r14
     970:	eb 56       	subi	r30, 0x6B	; 107
     972:	ff 4f       	sbci	r31, 0xFF	; 255
     974:	80 81       	ld	r24, Z
     976:	28 1b       	sub	r18, r24
     978:	31 09       	sbc	r19, r1
     97a:	41 09       	sbc	r20, r1
     97c:	51 09       	sbc	r21, r1
     97e:	c9 01       	movw	r24, r18
     980:	1f 91       	pop	r17
     982:	0f 91       	pop	r16
     984:	ff 90       	pop	r15
     986:	ef 90       	pop	r14
     988:	08 95       	ret

0000098a <__pack_f>:
     98a:	df 92       	push	r13
     98c:	ef 92       	push	r14
     98e:	ff 92       	push	r15
     990:	0f 93       	push	r16
     992:	1f 93       	push	r17
     994:	fc 01       	movw	r30, r24
     996:	e4 80       	ldd	r14, Z+4	; 0x04
     998:	f5 80       	ldd	r15, Z+5	; 0x05
     99a:	06 81       	ldd	r16, Z+6	; 0x06
     99c:	17 81       	ldd	r17, Z+7	; 0x07
     99e:	d1 80       	ldd	r13, Z+1	; 0x01
     9a0:	80 81       	ld	r24, Z
     9a2:	82 30       	cpi	r24, 0x02	; 2
     9a4:	48 f4       	brcc	.+18     	; 0x9b8 <__pack_f+0x2e>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	a0 e1       	ldi	r26, 0x10	; 16
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 2a       	or	r14, r24
     9b0:	f9 2a       	or	r15, r25
     9b2:	0a 2b       	or	r16, r26
     9b4:	1b 2b       	or	r17, r27
     9b6:	a5 c0       	rjmp	.+330    	; 0xb02 <__pack_f+0x178>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	09 f4       	brne	.+2      	; 0x9be <__pack_f+0x34>
     9bc:	9f c0       	rjmp	.+318    	; 0xafc <__pack_f+0x172>
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	21 f4       	brne	.+8      	; 0x9ca <__pack_f+0x40>
     9c2:	ee 24       	eor	r14, r14
     9c4:	ff 24       	eor	r15, r15
     9c6:	87 01       	movw	r16, r14
     9c8:	05 c0       	rjmp	.+10     	; 0x9d4 <__pack_f+0x4a>
     9ca:	e1 14       	cp	r14, r1
     9cc:	f1 04       	cpc	r15, r1
     9ce:	01 05       	cpc	r16, r1
     9d0:	11 05       	cpc	r17, r1
     9d2:	19 f4       	brne	.+6      	; 0x9da <__pack_f+0x50>
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	96 c0       	rjmp	.+300    	; 0xb06 <__pack_f+0x17c>
     9da:	62 81       	ldd	r22, Z+2	; 0x02
     9dc:	73 81       	ldd	r23, Z+3	; 0x03
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	62 38       	cpi	r22, 0x82	; 130
     9e2:	79 07       	cpc	r23, r25
     9e4:	0c f0       	brlt	.+2      	; 0x9e8 <__pack_f+0x5e>
     9e6:	5b c0       	rjmp	.+182    	; 0xa9e <__pack_f+0x114>
     9e8:	22 e8       	ldi	r18, 0x82	; 130
     9ea:	3f ef       	ldi	r19, 0xFF	; 255
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	2a 31       	cpi	r18, 0x1A	; 26
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f0       	brlt	.+10     	; 0xa00 <__pack_f+0x76>
     9f6:	20 e0       	ldi	r18, 0x00	; 0
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	2a c0       	rjmp	.+84     	; 0xa54 <__pack_f+0xca>
     a00:	b8 01       	movw	r22, r16
     a02:	a7 01       	movw	r20, r14
     a04:	02 2e       	mov	r0, r18
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <__pack_f+0x86>
     a08:	76 95       	lsr	r23
     a0a:	67 95       	ror	r22
     a0c:	57 95       	ror	r21
     a0e:	47 95       	ror	r20
     a10:	0a 94       	dec	r0
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <__pack_f+0x7e>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	a0 e0       	ldi	r26, 0x00	; 0
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__pack_f+0x9c>
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	2a 95       	dec	r18
     a28:	d2 f7       	brpl	.-12     	; 0xa1e <__pack_f+0x94>
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	a1 09       	sbc	r26, r1
     a2e:	b1 09       	sbc	r27, r1
     a30:	8e 21       	and	r24, r14
     a32:	9f 21       	and	r25, r15
     a34:	a0 23       	and	r26, r16
     a36:	b1 23       	and	r27, r17
     a38:	00 97       	sbiw	r24, 0x00	; 0
     a3a:	a1 05       	cpc	r26, r1
     a3c:	b1 05       	cpc	r27, r1
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__pack_f+0xbe>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	a0 e0       	ldi	r26, 0x00	; 0
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	9a 01       	movw	r18, r20
     a4a:	ab 01       	movw	r20, r22
     a4c:	28 2b       	or	r18, r24
     a4e:	39 2b       	or	r19, r25
     a50:	4a 2b       	or	r20, r26
     a52:	5b 2b       	or	r21, r27
     a54:	da 01       	movw	r26, r20
     a56:	c9 01       	movw	r24, r18
     a58:	8f 77       	andi	r24, 0x7F	; 127
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	a0 70       	andi	r26, 0x00	; 0
     a5e:	b0 70       	andi	r27, 0x00	; 0
     a60:	80 34       	cpi	r24, 0x40	; 64
     a62:	91 05       	cpc	r25, r1
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	39 f4       	brne	.+14     	; 0xa78 <__pack_f+0xee>
     a6a:	27 ff       	sbrs	r18, 7
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <__pack_f+0xf6>
     a6e:	20 5c       	subi	r18, 0xC0	; 192
     a70:	3f 4f       	sbci	r19, 0xFF	; 255
     a72:	4f 4f       	sbci	r20, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	04 c0       	rjmp	.+8      	; 0xa80 <__pack_f+0xf6>
     a78:	21 5c       	subi	r18, 0xC1	; 193
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
     a7c:	4f 4f       	sbci	r20, 0xFF	; 255
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	e0 e0       	ldi	r30, 0x00	; 0
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	20 30       	cpi	r18, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	3a 07       	cpc	r19, r26
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	4a 07       	cpc	r20, r26
     a8e:	a0 e4       	ldi	r26, 0x40	; 64
     a90:	5a 07       	cpc	r21, r26
     a92:	10 f0       	brcs	.+4      	; 0xa98 <__pack_f+0x10e>
     a94:	e1 e0       	ldi	r30, 0x01	; 1
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	79 01       	movw	r14, r18
     a9a:	8a 01       	movw	r16, r20
     a9c:	27 c0       	rjmp	.+78     	; 0xaec <__pack_f+0x162>
     a9e:	60 38       	cpi	r22, 0x80	; 128
     aa0:	71 05       	cpc	r23, r1
     aa2:	64 f5       	brge	.+88     	; 0xafc <__pack_f+0x172>
     aa4:	fb 01       	movw	r30, r22
     aa6:	e1 58       	subi	r30, 0x81	; 129
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	d8 01       	movw	r26, r16
     aac:	c7 01       	movw	r24, r14
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	90 70       	andi	r25, 0x00	; 0
     ab2:	a0 70       	andi	r26, 0x00	; 0
     ab4:	b0 70       	andi	r27, 0x00	; 0
     ab6:	80 34       	cpi	r24, 0x40	; 64
     ab8:	91 05       	cpc	r25, r1
     aba:	a1 05       	cpc	r26, r1
     abc:	b1 05       	cpc	r27, r1
     abe:	39 f4       	brne	.+14     	; 0xace <__pack_f+0x144>
     ac0:	e7 fe       	sbrs	r14, 7
     ac2:	0d c0       	rjmp	.+26     	; 0xade <__pack_f+0x154>
     ac4:	80 e4       	ldi	r24, 0x40	; 64
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <__pack_f+0x14c>
     ace:	8f e3       	ldi	r24, 0x3F	; 63
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 0e       	add	r14, r24
     ad8:	f9 1e       	adc	r15, r25
     ada:	0a 1f       	adc	r16, r26
     adc:	1b 1f       	adc	r17, r27
     ade:	17 ff       	sbrs	r17, 7
     ae0:	05 c0       	rjmp	.+10     	; 0xaec <__pack_f+0x162>
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	f7 94       	ror	r15
     ae8:	e7 94       	ror	r14
     aea:	31 96       	adiw	r30, 0x01	; 1
     aec:	87 e0       	ldi	r24, 0x07	; 7
     aee:	16 95       	lsr	r17
     af0:	07 95       	ror	r16
     af2:	f7 94       	ror	r15
     af4:	e7 94       	ror	r14
     af6:	8a 95       	dec	r24
     af8:	d1 f7       	brne	.-12     	; 0xaee <__pack_f+0x164>
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <__pack_f+0x17c>
     afc:	ee 24       	eor	r14, r14
     afe:	ff 24       	eor	r15, r15
     b00:	87 01       	movw	r16, r14
     b02:	ef ef       	ldi	r30, 0xFF	; 255
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	6e 2f       	mov	r22, r30
     b08:	67 95       	ror	r22
     b0a:	66 27       	eor	r22, r22
     b0c:	67 95       	ror	r22
     b0e:	90 2f       	mov	r25, r16
     b10:	9f 77       	andi	r25, 0x7F	; 127
     b12:	d7 94       	ror	r13
     b14:	dd 24       	eor	r13, r13
     b16:	d7 94       	ror	r13
     b18:	8e 2f       	mov	r24, r30
     b1a:	86 95       	lsr	r24
     b1c:	49 2f       	mov	r20, r25
     b1e:	46 2b       	or	r20, r22
     b20:	58 2f       	mov	r21, r24
     b22:	5d 29       	or	r21, r13
     b24:	b7 01       	movw	r22, r14
     b26:	ca 01       	movw	r24, r20
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <__unpack_f>:
     b34:	fc 01       	movw	r30, r24
     b36:	db 01       	movw	r26, r22
     b38:	40 81       	ld	r20, Z
     b3a:	51 81       	ldd	r21, Z+1	; 0x01
     b3c:	22 81       	ldd	r18, Z+2	; 0x02
     b3e:	62 2f       	mov	r22, r18
     b40:	6f 77       	andi	r22, 0x7F	; 127
     b42:	70 e0       	ldi	r23, 0x00	; 0
     b44:	22 1f       	adc	r18, r18
     b46:	22 27       	eor	r18, r18
     b48:	22 1f       	adc	r18, r18
     b4a:	93 81       	ldd	r25, Z+3	; 0x03
     b4c:	89 2f       	mov	r24, r25
     b4e:	88 0f       	add	r24, r24
     b50:	82 2b       	or	r24, r18
     b52:	28 2f       	mov	r18, r24
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	99 1f       	adc	r25, r25
     b58:	99 27       	eor	r25, r25
     b5a:	99 1f       	adc	r25, r25
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	21 15       	cp	r18, r1
     b64:	31 05       	cpc	r19, r1
     b66:	a9 f5       	brne	.+106    	; 0xbd2 <__unpack_f+0x9e>
     b68:	41 15       	cp	r20, r1
     b6a:	51 05       	cpc	r21, r1
     b6c:	61 05       	cpc	r22, r1
     b6e:	71 05       	cpc	r23, r1
     b70:	11 f4       	brne	.+4      	; 0xb76 <__unpack_f+0x42>
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	37 c0       	rjmp	.+110    	; 0xbe4 <__unpack_f+0xb0>
     b76:	82 e8       	ldi	r24, 0x82	; 130
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	9a 01       	movw	r18, r20
     b84:	ab 01       	movw	r20, r22
     b86:	67 e0       	ldi	r22, 0x07	; 7
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	6a 95       	dec	r22
     b92:	d1 f7       	brne	.-12     	; 0xb88 <__unpack_f+0x54>
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	8c 93       	st	X, r24
     b98:	0d c0       	rjmp	.+26     	; 0xbb4 <__unpack_f+0x80>
     b9a:	22 0f       	add	r18, r18
     b9c:	33 1f       	adc	r19, r19
     b9e:	44 1f       	adc	r20, r20
     ba0:	55 1f       	adc	r21, r21
     ba2:	12 96       	adiw	r26, 0x02	; 2
     ba4:	8d 91       	ld	r24, X+
     ba6:	9c 91       	ld	r25, X
     ba8:	13 97       	sbiw	r26, 0x03	; 3
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	13 96       	adiw	r26, 0x03	; 3
     bae:	9c 93       	st	X, r25
     bb0:	8e 93       	st	-X, r24
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	20 30       	cpi	r18, 0x00	; 0
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	38 07       	cpc	r19, r24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	48 07       	cpc	r20, r24
     bbe:	80 e4       	ldi	r24, 0x40	; 64
     bc0:	58 07       	cpc	r21, r24
     bc2:	58 f3       	brcs	.-42     	; 0xb9a <__unpack_f+0x66>
     bc4:	14 96       	adiw	r26, 0x04	; 4
     bc6:	2d 93       	st	X+, r18
     bc8:	3d 93       	st	X+, r19
     bca:	4d 93       	st	X+, r20
     bcc:	5c 93       	st	X, r21
     bce:	17 97       	sbiw	r26, 0x07	; 7
     bd0:	08 95       	ret
     bd2:	2f 3f       	cpi	r18, 0xFF	; 255
     bd4:	31 05       	cpc	r19, r1
     bd6:	79 f4       	brne	.+30     	; 0xbf6 <__unpack_f+0xc2>
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	61 05       	cpc	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__unpack_f+0xb4>
     be2:	84 e0       	ldi	r24, 0x04	; 4
     be4:	8c 93       	st	X, r24
     be6:	08 95       	ret
     be8:	64 ff       	sbrs	r22, 4
     bea:	03 c0       	rjmp	.+6      	; 0xbf2 <__unpack_f+0xbe>
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	8c 93       	st	X, r24
     bf0:	12 c0       	rjmp	.+36     	; 0xc16 <__unpack_f+0xe2>
     bf2:	1c 92       	st	X, r1
     bf4:	10 c0       	rjmp	.+32     	; 0xc16 <__unpack_f+0xe2>
     bf6:	2f 57       	subi	r18, 0x7F	; 127
     bf8:	30 40       	sbci	r19, 0x00	; 0
     bfa:	13 96       	adiw	r26, 0x03	; 3
     bfc:	3c 93       	st	X, r19
     bfe:	2e 93       	st	-X, r18
     c00:	12 97       	sbiw	r26, 0x02	; 2
     c02:	83 e0       	ldi	r24, 0x03	; 3
     c04:	8c 93       	st	X, r24
     c06:	87 e0       	ldi	r24, 0x07	; 7
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	66 1f       	adc	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	8a 95       	dec	r24
     c12:	d1 f7       	brne	.-12     	; 0xc08 <__unpack_f+0xd4>
     c14:	70 64       	ori	r23, 0x40	; 64
     c16:	14 96       	adiw	r26, 0x04	; 4
     c18:	4d 93       	st	X+, r20
     c1a:	5d 93       	st	X+, r21
     c1c:	6d 93       	st	X+, r22
     c1e:	7c 93       	st	X, r23
     c20:	17 97       	sbiw	r26, 0x07	; 7
     c22:	08 95       	ret

00000c24 <__fpcmp_parts_f>:
     c24:	1f 93       	push	r17
     c26:	dc 01       	movw	r26, r24
     c28:	fb 01       	movw	r30, r22
     c2a:	9c 91       	ld	r25, X
     c2c:	92 30       	cpi	r25, 0x02	; 2
     c2e:	08 f4       	brcc	.+2      	; 0xc32 <__fpcmp_parts_f+0xe>
     c30:	47 c0       	rjmp	.+142    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c32:	80 81       	ld	r24, Z
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	08 f4       	brcc	.+2      	; 0xc3a <__fpcmp_parts_f+0x16>
     c38:	43 c0       	rjmp	.+134    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c3a:	94 30       	cpi	r25, 0x04	; 4
     c3c:	51 f4       	brne	.+20     	; 0xc52 <__fpcmp_parts_f+0x2e>
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	1c 91       	ld	r17, X
     c42:	84 30       	cpi	r24, 0x04	; 4
     c44:	99 f5       	brne	.+102    	; 0xcac <__fpcmp_parts_f+0x88>
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	68 2f       	mov	r22, r24
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	61 1b       	sub	r22, r17
     c4e:	71 09       	sbc	r23, r1
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <__fpcmp_parts_f+0xac>
     c52:	84 30       	cpi	r24, 0x04	; 4
     c54:	21 f0       	breq	.+8      	; 0xc5e <__fpcmp_parts_f+0x3a>
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	31 f4       	brne	.+12     	; 0xc66 <__fpcmp_parts_f+0x42>
     c5a:	82 30       	cpi	r24, 0x02	; 2
     c5c:	b9 f1       	breq	.+110    	; 0xccc <__fpcmp_parts_f+0xa8>
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	88 23       	and	r24, r24
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     c64:	2d c0       	rjmp	.+90     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c66:	11 96       	adiw	r26, 0x01	; 1
     c68:	1c 91       	ld	r17, X
     c6a:	11 97       	sbiw	r26, 0x01	; 1
     c6c:	82 30       	cpi	r24, 0x02	; 2
     c6e:	f1 f0       	breq	.+60     	; 0xcac <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	18 17       	cp	r17, r24
     c74:	d9 f4       	brne	.+54     	; 0xcac <__fpcmp_parts_f+0x88>
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	2d 91       	ld	r18, X+
     c7a:	3c 91       	ld	r19, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	82 81       	ldd	r24, Z+2	; 0x02
     c80:	93 81       	ldd	r25, Z+3	; 0x03
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	94 f0       	brlt	.+36     	; 0xcac <__fpcmp_parts_f+0x88>
     c88:	28 17       	cp	r18, r24
     c8a:	39 07       	cpc	r19, r25
     c8c:	bc f0       	brlt	.+46     	; 0xcbc <__fpcmp_parts_f+0x98>
     c8e:	14 96       	adiw	r26, 0x04	; 4
     c90:	8d 91       	ld	r24, X+
     c92:	9d 91       	ld	r25, X+
     c94:	0d 90       	ld	r0, X+
     c96:	bc 91       	ld	r27, X
     c98:	a0 2d       	mov	r26, r0
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	35 81       	ldd	r19, Z+5	; 0x05
     c9e:	46 81       	ldd	r20, Z+6	; 0x06
     ca0:	57 81       	ldd	r21, Z+7	; 0x07
     ca2:	28 17       	cp	r18, r24
     ca4:	39 07       	cpc	r19, r25
     ca6:	4a 07       	cpc	r20, r26
     ca8:	5b 07       	cpc	r21, r27
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <__fpcmp_parts_f+0x8e>
     cac:	11 23       	and	r17, r17
     cae:	41 f0       	breq	.+16     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cb2:	82 17       	cp	r24, r18
     cb4:	93 07       	cpc	r25, r19
     cb6:	a4 07       	cpc	r26, r20
     cb8:	b5 07       	cpc	r27, r21
     cba:	40 f4       	brcc	.+16     	; 0xccc <__fpcmp_parts_f+0xa8>
     cbc:	11 23       	and	r17, r17
     cbe:	19 f0       	breq	.+6      	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__fpcmp_parts_f+0xac>
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <__fpcmp_parts_f+0xac>
     ccc:	60 e0       	ldi	r22, 0x00	; 0
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	cb 01       	movw	r24, r22
     cd2:	1f 91       	pop	r17
     cd4:	08 95       	ret

00000cd6 <I2C_SlaveInit>:
#include "I2C_Slave.h"
#include "../../LIB/BIT_MATH.h"
#include <util/delay.h>
#include <string.h>

void I2C_SlaveInit(u8 Address) {
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	0f 92       	push	r0
     cdc:	cd b7       	in	r28, 0x3d	; 61
     cde:	de b7       	in	r29, 0x3e	; 62
     ce0:	89 83       	std	Y+1, r24	; 0x01
    TWAR = (Address << 1);
     ce2:	e2 e2       	ldi	r30, 0x22	; 34
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	89 81       	ldd	r24, Y+1	; 0x01
     ce8:	88 0f       	add	r24, r24
     cea:	80 83       	st	Z, r24
    TWCR = (1<<TWEN) | (1<<TWEA);
     cec:	e6 e5       	ldi	r30, 0x56	; 86
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	84 e4       	ldi	r24, 0x44	; 68
     cf2:	80 83       	st	Z, r24
}
     cf4:	0f 90       	pop	r0
     cf6:	cf 91       	pop	r28
     cf8:	df 91       	pop	r29
     cfa:	08 95       	ret

00000cfc <I2C_ClearBuffer>:

void I2C_ClearBuffer(char* Buffer, u8 Length) {
     cfc:	df 93       	push	r29
     cfe:	cf 93       	push	r28
     d00:	00 d0       	rcall	.+0      	; 0xd02 <I2C_ClearBuffer+0x6>
     d02:	0f 92       	push	r0
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
     d08:	9a 83       	std	Y+2, r25	; 0x02
     d0a:	89 83       	std	Y+1, r24	; 0x01
     d0c:	6b 83       	std	Y+3, r22	; 0x03
    if (Buffer != NULL) {
     d0e:	89 81       	ldd	r24, Y+1	; 0x01
     d10:	9a 81       	ldd	r25, Y+2	; 0x02
     d12:	00 97       	sbiw	r24, 0x00	; 0
     d14:	51 f0       	breq	.+20     	; 0xd2a <I2C_ClearBuffer+0x2e>
        memset(Buffer, '\0', Length);
     d16:	8b 81       	ldd	r24, Y+3	; 0x03
     d18:	28 2f       	mov	r18, r24
     d1a:	30 e0       	ldi	r19, 0x00	; 0
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	9a 81       	ldd	r25, Y+2	; 0x02
     d20:	60 e0       	ldi	r22, 0x00	; 0
     d22:	70 e0       	ldi	r23, 0x00	; 0
     d24:	a9 01       	movw	r20, r18
     d26:	0e 94 96 19 	call	0x332c	; 0x332c <memset>
    }
}
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	0f 90       	pop	r0
     d30:	cf 91       	pop	r28
     d32:	df 91       	pop	r29
     d34:	08 95       	ret

00000d36 <I2C_SlaveReadData>:

u8 I2C_SlaveReadData(void) {
     d36:	df 93       	push	r29
     d38:	cf 93       	push	r28
     d3a:	cd b7       	in	r28, 0x3d	; 61
     d3c:	de b7       	in	r29, 0x3e	; 62
    //   I2C    
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     d3e:	e6 e5       	ldi	r30, 0x56	; 86
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	84 ec       	ldi	r24, 0xC4	; 196
     d44:	80 83       	st	Z, r24
    while (!(TWCR & (1<<TWINT)));
     d46:	e6 e5       	ldi	r30, 0x56	; 86
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	88 23       	and	r24, r24
     d4e:	dc f7       	brge	.-10     	; 0xd46 <I2C_SlaveReadData+0x10>
    return TWDR;
     d50:	e3 e2       	ldi	r30, 0x23	; 35
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
}
     d56:	cf 91       	pop	r28
     d58:	df 91       	pop	r29
     d5a:	08 95       	ret

00000d5c <I2C_SlaveWriteData>:

void I2C_SlaveWriteData(u8 Data) {
     d5c:	df 93       	push	r29
     d5e:	cf 93       	push	r28
     d60:	0f 92       	push	r0
     d62:	cd b7       	in	r28, 0x3d	; 61
     d64:	de b7       	in	r29, 0x3e	; 62
     d66:	89 83       	std	Y+1, r24	; 0x01
    TWDR = Data;
     d68:	e3 e2       	ldi	r30, 0x23	; 35
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	89 81       	ldd	r24, Y+1	; 0x01
     d6e:	80 83       	st	Z, r24
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     d70:	e6 e5       	ldi	r30, 0x56	; 86
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	84 ec       	ldi	r24, 0xC4	; 196
     d76:	80 83       	st	Z, r24
    while (!(TWCR & (1<<TWINT)));
     d78:	e6 e5       	ldi	r30, 0x56	; 86
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	80 81       	ld	r24, Z
     d7e:	88 23       	and	r24, r24
     d80:	dc f7       	brge	.-10     	; 0xd78 <I2C_SlaveWriteData+0x1c>
}
     d82:	0f 90       	pop	r0
     d84:	cf 91       	pop	r28
     d86:	df 91       	pop	r29
     d88:	08 95       	ret

00000d8a <I2C_SlaveSendString_Smart>:

/*        */
void I2C_SlaveSendString_Smart(char* Str, u8 IsReady) {
     d8a:	df 93       	push	r29
     d8c:	cf 93       	push	r28
     d8e:	00 d0       	rcall	.+0      	; 0xd90 <I2C_SlaveSendString_Smart+0x6>
     d90:	00 d0       	rcall	.+0      	; 0xd92 <I2C_SlaveSendString_Smart+0x8>
     d92:	cd b7       	in	r28, 0x3d	; 61
     d94:	de b7       	in	r29, 0x3e	; 62
     d96:	9b 83       	std	Y+3, r25	; 0x03
     d98:	8a 83       	std	Y+2, r24	; 0x02
     d9a:	6c 83       	std	Y+4, r22	; 0x04
    // 1.     (Address Match)
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     d9c:	e6 e5       	ldi	r30, 0x56	; 86
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	84 ec       	ldi	r24, 0xC4	; 196
     da2:	80 83       	st	Z, r24
    while (!(TWCR & (1<<TWINT)));
     da4:	e6 e5       	ldi	r30, 0x56	; 86
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	88 23       	and	r24, r24
     dac:	dc f7       	brge	.-10     	; 0xda4 <I2C_SlaveSendString_Smart+0x1a>

    // 2.    (   )
    if (IsReady) {
     dae:	8c 81       	ldd	r24, Y+4	; 0x04
     db0:	88 23       	and	r24, r24
     db2:	29 f0       	breq	.+10     	; 0xdbe <I2C_SlaveSendString_Smart+0x34>
        TWDR = SLAVE_READY_BYTE;
     db4:	e3 e2       	ldi	r30, 0x23	; 35
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	8f ef       	ldi	r24, 0xFF	; 255
     dba:	80 83       	st	Z, r24
     dbc:	03 c0       	rjmp	.+6      	; 0xdc4 <I2C_SlaveSendString_Smart+0x3a>
    } else {
        TWDR = SLAVE_BUSY_BYTE;
     dbe:	e3 e2       	ldi	r30, 0x23	; 35
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	10 82       	st	Z, r1
    }
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     dc4:	e6 e5       	ldi	r30, 0x56	; 86
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	84 ec       	ldi	r24, 0xC4	; 196
     dca:	80 83       	st	Z, r24
    while (!(TWCR & (1<<TWINT)));
     dcc:	e6 e5       	ldi	r30, 0x56	; 86
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	88 23       	and	r24, r24
     dd4:	dc f7       	brge	.-10     	; 0xdcc <I2C_SlaveSendString_Smart+0x42>

    //      ( )
    if (IsReady) {
     dd6:	8c 81       	ldd	r24, Y+4	; 0x04
     dd8:	88 23       	and	r24, r24
     dda:	71 f1       	breq	.+92     	; 0xe38 <I2C_SlaveSendString_Smart+0xae>
        u8 i = 0;
     ddc:	19 82       	std	Y+1, r1	; 0x01
        //     Start   
        TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     dde:	e6 e5       	ldi	r30, 0x56	; 86
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	84 ec       	ldi	r24, 0xC4	; 196
     de4:	80 83       	st	Z, r24
        while (!(TWCR & (1<<TWINT)));
     de6:	e6 e5       	ldi	r30, 0x56	; 86
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	88 23       	and	r24, r24
     dee:	dc f7       	brge	.-10     	; 0xde6 <I2C_SlaveSendString_Smart+0x5c>
     df0:	18 c0       	rjmp	.+48     	; 0xe22 <I2C_SlaveSendString_Smart+0x98>

        while (Str[i] != '\0') {
            TWDR = Str[i++];
     df2:	a3 e2       	ldi	r26, 0x23	; 35
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	89 81       	ldd	r24, Y+1	; 0x01
     df8:	28 2f       	mov	r18, r24
     dfa:	30 e0       	ldi	r19, 0x00	; 0
     dfc:	8a 81       	ldd	r24, Y+2	; 0x02
     dfe:	9b 81       	ldd	r25, Y+3	; 0x03
     e00:	fc 01       	movw	r30, r24
     e02:	e2 0f       	add	r30, r18
     e04:	f3 1f       	adc	r31, r19
     e06:	80 81       	ld	r24, Z
     e08:	8c 93       	st	X, r24
     e0a:	89 81       	ldd	r24, Y+1	; 0x01
     e0c:	8f 5f       	subi	r24, 0xFF	; 255
     e0e:	89 83       	std	Y+1, r24	; 0x01
            TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     e10:	e6 e5       	ldi	r30, 0x56	; 86
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	84 ec       	ldi	r24, 0xC4	; 196
     e16:	80 83       	st	Z, r24
            while (!(TWCR & (1<<TWINT)));
     e18:	e6 e5       	ldi	r30, 0x56	; 86
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	88 23       	and	r24, r24
     e20:	dc f7       	brge	.-10     	; 0xe18 <I2C_SlaveSendString_Smart+0x8e>
        u8 i = 0;
        //     Start   
        TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
        while (!(TWCR & (1<<TWINT)));

        while (Str[i] != '\0') {
     e22:	89 81       	ldd	r24, Y+1	; 0x01
     e24:	28 2f       	mov	r18, r24
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	8a 81       	ldd	r24, Y+2	; 0x02
     e2a:	9b 81       	ldd	r25, Y+3	; 0x03
     e2c:	fc 01       	movw	r30, r24
     e2e:	e2 0f       	add	r30, r18
     e30:	f3 1f       	adc	r31, r19
     e32:	80 81       	ld	r24, Z
     e34:	88 23       	and	r24, r24
     e36:	e9 f6       	brne	.-70     	; 0xdf2 <I2C_SlaveSendString_Smart+0x68>
            TWDR = Str[i++];
            TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
            while (!(TWCR & (1<<TWINT)));
        }
    }
}
     e38:	0f 90       	pop	r0
     e3a:	0f 90       	pop	r0
     e3c:	0f 90       	pop	r0
     e3e:	0f 90       	pop	r0
     e40:	cf 91       	pop	r28
     e42:	df 91       	pop	r29
     e44:	08 95       	ret

00000e46 <I2C_SlaveReceiveString_Smart>:

/*    (  ) */
void I2C_SlaveReceiveString_Smart(char* Buffer, u8 MaxLen) {
     e46:	df 93       	push	r29
     e48:	cf 93       	push	r28
     e4a:	00 d0       	rcall	.+0      	; 0xe4c <I2C_SlaveReceiveString_Smart+0x6>
     e4c:	00 d0       	rcall	.+0      	; 0xe4e <I2C_SlaveReceiveString_Smart+0x8>
     e4e:	cd b7       	in	r28, 0x3d	; 61
     e50:	de b7       	in	r29, 0x3e	; 62
     e52:	9b 83       	std	Y+3, r25	; 0x03
     e54:	8a 83       	std	Y+2, r24	; 0x02
     e56:	6c 83       	std	Y+4, r22	; 0x04
    I2C_ClearBuffer(Buffer, MaxLen);
     e58:	8a 81       	ldd	r24, Y+2	; 0x02
     e5a:	9b 81       	ldd	r25, Y+3	; 0x03
     e5c:	6c 81       	ldd	r22, Y+4	; 0x04
     e5e:	0e 94 7e 06 	call	0xcfc	; 0xcfc <I2C_ClearBuffer>
    u8 i = 0;
     e62:	19 82       	std	Y+1, r1	; 0x01

    //      
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     e64:	e6 e5       	ldi	r30, 0x56	; 86
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	84 ec       	ldi	r24, 0xC4	; 196
     e6a:	80 83       	st	Z, r24
    while (!(TWCR & (1<<TWINT)));
     e6c:	e6 e5       	ldi	r30, 0x56	; 86
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	88 23       	and	r24, r24
     e74:	dc f7       	brge	.-10     	; 0xe6c <I2C_SlaveReceiveString_Smart+0x26>

    //    
    for(i = 0; i < MaxLen - 1; i++) {
     e76:	19 82       	std	Y+1, r1	; 0x01
     e78:	38 c0       	rjmp	.+112    	; 0xeea <I2C_SlaveReceiveString_Smart+0xa4>
        TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
     e7a:	e6 e5       	ldi	r30, 0x56	; 86
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	84 ec       	ldi	r24, 0xC4	; 196
     e80:	80 83       	st	Z, r24
        while (!(TWCR & (1<<TWINT)));
     e82:	e6 e5       	ldi	r30, 0x56	; 86
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	88 23       	and	r24, r24
     e8a:	dc f7       	brge	.-10     	; 0xe82 <I2C_SlaveReceiveString_Smart+0x3c>

        Buffer[i] = TWDR;
     e8c:	89 81       	ldd	r24, Y+1	; 0x01
     e8e:	28 2f       	mov	r18, r24
     e90:	30 e0       	ldi	r19, 0x00	; 0
     e92:	8a 81       	ldd	r24, Y+2	; 0x02
     e94:	9b 81       	ldd	r25, Y+3	; 0x03
     e96:	dc 01       	movw	r26, r24
     e98:	a2 0f       	add	r26, r18
     e9a:	b3 1f       	adc	r27, r19
     e9c:	e3 e2       	ldi	r30, 0x23	; 35
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	8c 93       	st	X, r24

        //       #
        if(Buffer[i] == '#' || Buffer[i] == '\0') {
     ea4:	89 81       	ldd	r24, Y+1	; 0x01
     ea6:	28 2f       	mov	r18, r24
     ea8:	30 e0       	ldi	r19, 0x00	; 0
     eaa:	8a 81       	ldd	r24, Y+2	; 0x02
     eac:	9b 81       	ldd	r25, Y+3	; 0x03
     eae:	fc 01       	movw	r30, r24
     eb0:	e2 0f       	add	r30, r18
     eb2:	f3 1f       	adc	r31, r19
     eb4:	80 81       	ld	r24, Z
     eb6:	83 32       	cpi	r24, 0x23	; 35
     eb8:	59 f0       	breq	.+22     	; 0xed0 <I2C_SlaveReceiveString_Smart+0x8a>
     eba:	89 81       	ldd	r24, Y+1	; 0x01
     ebc:	28 2f       	mov	r18, r24
     ebe:	30 e0       	ldi	r19, 0x00	; 0
     ec0:	8a 81       	ldd	r24, Y+2	; 0x02
     ec2:	9b 81       	ldd	r25, Y+3	; 0x03
     ec4:	fc 01       	movw	r30, r24
     ec6:	e2 0f       	add	r30, r18
     ec8:	f3 1f       	adc	r31, r19
     eca:	80 81       	ld	r24, Z
     ecc:	88 23       	and	r24, r24
     ece:	51 f4       	brne	.+20     	; 0xee4 <I2C_SlaveReceiveString_Smart+0x9e>
            Buffer[i] = '\0';
     ed0:	89 81       	ldd	r24, Y+1	; 0x01
     ed2:	28 2f       	mov	r18, r24
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	8a 81       	ldd	r24, Y+2	; 0x02
     ed8:	9b 81       	ldd	r25, Y+3	; 0x03
     eda:	fc 01       	movw	r30, r24
     edc:	e2 0f       	add	r30, r18
     ede:	f3 1f       	adc	r31, r19
     ee0:	10 82       	st	Z, r1
     ee2:	0e c0       	rjmp	.+28     	; 0xf00 <I2C_SlaveReceiveString_Smart+0xba>
    //      
    TWCR = (1<<TWEN) | (1<<TWINT) | (1<<TWEA);
    while (!(TWCR & (1<<TWINT)));

    //    
    for(i = 0; i < MaxLen - 1; i++) {
     ee4:	89 81       	ldd	r24, Y+1	; 0x01
     ee6:	8f 5f       	subi	r24, 0xFF	; 255
     ee8:	89 83       	std	Y+1, r24	; 0x01
     eea:	89 81       	ldd	r24, Y+1	; 0x01
     eec:	28 2f       	mov	r18, r24
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	8c 81       	ldd	r24, Y+4	; 0x04
     ef2:	88 2f       	mov	r24, r24
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	01 97       	sbiw	r24, 0x01	; 1
     ef8:	28 17       	cp	r18, r24
     efa:	39 07       	cpc	r19, r25
     efc:	0c f4       	brge	.+2      	; 0xf00 <I2C_SlaveReceiveString_Smart+0xba>
     efe:	bd cf       	rjmp	.-134    	; 0xe7a <I2C_SlaveReceiveString_Smart+0x34>
        if(Buffer[i] == '#' || Buffer[i] == '\0') {
            Buffer[i] = '\0';
            break;
        }
    }
}
     f00:	0f 90       	pop	r0
     f02:	0f 90       	pop	r0
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	cf 91       	pop	r28
     f0a:	df 91       	pop	r29
     f0c:	08 95       	ret

00000f0e <DIO_InitPin>:
#include "../../LIB/STD_TYPES.h"



void DIO_InitPin      (u8  PORT_Name , u8  PIN_Number , u8  Mode)
{
     f0e:	df 93       	push	r29
     f10:	cf 93       	push	r28
     f12:	00 d0       	rcall	.+0      	; 0xf14 <DIO_InitPin+0x6>
     f14:	00 d0       	rcall	.+0      	; 0xf16 <DIO_InitPin+0x8>
     f16:	0f 92       	push	r0
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
     f1c:	89 83       	std	Y+1, r24	; 0x01
     f1e:	6a 83       	std	Y+2, r22	; 0x02
     f20:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
     f22:	89 81       	ldd	r24, Y+1	; 0x01
     f24:	28 2f       	mov	r18, r24
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	3d 83       	std	Y+5, r19	; 0x05
     f2a:	2c 83       	std	Y+4, r18	; 0x04
     f2c:	8c 81       	ldd	r24, Y+4	; 0x04
     f2e:	9d 81       	ldd	r25, Y+5	; 0x05
     f30:	82 30       	cpi	r24, 0x02	; 2
     f32:	91 05       	cpc	r25, r1
     f34:	09 f4       	brne	.+2      	; 0xf38 <DIO_InitPin+0x2a>
     f36:	48 c0       	rjmp	.+144    	; 0xfc8 <DIO_InitPin+0xba>
     f38:	2c 81       	ldd	r18, Y+4	; 0x04
     f3a:	3d 81       	ldd	r19, Y+5	; 0x05
     f3c:	23 30       	cpi	r18, 0x03	; 3
     f3e:	31 05       	cpc	r19, r1
     f40:	34 f4       	brge	.+12     	; 0xf4e <DIO_InitPin+0x40>
     f42:	8c 81       	ldd	r24, Y+4	; 0x04
     f44:	9d 81       	ldd	r25, Y+5	; 0x05
     f46:	81 30       	cpi	r24, 0x01	; 1
     f48:	91 05       	cpc	r25, r1
     f4a:	71 f0       	breq	.+28     	; 0xf68 <DIO_InitPin+0x5a>
     f4c:	cb c0       	rjmp	.+406    	; 0x10e4 <DIO_InitPin+0x1d6>
     f4e:	2c 81       	ldd	r18, Y+4	; 0x04
     f50:	3d 81       	ldd	r19, Y+5	; 0x05
     f52:	23 30       	cpi	r18, 0x03	; 3
     f54:	31 05       	cpc	r19, r1
     f56:	09 f4       	brne	.+2      	; 0xf5a <DIO_InitPin+0x4c>
     f58:	67 c0       	rjmp	.+206    	; 0x1028 <DIO_InitPin+0x11a>
     f5a:	8c 81       	ldd	r24, Y+4	; 0x04
     f5c:	9d 81       	ldd	r25, Y+5	; 0x05
     f5e:	84 30       	cpi	r24, 0x04	; 4
     f60:	91 05       	cpc	r25, r1
     f62:	09 f4       	brne	.+2      	; 0xf66 <DIO_InitPin+0x58>
     f64:	91 c0       	rjmp	.+290    	; 0x1088 <DIO_InitPin+0x17a>
     f66:	be c0       	rjmp	.+380    	; 0x10e4 <DIO_InitPin+0x1d6>
	{
	case DIO_PORTA :
		if (Mode == DIO_INPUT)
     f68:	8b 81       	ldd	r24, Y+3	; 0x03
     f6a:	88 23       	and	r24, r24
     f6c:	a9 f4       	brne	.+42     	; 0xf98 <DIO_InitPin+0x8a>
		{
			CLR_BIT(DDRA , PIN_Number) ;
     f6e:	aa e3       	ldi	r26, 0x3A	; 58
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	ea e3       	ldi	r30, 0x3A	; 58
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	48 2f       	mov	r20, r24
     f7a:	8a 81       	ldd	r24, Y+2	; 0x02
     f7c:	28 2f       	mov	r18, r24
     f7e:	30 e0       	ldi	r19, 0x00	; 0
     f80:	81 e0       	ldi	r24, 0x01	; 1
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	02 2e       	mov	r0, r18
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <DIO_InitPin+0x7e>
     f88:	88 0f       	add	r24, r24
     f8a:	99 1f       	adc	r25, r25
     f8c:	0a 94       	dec	r0
     f8e:	e2 f7       	brpl	.-8      	; 0xf88 <DIO_InitPin+0x7a>
     f90:	80 95       	com	r24
     f92:	84 23       	and	r24, r20
     f94:	8c 93       	st	X, r24
     f96:	a6 c0       	rjmp	.+332    	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
     f98:	8b 81       	ldd	r24, Y+3	; 0x03
     f9a:	81 30       	cpi	r24, 0x01	; 1
     f9c:	09 f0       	breq	.+2      	; 0xfa0 <DIO_InitPin+0x92>
     f9e:	a2 c0       	rjmp	.+324    	; 0x10e4 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRA , PIN_Number) ;
     fa0:	aa e3       	ldi	r26, 0x3A	; 58
     fa2:	b0 e0       	ldi	r27, 0x00	; 0
     fa4:	ea e3       	ldi	r30, 0x3A	; 58
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	48 2f       	mov	r20, r24
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	02 2e       	mov	r0, r18
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <DIO_InitPin+0xb0>
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	0a 94       	dec	r0
     fc0:	e2 f7       	brpl	.-8      	; 0xfba <DIO_InitPin+0xac>
     fc2:	84 2b       	or	r24, r20
     fc4:	8c 93       	st	X, r24
     fc6:	8e c0       	rjmp	.+284    	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Mode == DIO_INPUT)
     fc8:	8b 81       	ldd	r24, Y+3	; 0x03
     fca:	88 23       	and	r24, r24
     fcc:	a9 f4       	brne	.+42     	; 0xff8 <DIO_InitPin+0xea>
		{
			CLR_BIT(DDRB , PIN_Number) ;
     fce:	a7 e3       	ldi	r26, 0x37	; 55
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	e7 e3       	ldi	r30, 0x37	; 55
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	48 2f       	mov	r20, r24
     fda:	8a 81       	ldd	r24, Y+2	; 0x02
     fdc:	28 2f       	mov	r18, r24
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	81 e0       	ldi	r24, 0x01	; 1
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	02 2e       	mov	r0, r18
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <DIO_InitPin+0xde>
     fe8:	88 0f       	add	r24, r24
     fea:	99 1f       	adc	r25, r25
     fec:	0a 94       	dec	r0
     fee:	e2 f7       	brpl	.-8      	; 0xfe8 <DIO_InitPin+0xda>
     ff0:	80 95       	com	r24
     ff2:	84 23       	and	r24, r20
     ff4:	8c 93       	st	X, r24
     ff6:	76 c0       	rjmp	.+236    	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
     ff8:	8b 81       	ldd	r24, Y+3	; 0x03
     ffa:	81 30       	cpi	r24, 0x01	; 1
     ffc:	09 f0       	breq	.+2      	; 0x1000 <DIO_InitPin+0xf2>
     ffe:	72 c0       	rjmp	.+228    	; 0x10e4 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRB , PIN_Number) ;
    1000:	a7 e3       	ldi	r26, 0x37	; 55
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	e7 e3       	ldi	r30, 0x37	; 55
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	48 2f       	mov	r20, r24
    100c:	8a 81       	ldd	r24, Y+2	; 0x02
    100e:	28 2f       	mov	r18, r24
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	02 2e       	mov	r0, r18
    1018:	02 c0       	rjmp	.+4      	; 0x101e <DIO_InitPin+0x110>
    101a:	88 0f       	add	r24, r24
    101c:	99 1f       	adc	r25, r25
    101e:	0a 94       	dec	r0
    1020:	e2 f7       	brpl	.-8      	; 0x101a <DIO_InitPin+0x10c>
    1022:	84 2b       	or	r24, r20
    1024:	8c 93       	st	X, r24
    1026:	5e c0       	rjmp	.+188    	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Mode == DIO_INPUT)
    1028:	8b 81       	ldd	r24, Y+3	; 0x03
    102a:	88 23       	and	r24, r24
    102c:	a9 f4       	brne	.+42     	; 0x1058 <DIO_InitPin+0x14a>
		{
			CLR_BIT(DDRC , PIN_Number) ;
    102e:	a4 e3       	ldi	r26, 0x34	; 52
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	e4 e3       	ldi	r30, 0x34	; 52
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	80 81       	ld	r24, Z
    1038:	48 2f       	mov	r20, r24
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	28 2f       	mov	r18, r24
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	81 e0       	ldi	r24, 0x01	; 1
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	02 2e       	mov	r0, r18
    1046:	02 c0       	rjmp	.+4      	; 0x104c <DIO_InitPin+0x13e>
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	0a 94       	dec	r0
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <DIO_InitPin+0x13a>
    1050:	80 95       	com	r24
    1052:	84 23       	and	r24, r20
    1054:	8c 93       	st	X, r24
    1056:	46 c0       	rjmp	.+140    	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    1058:	8b 81       	ldd	r24, Y+3	; 0x03
    105a:	81 30       	cpi	r24, 0x01	; 1
    105c:	09 f0       	breq	.+2      	; 0x1060 <DIO_InitPin+0x152>
    105e:	42 c0       	rjmp	.+132    	; 0x10e4 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRC , PIN_Number) ;
    1060:	a4 e3       	ldi	r26, 0x34	; 52
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e4 e3       	ldi	r30, 0x34	; 52
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	48 2f       	mov	r20, r24
    106c:	8a 81       	ldd	r24, Y+2	; 0x02
    106e:	28 2f       	mov	r18, r24
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	02 2e       	mov	r0, r18
    1078:	02 c0       	rjmp	.+4      	; 0x107e <DIO_InitPin+0x170>
    107a:	88 0f       	add	r24, r24
    107c:	99 1f       	adc	r25, r25
    107e:	0a 94       	dec	r0
    1080:	e2 f7       	brpl	.-8      	; 0x107a <DIO_InitPin+0x16c>
    1082:	84 2b       	or	r24, r20
    1084:	8c 93       	st	X, r24
    1086:	2e c0       	rjmp	.+92     	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Mode == DIO_INPUT)
    1088:	8b 81       	ldd	r24, Y+3	; 0x03
    108a:	88 23       	and	r24, r24
    108c:	a9 f4       	brne	.+42     	; 0x10b8 <DIO_InitPin+0x1aa>
		{
			CLR_BIT(DDRD , PIN_Number) ;
    108e:	a1 e3       	ldi	r26, 0x31	; 49
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e1 e3       	ldi	r30, 0x31	; 49
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	48 2f       	mov	r20, r24
    109a:	8a 81       	ldd	r24, Y+2	; 0x02
    109c:	28 2f       	mov	r18, r24
    109e:	30 e0       	ldi	r19, 0x00	; 0
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	02 2e       	mov	r0, r18
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <DIO_InitPin+0x19e>
    10a8:	88 0f       	add	r24, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	0a 94       	dec	r0
    10ae:	e2 f7       	brpl	.-8      	; 0x10a8 <DIO_InitPin+0x19a>
    10b0:	80 95       	com	r24
    10b2:	84 23       	and	r24, r20
    10b4:	8c 93       	st	X, r24
    10b6:	16 c0       	rjmp	.+44     	; 0x10e4 <DIO_InitPin+0x1d6>
		}
		else if (Mode == DIO_OUTPUT)
    10b8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ba:	81 30       	cpi	r24, 0x01	; 1
    10bc:	99 f4       	brne	.+38     	; 0x10e4 <DIO_InitPin+0x1d6>
		{
			SET_BIT(DDRD , PIN_Number) ;
    10be:	a1 e3       	ldi	r26, 0x31	; 49
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	e1 e3       	ldi	r30, 0x31	; 49
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	48 2f       	mov	r20, r24
    10ca:	8a 81       	ldd	r24, Y+2	; 0x02
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	02 2e       	mov	r0, r18
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <DIO_InitPin+0x1ce>
    10d8:	88 0f       	add	r24, r24
    10da:	99 1f       	adc	r25, r25
    10dc:	0a 94       	dec	r0
    10de:	e2 f7       	brpl	.-8      	; 0x10d8 <DIO_InitPin+0x1ca>
    10e0:	84 2b       	or	r24, r20
    10e2:	8c 93       	st	X, r24
		}
		break ;
	}
}
    10e4:	0f 90       	pop	r0
    10e6:	0f 90       	pop	r0
    10e8:	0f 90       	pop	r0
    10ea:	0f 90       	pop	r0
    10ec:	0f 90       	pop	r0
    10ee:	cf 91       	pop	r28
    10f0:	df 91       	pop	r29
    10f2:	08 95       	ret

000010f4 <DIO_SetPinValue>:
void DIO_SetPinValue  (u8  PORT_Name , u8  PIN_Number , u8  Val )
{
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	00 d0       	rcall	.+0      	; 0x10fa <DIO_SetPinValue+0x6>
    10fa:	00 d0       	rcall	.+0      	; 0x10fc <DIO_SetPinValue+0x8>
    10fc:	0f 92       	push	r0
    10fe:	cd b7       	in	r28, 0x3d	; 61
    1100:	de b7       	in	r29, 0x3e	; 62
    1102:	89 83       	std	Y+1, r24	; 0x01
    1104:	6a 83       	std	Y+2, r22	; 0x02
    1106:	4b 83       	std	Y+3, r20	; 0x03
	switch (PORT_Name)
    1108:	89 81       	ldd	r24, Y+1	; 0x01
    110a:	28 2f       	mov	r18, r24
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	3d 83       	std	Y+5, r19	; 0x05
    1110:	2c 83       	std	Y+4, r18	; 0x04
    1112:	8c 81       	ldd	r24, Y+4	; 0x04
    1114:	9d 81       	ldd	r25, Y+5	; 0x05
    1116:	82 30       	cpi	r24, 0x02	; 2
    1118:	91 05       	cpc	r25, r1
    111a:	09 f4       	brne	.+2      	; 0x111e <DIO_SetPinValue+0x2a>
    111c:	48 c0       	rjmp	.+144    	; 0x11ae <DIO_SetPinValue+0xba>
    111e:	2c 81       	ldd	r18, Y+4	; 0x04
    1120:	3d 81       	ldd	r19, Y+5	; 0x05
    1122:	23 30       	cpi	r18, 0x03	; 3
    1124:	31 05       	cpc	r19, r1
    1126:	34 f4       	brge	.+12     	; 0x1134 <DIO_SetPinValue+0x40>
    1128:	8c 81       	ldd	r24, Y+4	; 0x04
    112a:	9d 81       	ldd	r25, Y+5	; 0x05
    112c:	81 30       	cpi	r24, 0x01	; 1
    112e:	91 05       	cpc	r25, r1
    1130:	71 f0       	breq	.+28     	; 0x114e <DIO_SetPinValue+0x5a>
    1132:	cb c0       	rjmp	.+406    	; 0x12ca <DIO_SetPinValue+0x1d6>
    1134:	2c 81       	ldd	r18, Y+4	; 0x04
    1136:	3d 81       	ldd	r19, Y+5	; 0x05
    1138:	23 30       	cpi	r18, 0x03	; 3
    113a:	31 05       	cpc	r19, r1
    113c:	09 f4       	brne	.+2      	; 0x1140 <DIO_SetPinValue+0x4c>
    113e:	67 c0       	rjmp	.+206    	; 0x120e <DIO_SetPinValue+0x11a>
    1140:	8c 81       	ldd	r24, Y+4	; 0x04
    1142:	9d 81       	ldd	r25, Y+5	; 0x05
    1144:	84 30       	cpi	r24, 0x04	; 4
    1146:	91 05       	cpc	r25, r1
    1148:	09 f4       	brne	.+2      	; 0x114c <DIO_SetPinValue+0x58>
    114a:	91 c0       	rjmp	.+290    	; 0x126e <DIO_SetPinValue+0x17a>
    114c:	be c0       	rjmp	.+380    	; 0x12ca <DIO_SetPinValue+0x1d6>
	{
	case DIO_PORTA :
		if (Val == DIO_LOW)
    114e:	8b 81       	ldd	r24, Y+3	; 0x03
    1150:	88 23       	and	r24, r24
    1152:	a9 f4       	brne	.+42     	; 0x117e <DIO_SetPinValue+0x8a>
		{
			CLR_BIT(PORTA , PIN_Number) ;
    1154:	ab e3       	ldi	r26, 0x3B	; 59
    1156:	b0 e0       	ldi	r27, 0x00	; 0
    1158:	eb e3       	ldi	r30, 0x3B	; 59
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	48 2f       	mov	r20, r24
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	28 2f       	mov	r18, r24
    1164:	30 e0       	ldi	r19, 0x00	; 0
    1166:	81 e0       	ldi	r24, 0x01	; 1
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	02 2e       	mov	r0, r18
    116c:	02 c0       	rjmp	.+4      	; 0x1172 <DIO_SetPinValue+0x7e>
    116e:	88 0f       	add	r24, r24
    1170:	99 1f       	adc	r25, r25
    1172:	0a 94       	dec	r0
    1174:	e2 f7       	brpl	.-8      	; 0x116e <DIO_SetPinValue+0x7a>
    1176:	80 95       	com	r24
    1178:	84 23       	and	r24, r20
    117a:	8c 93       	st	X, r24
    117c:	a6 c0       	rjmp	.+332    	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    117e:	8b 81       	ldd	r24, Y+3	; 0x03
    1180:	81 30       	cpi	r24, 0x01	; 1
    1182:	09 f0       	breq	.+2      	; 0x1186 <DIO_SetPinValue+0x92>
    1184:	a2 c0       	rjmp	.+324    	; 0x12ca <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTA , PIN_Number) ;
    1186:	ab e3       	ldi	r26, 0x3B	; 59
    1188:	b0 e0       	ldi	r27, 0x00	; 0
    118a:	eb e3       	ldi	r30, 0x3B	; 59
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	48 2f       	mov	r20, r24
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	28 2f       	mov	r18, r24
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	02 2e       	mov	r0, r18
    119e:	02 c0       	rjmp	.+4      	; 0x11a4 <DIO_SetPinValue+0xb0>
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	0a 94       	dec	r0
    11a6:	e2 f7       	brpl	.-8      	; 0x11a0 <DIO_SetPinValue+0xac>
    11a8:	84 2b       	or	r24, r20
    11aa:	8c 93       	st	X, r24
    11ac:	8e c0       	rjmp	.+284    	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTB :
		if (Val == DIO_LOW)
    11ae:	8b 81       	ldd	r24, Y+3	; 0x03
    11b0:	88 23       	and	r24, r24
    11b2:	a9 f4       	brne	.+42     	; 0x11de <DIO_SetPinValue+0xea>
		{
			CLR_BIT(PORTB , PIN_Number) ;
    11b4:	a8 e3       	ldi	r26, 0x38	; 56
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e8 e3       	ldi	r30, 0x38	; 56
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	48 2f       	mov	r20, r24
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	28 2f       	mov	r18, r24
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	81 e0       	ldi	r24, 0x01	; 1
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	02 2e       	mov	r0, r18
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <DIO_SetPinValue+0xde>
    11ce:	88 0f       	add	r24, r24
    11d0:	99 1f       	adc	r25, r25
    11d2:	0a 94       	dec	r0
    11d4:	e2 f7       	brpl	.-8      	; 0x11ce <DIO_SetPinValue+0xda>
    11d6:	80 95       	com	r24
    11d8:	84 23       	and	r24, r20
    11da:	8c 93       	st	X, r24
    11dc:	76 c0       	rjmp	.+236    	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	81 30       	cpi	r24, 0x01	; 1
    11e2:	09 f0       	breq	.+2      	; 0x11e6 <DIO_SetPinValue+0xf2>
    11e4:	72 c0       	rjmp	.+228    	; 0x12ca <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTB , PIN_Number) ;
    11e6:	a8 e3       	ldi	r26, 0x38	; 56
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e8 e3       	ldi	r30, 0x38	; 56
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	48 2f       	mov	r20, r24
    11f2:	8a 81       	ldd	r24, Y+2	; 0x02
    11f4:	28 2f       	mov	r18, r24
    11f6:	30 e0       	ldi	r19, 0x00	; 0
    11f8:	81 e0       	ldi	r24, 0x01	; 1
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	02 2e       	mov	r0, r18
    11fe:	02 c0       	rjmp	.+4      	; 0x1204 <DIO_SetPinValue+0x110>
    1200:	88 0f       	add	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	0a 94       	dec	r0
    1206:	e2 f7       	brpl	.-8      	; 0x1200 <DIO_SetPinValue+0x10c>
    1208:	84 2b       	or	r24, r20
    120a:	8c 93       	st	X, r24
    120c:	5e c0       	rjmp	.+188    	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTC :
		if (Val == DIO_LOW)
    120e:	8b 81       	ldd	r24, Y+3	; 0x03
    1210:	88 23       	and	r24, r24
    1212:	a9 f4       	brne	.+42     	; 0x123e <DIO_SetPinValue+0x14a>
		{
			CLR_BIT(PORTC , PIN_Number) ;
    1214:	a5 e3       	ldi	r26, 0x35	; 53
    1216:	b0 e0       	ldi	r27, 0x00	; 0
    1218:	e5 e3       	ldi	r30, 0x35	; 53
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	80 81       	ld	r24, Z
    121e:	48 2f       	mov	r20, r24
    1220:	8a 81       	ldd	r24, Y+2	; 0x02
    1222:	28 2f       	mov	r18, r24
    1224:	30 e0       	ldi	r19, 0x00	; 0
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	02 2e       	mov	r0, r18
    122c:	02 c0       	rjmp	.+4      	; 0x1232 <DIO_SetPinValue+0x13e>
    122e:	88 0f       	add	r24, r24
    1230:	99 1f       	adc	r25, r25
    1232:	0a 94       	dec	r0
    1234:	e2 f7       	brpl	.-8      	; 0x122e <DIO_SetPinValue+0x13a>
    1236:	80 95       	com	r24
    1238:	84 23       	and	r24, r20
    123a:	8c 93       	st	X, r24
    123c:	46 c0       	rjmp	.+140    	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	81 30       	cpi	r24, 0x01	; 1
    1242:	09 f0       	breq	.+2      	; 0x1246 <DIO_SetPinValue+0x152>
    1244:	42 c0       	rjmp	.+132    	; 0x12ca <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTC , PIN_Number) ;
    1246:	a5 e3       	ldi	r26, 0x35	; 53
    1248:	b0 e0       	ldi	r27, 0x00	; 0
    124a:	e5 e3       	ldi	r30, 0x35	; 53
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	48 2f       	mov	r20, r24
    1252:	8a 81       	ldd	r24, Y+2	; 0x02
    1254:	28 2f       	mov	r18, r24
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	81 e0       	ldi	r24, 0x01	; 1
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	02 2e       	mov	r0, r18
    125e:	02 c0       	rjmp	.+4      	; 0x1264 <DIO_SetPinValue+0x170>
    1260:	88 0f       	add	r24, r24
    1262:	99 1f       	adc	r25, r25
    1264:	0a 94       	dec	r0
    1266:	e2 f7       	brpl	.-8      	; 0x1260 <DIO_SetPinValue+0x16c>
    1268:	84 2b       	or	r24, r20
    126a:	8c 93       	st	X, r24
    126c:	2e c0       	rjmp	.+92     	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		break ;
	case DIO_PORTD :
		if (Val == DIO_LOW)
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	88 23       	and	r24, r24
    1272:	a9 f4       	brne	.+42     	; 0x129e <DIO_SetPinValue+0x1aa>
		{
			CLR_BIT(PORTD , PIN_Number) ;
    1274:	a2 e3       	ldi	r26, 0x32	; 50
    1276:	b0 e0       	ldi	r27, 0x00	; 0
    1278:	e2 e3       	ldi	r30, 0x32	; 50
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	80 81       	ld	r24, Z
    127e:	48 2f       	mov	r20, r24
    1280:	8a 81       	ldd	r24, Y+2	; 0x02
    1282:	28 2f       	mov	r18, r24
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	81 e0       	ldi	r24, 0x01	; 1
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	02 2e       	mov	r0, r18
    128c:	02 c0       	rjmp	.+4      	; 0x1292 <DIO_SetPinValue+0x19e>
    128e:	88 0f       	add	r24, r24
    1290:	99 1f       	adc	r25, r25
    1292:	0a 94       	dec	r0
    1294:	e2 f7       	brpl	.-8      	; 0x128e <DIO_SetPinValue+0x19a>
    1296:	80 95       	com	r24
    1298:	84 23       	and	r24, r20
    129a:	8c 93       	st	X, r24
    129c:	16 c0       	rjmp	.+44     	; 0x12ca <DIO_SetPinValue+0x1d6>
		}
		else if (Val == DIO_HIGH)
    129e:	8b 81       	ldd	r24, Y+3	; 0x03
    12a0:	81 30       	cpi	r24, 0x01	; 1
    12a2:	99 f4       	brne	.+38     	; 0x12ca <DIO_SetPinValue+0x1d6>
		{
			SET_BIT(PORTD , PIN_Number) ;
    12a4:	a2 e3       	ldi	r26, 0x32	; 50
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e2 e3       	ldi	r30, 0x32	; 50
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	48 2f       	mov	r20, r24
    12b0:	8a 81       	ldd	r24, Y+2	; 0x02
    12b2:	28 2f       	mov	r18, r24
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	02 2e       	mov	r0, r18
    12bc:	02 c0       	rjmp	.+4      	; 0x12c2 <DIO_SetPinValue+0x1ce>
    12be:	88 0f       	add	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	0a 94       	dec	r0
    12c4:	e2 f7       	brpl	.-8      	; 0x12be <DIO_SetPinValue+0x1ca>
    12c6:	84 2b       	or	r24, r20
    12c8:	8c 93       	st	X, r24
		}
		break ;
	}
}
    12ca:	0f 90       	pop	r0
    12cc:	0f 90       	pop	r0
    12ce:	0f 90       	pop	r0
    12d0:	0f 90       	pop	r0
    12d2:	0f 90       	pop	r0
    12d4:	cf 91       	pop	r28
    12d6:	df 91       	pop	r29
    12d8:	08 95       	ret

000012da <DIO_TogPinValue>:
void DIO_TogPinValue  (u8  PORT_Name , u8  PIN_Number          )
{
    12da:	df 93       	push	r29
    12dc:	cf 93       	push	r28
    12de:	00 d0       	rcall	.+0      	; 0x12e0 <DIO_TogPinValue+0x6>
    12e0:	00 d0       	rcall	.+0      	; 0x12e2 <DIO_TogPinValue+0x8>
    12e2:	cd b7       	in	r28, 0x3d	; 61
    12e4:	de b7       	in	r29, 0x3e	; 62
    12e6:	89 83       	std	Y+1, r24	; 0x01
    12e8:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    12ea:	89 81       	ldd	r24, Y+1	; 0x01
    12ec:	28 2f       	mov	r18, r24
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	3c 83       	std	Y+4, r19	; 0x04
    12f2:	2b 83       	std	Y+3, r18	; 0x03
    12f4:	8b 81       	ldd	r24, Y+3	; 0x03
    12f6:	9c 81       	ldd	r25, Y+4	; 0x04
    12f8:	82 30       	cpi	r24, 0x02	; 2
    12fa:	91 05       	cpc	r25, r1
    12fc:	51 f1       	breq	.+84     	; 0x1352 <DIO_TogPinValue+0x78>
    12fe:	2b 81       	ldd	r18, Y+3	; 0x03
    1300:	3c 81       	ldd	r19, Y+4	; 0x04
    1302:	23 30       	cpi	r18, 0x03	; 3
    1304:	31 05       	cpc	r19, r1
    1306:	34 f4       	brge	.+12     	; 0x1314 <DIO_TogPinValue+0x3a>
    1308:	8b 81       	ldd	r24, Y+3	; 0x03
    130a:	9c 81       	ldd	r25, Y+4	; 0x04
    130c:	81 30       	cpi	r24, 0x01	; 1
    130e:	91 05       	cpc	r25, r1
    1310:	61 f0       	breq	.+24     	; 0x132a <DIO_TogPinValue+0x50>
    1312:	5a c0       	rjmp	.+180    	; 0x13c8 <DIO_TogPinValue+0xee>
    1314:	2b 81       	ldd	r18, Y+3	; 0x03
    1316:	3c 81       	ldd	r19, Y+4	; 0x04
    1318:	23 30       	cpi	r18, 0x03	; 3
    131a:	31 05       	cpc	r19, r1
    131c:	71 f1       	breq	.+92     	; 0x137a <DIO_TogPinValue+0xa0>
    131e:	8b 81       	ldd	r24, Y+3	; 0x03
    1320:	9c 81       	ldd	r25, Y+4	; 0x04
    1322:	84 30       	cpi	r24, 0x04	; 4
    1324:	91 05       	cpc	r25, r1
    1326:	e9 f1       	breq	.+122    	; 0x13a2 <DIO_TogPinValue+0xc8>
    1328:	4f c0       	rjmp	.+158    	; 0x13c8 <DIO_TogPinValue+0xee>
	{
	case DIO_PORTA :
		TOG_BIT(PORTA , PIN_Number) ;
    132a:	ab e3       	ldi	r26, 0x3B	; 59
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	eb e3       	ldi	r30, 0x3B	; 59
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	48 2f       	mov	r20, r24
    1336:	8a 81       	ldd	r24, Y+2	; 0x02
    1338:	28 2f       	mov	r18, r24
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	02 2e       	mov	r0, r18
    1342:	02 c0       	rjmp	.+4      	; 0x1348 <DIO_TogPinValue+0x6e>
    1344:	88 0f       	add	r24, r24
    1346:	99 1f       	adc	r25, r25
    1348:	0a 94       	dec	r0
    134a:	e2 f7       	brpl	.-8      	; 0x1344 <DIO_TogPinValue+0x6a>
    134c:	84 27       	eor	r24, r20
    134e:	8c 93       	st	X, r24
    1350:	3b c0       	rjmp	.+118    	; 0x13c8 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTB :
		TOG_BIT(PORTB , PIN_Number) ;
    1352:	a8 e3       	ldi	r26, 0x38	; 56
    1354:	b0 e0       	ldi	r27, 0x00	; 0
    1356:	e8 e3       	ldi	r30, 0x38	; 56
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 81       	ld	r24, Z
    135c:	48 2f       	mov	r20, r24
    135e:	8a 81       	ldd	r24, Y+2	; 0x02
    1360:	28 2f       	mov	r18, r24
    1362:	30 e0       	ldi	r19, 0x00	; 0
    1364:	81 e0       	ldi	r24, 0x01	; 1
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	02 2e       	mov	r0, r18
    136a:	02 c0       	rjmp	.+4      	; 0x1370 <DIO_TogPinValue+0x96>
    136c:	88 0f       	add	r24, r24
    136e:	99 1f       	adc	r25, r25
    1370:	0a 94       	dec	r0
    1372:	e2 f7       	brpl	.-8      	; 0x136c <DIO_TogPinValue+0x92>
    1374:	84 27       	eor	r24, r20
    1376:	8c 93       	st	X, r24
    1378:	27 c0       	rjmp	.+78     	; 0x13c8 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTC :
		TOG_BIT(PORTC , PIN_Number) ;
    137a:	a5 e3       	ldi	r26, 0x35	; 53
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e5 e3       	ldi	r30, 0x35	; 53
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	48 2f       	mov	r20, r24
    1386:	8a 81       	ldd	r24, Y+2	; 0x02
    1388:	28 2f       	mov	r18, r24
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	02 2e       	mov	r0, r18
    1392:	02 c0       	rjmp	.+4      	; 0x1398 <DIO_TogPinValue+0xbe>
    1394:	88 0f       	add	r24, r24
    1396:	99 1f       	adc	r25, r25
    1398:	0a 94       	dec	r0
    139a:	e2 f7       	brpl	.-8      	; 0x1394 <DIO_TogPinValue+0xba>
    139c:	84 27       	eor	r24, r20
    139e:	8c 93       	st	X, r24
    13a0:	13 c0       	rjmp	.+38     	; 0x13c8 <DIO_TogPinValue+0xee>
		break ;
	case DIO_PORTD :
		TOG_BIT(PORTD , PIN_Number) ;
    13a2:	a2 e3       	ldi	r26, 0x32	; 50
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e2 e3       	ldi	r30, 0x32	; 50
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	48 2f       	mov	r20, r24
    13ae:	8a 81       	ldd	r24, Y+2	; 0x02
    13b0:	28 2f       	mov	r18, r24
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	81 e0       	ldi	r24, 0x01	; 1
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	02 2e       	mov	r0, r18
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <DIO_TogPinValue+0xe6>
    13bc:	88 0f       	add	r24, r24
    13be:	99 1f       	adc	r25, r25
    13c0:	0a 94       	dec	r0
    13c2:	e2 f7       	brpl	.-8      	; 0x13bc <DIO_TogPinValue+0xe2>
    13c4:	84 27       	eor	r24, r20
    13c6:	8c 93       	st	X, r24
		break ;
	}
}
    13c8:	0f 90       	pop	r0
    13ca:	0f 90       	pop	r0
    13cc:	0f 90       	pop	r0
    13ce:	0f 90       	pop	r0
    13d0:	cf 91       	pop	r28
    13d2:	df 91       	pop	r29
    13d4:	08 95       	ret

000013d6 <DIO_ReadPinValue>:
u8    DIO_ReadPinValue (u8  PORT_Name , u8  PIN_Number          )
{
    13d6:	df 93       	push	r29
    13d8:	cf 93       	push	r28
    13da:	00 d0       	rcall	.+0      	; 0x13dc <DIO_ReadPinValue+0x6>
    13dc:	00 d0       	rcall	.+0      	; 0x13de <DIO_ReadPinValue+0x8>
    13de:	0f 92       	push	r0
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	8a 83       	std	Y+2, r24	; 0x02
    13e6:	6b 83       	std	Y+3, r22	; 0x03
	u8  PinValue ;
	switch (PORT_Name)
    13e8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	3d 83       	std	Y+5, r19	; 0x05
    13f0:	2c 83       	std	Y+4, r18	; 0x04
    13f2:	4c 81       	ldd	r20, Y+4	; 0x04
    13f4:	5d 81       	ldd	r21, Y+5	; 0x05
    13f6:	42 30       	cpi	r20, 0x02	; 2
    13f8:	51 05       	cpc	r21, r1
    13fa:	b1 f1       	breq	.+108    	; 0x1468 <DIO_ReadPinValue+0x92>
    13fc:	8c 81       	ldd	r24, Y+4	; 0x04
    13fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1400:	83 30       	cpi	r24, 0x03	; 3
    1402:	91 05       	cpc	r25, r1
    1404:	34 f4       	brge	.+12     	; 0x1412 <DIO_ReadPinValue+0x3c>
    1406:	2c 81       	ldd	r18, Y+4	; 0x04
    1408:	3d 81       	ldd	r19, Y+5	; 0x05
    140a:	21 30       	cpi	r18, 0x01	; 1
    140c:	31 05       	cpc	r19, r1
    140e:	71 f0       	breq	.+28     	; 0x142c <DIO_ReadPinValue+0x56>
    1410:	84 c0       	rjmp	.+264    	; 0x151a <DIO_ReadPinValue+0x144>
    1412:	4c 81       	ldd	r20, Y+4	; 0x04
    1414:	5d 81       	ldd	r21, Y+5	; 0x05
    1416:	43 30       	cpi	r20, 0x03	; 3
    1418:	51 05       	cpc	r21, r1
    141a:	09 f4       	brne	.+2      	; 0x141e <DIO_ReadPinValue+0x48>
    141c:	43 c0       	rjmp	.+134    	; 0x14a4 <DIO_ReadPinValue+0xce>
    141e:	8c 81       	ldd	r24, Y+4	; 0x04
    1420:	9d 81       	ldd	r25, Y+5	; 0x05
    1422:	84 30       	cpi	r24, 0x04	; 4
    1424:	91 05       	cpc	r25, r1
    1426:	09 f4       	brne	.+2      	; 0x142a <DIO_ReadPinValue+0x54>
    1428:	5b c0       	rjmp	.+182    	; 0x14e0 <DIO_ReadPinValue+0x10a>
    142a:	77 c0       	rjmp	.+238    	; 0x151a <DIO_ReadPinValue+0x144>
	{
	case DIO_PORTA :
		PinValue = READ_BIT(PINA , PIN_Number) ;
    142c:	e9 e3       	ldi	r30, 0x39	; 57
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	48 2f       	mov	r20, r24
    1434:	50 e0       	ldi	r21, 0x00	; 0
    1436:	8b 81       	ldd	r24, Y+3	; 0x03
    1438:	28 2f       	mov	r18, r24
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	81 e0       	ldi	r24, 0x01	; 1
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	02 c0       	rjmp	.+4      	; 0x1446 <DIO_ReadPinValue+0x70>
    1442:	88 0f       	add	r24, r24
    1444:	99 1f       	adc	r25, r25
    1446:	2a 95       	dec	r18
    1448:	e2 f7       	brpl	.-8      	; 0x1442 <DIO_ReadPinValue+0x6c>
    144a:	9a 01       	movw	r18, r20
    144c:	28 23       	and	r18, r24
    144e:	39 23       	and	r19, r25
    1450:	8b 81       	ldd	r24, Y+3	; 0x03
    1452:	88 2f       	mov	r24, r24
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	a9 01       	movw	r20, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <DIO_ReadPinValue+0x88>
    145a:	55 95       	asr	r21
    145c:	47 95       	ror	r20
    145e:	8a 95       	dec	r24
    1460:	e2 f7       	brpl	.-8      	; 0x145a <DIO_ReadPinValue+0x84>
    1462:	ca 01       	movw	r24, r20
    1464:	89 83       	std	Y+1, r24	; 0x01
    1466:	59 c0       	rjmp	.+178    	; 0x151a <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTB :
		PinValue = READ_BIT(PINB , PIN_Number) ;
    1468:	e6 e3       	ldi	r30, 0x36	; 54
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	48 2f       	mov	r20, r24
    1470:	50 e0       	ldi	r21, 0x00	; 0
    1472:	8b 81       	ldd	r24, Y+3	; 0x03
    1474:	28 2f       	mov	r18, r24
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	81 e0       	ldi	r24, 0x01	; 1
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	02 c0       	rjmp	.+4      	; 0x1482 <DIO_ReadPinValue+0xac>
    147e:	88 0f       	add	r24, r24
    1480:	99 1f       	adc	r25, r25
    1482:	2a 95       	dec	r18
    1484:	e2 f7       	brpl	.-8      	; 0x147e <DIO_ReadPinValue+0xa8>
    1486:	9a 01       	movw	r18, r20
    1488:	28 23       	and	r18, r24
    148a:	39 23       	and	r19, r25
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	88 2f       	mov	r24, r24
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	a9 01       	movw	r20, r18
    1494:	02 c0       	rjmp	.+4      	; 0x149a <DIO_ReadPinValue+0xc4>
    1496:	55 95       	asr	r21
    1498:	47 95       	ror	r20
    149a:	8a 95       	dec	r24
    149c:	e2 f7       	brpl	.-8      	; 0x1496 <DIO_ReadPinValue+0xc0>
    149e:	ca 01       	movw	r24, r20
    14a0:	89 83       	std	Y+1, r24	; 0x01
    14a2:	3b c0       	rjmp	.+118    	; 0x151a <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTC :
		PinValue = READ_BIT(PINC , PIN_Number) ;
    14a4:	e3 e3       	ldi	r30, 0x33	; 51
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	48 2f       	mov	r20, r24
    14ac:	50 e0       	ldi	r21, 0x00	; 0
    14ae:	8b 81       	ldd	r24, Y+3	; 0x03
    14b0:	28 2f       	mov	r18, r24
    14b2:	30 e0       	ldi	r19, 0x00	; 0
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <DIO_ReadPinValue+0xe8>
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	2a 95       	dec	r18
    14c0:	e2 f7       	brpl	.-8      	; 0x14ba <DIO_ReadPinValue+0xe4>
    14c2:	9a 01       	movw	r18, r20
    14c4:	28 23       	and	r18, r24
    14c6:	39 23       	and	r19, r25
    14c8:	8b 81       	ldd	r24, Y+3	; 0x03
    14ca:	88 2f       	mov	r24, r24
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	a9 01       	movw	r20, r18
    14d0:	02 c0       	rjmp	.+4      	; 0x14d6 <DIO_ReadPinValue+0x100>
    14d2:	55 95       	asr	r21
    14d4:	47 95       	ror	r20
    14d6:	8a 95       	dec	r24
    14d8:	e2 f7       	brpl	.-8      	; 0x14d2 <DIO_ReadPinValue+0xfc>
    14da:	ca 01       	movw	r24, r20
    14dc:	89 83       	std	Y+1, r24	; 0x01
    14de:	1d c0       	rjmp	.+58     	; 0x151a <DIO_ReadPinValue+0x144>
		break ;
	case DIO_PORTD :
		PinValue = READ_BIT(PIND , PIN_Number) ;
    14e0:	e0 e3       	ldi	r30, 0x30	; 48
    14e2:	f0 e0       	ldi	r31, 0x00	; 0
    14e4:	80 81       	ld	r24, Z
    14e6:	48 2f       	mov	r20, r24
    14e8:	50 e0       	ldi	r21, 0x00	; 0
    14ea:	8b 81       	ldd	r24, Y+3	; 0x03
    14ec:	28 2f       	mov	r18, r24
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	02 c0       	rjmp	.+4      	; 0x14fa <DIO_ReadPinValue+0x124>
    14f6:	88 0f       	add	r24, r24
    14f8:	99 1f       	adc	r25, r25
    14fa:	2a 95       	dec	r18
    14fc:	e2 f7       	brpl	.-8      	; 0x14f6 <DIO_ReadPinValue+0x120>
    14fe:	9a 01       	movw	r18, r20
    1500:	28 23       	and	r18, r24
    1502:	39 23       	and	r19, r25
    1504:	8b 81       	ldd	r24, Y+3	; 0x03
    1506:	88 2f       	mov	r24, r24
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	a9 01       	movw	r20, r18
    150c:	02 c0       	rjmp	.+4      	; 0x1512 <DIO_ReadPinValue+0x13c>
    150e:	55 95       	asr	r21
    1510:	47 95       	ror	r20
    1512:	8a 95       	dec	r24
    1514:	e2 f7       	brpl	.-8      	; 0x150e <DIO_ReadPinValue+0x138>
    1516:	ca 01       	movw	r24, r20
    1518:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PinValue ;
    151a:	89 81       	ldd	r24, Y+1	; 0x01
}
    151c:	0f 90       	pop	r0
    151e:	0f 90       	pop	r0
    1520:	0f 90       	pop	r0
    1522:	0f 90       	pop	r0
    1524:	0f 90       	pop	r0
    1526:	cf 91       	pop	r28
    1528:	df 91       	pop	r29
    152a:	08 95       	ret

0000152c <DIO_InitPort>:

void DIO_InitPort      (u8 PORT_Name , u8  Mode)
{
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	00 d0       	rcall	.+0      	; 0x1532 <DIO_InitPort+0x6>
    1532:	00 d0       	rcall	.+0      	; 0x1534 <DIO_InitPort+0x8>
    1534:	cd b7       	in	r28, 0x3d	; 61
    1536:	de b7       	in	r29, 0x3e	; 62
    1538:	89 83       	std	Y+1, r24	; 0x01
    153a:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    153c:	89 81       	ldd	r24, Y+1	; 0x01
    153e:	28 2f       	mov	r18, r24
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	3c 83       	std	Y+4, r19	; 0x04
    1544:	2b 83       	std	Y+3, r18	; 0x03
    1546:	8b 81       	ldd	r24, Y+3	; 0x03
    1548:	9c 81       	ldd	r25, Y+4	; 0x04
    154a:	82 30       	cpi	r24, 0x02	; 2
    154c:	91 05       	cpc	r25, r1
    154e:	d9 f0       	breq	.+54     	; 0x1586 <DIO_InitPort+0x5a>
    1550:	2b 81       	ldd	r18, Y+3	; 0x03
    1552:	3c 81       	ldd	r19, Y+4	; 0x04
    1554:	23 30       	cpi	r18, 0x03	; 3
    1556:	31 05       	cpc	r19, r1
    1558:	34 f4       	brge	.+12     	; 0x1566 <DIO_InitPort+0x3a>
    155a:	8b 81       	ldd	r24, Y+3	; 0x03
    155c:	9c 81       	ldd	r25, Y+4	; 0x04
    155e:	81 30       	cpi	r24, 0x01	; 1
    1560:	91 05       	cpc	r25, r1
    1562:	61 f0       	breq	.+24     	; 0x157c <DIO_InitPort+0x50>
    1564:	1e c0       	rjmp	.+60     	; 0x15a2 <DIO_InitPort+0x76>
    1566:	2b 81       	ldd	r18, Y+3	; 0x03
    1568:	3c 81       	ldd	r19, Y+4	; 0x04
    156a:	23 30       	cpi	r18, 0x03	; 3
    156c:	31 05       	cpc	r19, r1
    156e:	81 f0       	breq	.+32     	; 0x1590 <DIO_InitPort+0x64>
    1570:	8b 81       	ldd	r24, Y+3	; 0x03
    1572:	9c 81       	ldd	r25, Y+4	; 0x04
    1574:	84 30       	cpi	r24, 0x04	; 4
    1576:	91 05       	cpc	r25, r1
    1578:	81 f0       	breq	.+32     	; 0x159a <DIO_InitPort+0x6e>
    157a:	13 c0       	rjmp	.+38     	; 0x15a2 <DIO_InitPort+0x76>
	{
	case DIO_PORTA :
		DDRA = Mode ;
    157c:	ea e3       	ldi	r30, 0x3A	; 58
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	8a 81       	ldd	r24, Y+2	; 0x02
    1582:	80 83       	st	Z, r24
    1584:	0e c0       	rjmp	.+28     	; 0x15a2 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTB :
		DDRB = Mode ;
    1586:	e7 e3       	ldi	r30, 0x37	; 55
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	80 83       	st	Z, r24
    158e:	09 c0       	rjmp	.+18     	; 0x15a2 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTC :
		DDRC = Mode ;
    1590:	e4 e3       	ldi	r30, 0x34	; 52
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	8a 81       	ldd	r24, Y+2	; 0x02
    1596:	80 83       	st	Z, r24
    1598:	04 c0       	rjmp	.+8      	; 0x15a2 <DIO_InitPort+0x76>
		break ;
	case DIO_PORTD :
		DDRD = Mode ;
    159a:	e1 e3       	ldi	r30, 0x31	; 49
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	8a 81       	ldd	r24, Y+2	; 0x02
    15a0:	80 83       	st	Z, r24
		break ;
	}
}
    15a2:	0f 90       	pop	r0
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	cf 91       	pop	r28
    15ac:	df 91       	pop	r29
    15ae:	08 95       	ret

000015b0 <DIO_SetPortValue>:
void DIO_SetPortValue  (u8  PORT_Name , u8  Val )
{
    15b0:	df 93       	push	r29
    15b2:	cf 93       	push	r28
    15b4:	00 d0       	rcall	.+0      	; 0x15b6 <DIO_SetPortValue+0x6>
    15b6:	00 d0       	rcall	.+0      	; 0x15b8 <DIO_SetPortValue+0x8>
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
    15bc:	89 83       	std	Y+1, r24	; 0x01
    15be:	6a 83       	std	Y+2, r22	; 0x02
	switch (PORT_Name)
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	28 2f       	mov	r18, r24
    15c4:	30 e0       	ldi	r19, 0x00	; 0
    15c6:	3c 83       	std	Y+4, r19	; 0x04
    15c8:	2b 83       	std	Y+3, r18	; 0x03
    15ca:	8b 81       	ldd	r24, Y+3	; 0x03
    15cc:	9c 81       	ldd	r25, Y+4	; 0x04
    15ce:	82 30       	cpi	r24, 0x02	; 2
    15d0:	91 05       	cpc	r25, r1
    15d2:	d9 f0       	breq	.+54     	; 0x160a <DIO_SetPortValue+0x5a>
    15d4:	2b 81       	ldd	r18, Y+3	; 0x03
    15d6:	3c 81       	ldd	r19, Y+4	; 0x04
    15d8:	23 30       	cpi	r18, 0x03	; 3
    15da:	31 05       	cpc	r19, r1
    15dc:	34 f4       	brge	.+12     	; 0x15ea <DIO_SetPortValue+0x3a>
    15de:	8b 81       	ldd	r24, Y+3	; 0x03
    15e0:	9c 81       	ldd	r25, Y+4	; 0x04
    15e2:	81 30       	cpi	r24, 0x01	; 1
    15e4:	91 05       	cpc	r25, r1
    15e6:	61 f0       	breq	.+24     	; 0x1600 <DIO_SetPortValue+0x50>
    15e8:	1e c0       	rjmp	.+60     	; 0x1626 <DIO_SetPortValue+0x76>
    15ea:	2b 81       	ldd	r18, Y+3	; 0x03
    15ec:	3c 81       	ldd	r19, Y+4	; 0x04
    15ee:	23 30       	cpi	r18, 0x03	; 3
    15f0:	31 05       	cpc	r19, r1
    15f2:	81 f0       	breq	.+32     	; 0x1614 <DIO_SetPortValue+0x64>
    15f4:	8b 81       	ldd	r24, Y+3	; 0x03
    15f6:	9c 81       	ldd	r25, Y+4	; 0x04
    15f8:	84 30       	cpi	r24, 0x04	; 4
    15fa:	91 05       	cpc	r25, r1
    15fc:	81 f0       	breq	.+32     	; 0x161e <DIO_SetPortValue+0x6e>
    15fe:	13 c0       	rjmp	.+38     	; 0x1626 <DIO_SetPortValue+0x76>
	{
	case DIO_PORTA :
		PORTA = Val ;
    1600:	eb e3       	ldi	r30, 0x3B	; 59
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	8a 81       	ldd	r24, Y+2	; 0x02
    1606:	80 83       	st	Z, r24
    1608:	0e c0       	rjmp	.+28     	; 0x1626 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTB :
		PORTB = Val ;
    160a:	e8 e3       	ldi	r30, 0x38	; 56
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	8a 81       	ldd	r24, Y+2	; 0x02
    1610:	80 83       	st	Z, r24
    1612:	09 c0       	rjmp	.+18     	; 0x1626 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTC :
		PORTC = Val ;
    1614:	e5 e3       	ldi	r30, 0x35	; 53
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	8a 81       	ldd	r24, Y+2	; 0x02
    161a:	80 83       	st	Z, r24
    161c:	04 c0       	rjmp	.+8      	; 0x1626 <DIO_SetPortValue+0x76>
		break ;
	case DIO_PORTD :
		PORTD = Val ;
    161e:	e2 e3       	ldi	r30, 0x32	; 50
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	80 83       	st	Z, r24
		break ;
	}
}
    1626:	0f 90       	pop	r0
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	cf 91       	pop	r28
    1630:	df 91       	pop	r29
    1632:	08 95       	ret

00001634 <DIO_TogPortValue>:
void DIO_TogPortValue  (u8  PORT_Name          )
{
    1634:	df 93       	push	r29
    1636:	cf 93       	push	r28
    1638:	00 d0       	rcall	.+0      	; 0x163a <DIO_TogPortValue+0x6>
    163a:	0f 92       	push	r0
    163c:	cd b7       	in	r28, 0x3d	; 61
    163e:	de b7       	in	r29, 0x3e	; 62
    1640:	89 83       	std	Y+1, r24	; 0x01
	switch (PORT_Name)
    1642:	89 81       	ldd	r24, Y+1	; 0x01
    1644:	28 2f       	mov	r18, r24
    1646:	30 e0       	ldi	r19, 0x00	; 0
    1648:	3b 83       	std	Y+3, r19	; 0x03
    164a:	2a 83       	std	Y+2, r18	; 0x02
    164c:	8a 81       	ldd	r24, Y+2	; 0x02
    164e:	9b 81       	ldd	r25, Y+3	; 0x03
    1650:	82 30       	cpi	r24, 0x02	; 2
    1652:	91 05       	cpc	r25, r1
    1654:	f1 f0       	breq	.+60     	; 0x1692 <DIO_TogPortValue+0x5e>
    1656:	2a 81       	ldd	r18, Y+2	; 0x02
    1658:	3b 81       	ldd	r19, Y+3	; 0x03
    165a:	23 30       	cpi	r18, 0x03	; 3
    165c:	31 05       	cpc	r19, r1
    165e:	34 f4       	brge	.+12     	; 0x166c <DIO_TogPortValue+0x38>
    1660:	8a 81       	ldd	r24, Y+2	; 0x02
    1662:	9b 81       	ldd	r25, Y+3	; 0x03
    1664:	81 30       	cpi	r24, 0x01	; 1
    1666:	91 05       	cpc	r25, r1
    1668:	61 f0       	breq	.+24     	; 0x1682 <DIO_TogPortValue+0x4e>
    166a:	2a c0       	rjmp	.+84     	; 0x16c0 <DIO_TogPortValue+0x8c>
    166c:	2a 81       	ldd	r18, Y+2	; 0x02
    166e:	3b 81       	ldd	r19, Y+3	; 0x03
    1670:	23 30       	cpi	r18, 0x03	; 3
    1672:	31 05       	cpc	r19, r1
    1674:	b1 f0       	breq	.+44     	; 0x16a2 <DIO_TogPortValue+0x6e>
    1676:	8a 81       	ldd	r24, Y+2	; 0x02
    1678:	9b 81       	ldd	r25, Y+3	; 0x03
    167a:	84 30       	cpi	r24, 0x04	; 4
    167c:	91 05       	cpc	r25, r1
    167e:	c9 f0       	breq	.+50     	; 0x16b2 <DIO_TogPortValue+0x7e>
    1680:	1f c0       	rjmp	.+62     	; 0x16c0 <DIO_TogPortValue+0x8c>
	{
	case DIO_PORTA :
		PORTA = ~PORTA ;
    1682:	ab e3       	ldi	r26, 0x3B	; 59
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	eb e3       	ldi	r30, 0x3B	; 59
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	80 95       	com	r24
    168e:	8c 93       	st	X, r24
    1690:	17 c0       	rjmp	.+46     	; 0x16c0 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTB :
		PORTB = ~PORTB ;
    1692:	a8 e3       	ldi	r26, 0x38	; 56
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	e8 e3       	ldi	r30, 0x38	; 56
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	80 95       	com	r24
    169e:	8c 93       	st	X, r24
    16a0:	0f c0       	rjmp	.+30     	; 0x16c0 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTC :
		PORTC = ~PORTC ;
    16a2:	a5 e3       	ldi	r26, 0x35	; 53
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e5 e3       	ldi	r30, 0x35	; 53
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	80 95       	com	r24
    16ae:	8c 93       	st	X, r24
    16b0:	07 c0       	rjmp	.+14     	; 0x16c0 <DIO_TogPortValue+0x8c>
		break ;
	case DIO_PORTD :
		PORTD = ~PORTD ;
    16b2:	a2 e3       	ldi	r26, 0x32	; 50
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e2 e3       	ldi	r30, 0x32	; 50
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	80 95       	com	r24
    16be:	8c 93       	st	X, r24
		break ;
	}
}
    16c0:	0f 90       	pop	r0
    16c2:	0f 90       	pop	r0
    16c4:	0f 90       	pop	r0
    16c6:	cf 91       	pop	r28
    16c8:	df 91       	pop	r29
    16ca:	08 95       	ret

000016cc <DIO_ReadPortValue>:
u8    DIO_ReadPortValue (u8  PORT_Name       )
{
    16cc:	df 93       	push	r29
    16ce:	cf 93       	push	r28
    16d0:	00 d0       	rcall	.+0      	; 0x16d2 <DIO_ReadPortValue+0x6>
    16d2:	00 d0       	rcall	.+0      	; 0x16d4 <DIO_ReadPortValue+0x8>
    16d4:	cd b7       	in	r28, 0x3d	; 61
    16d6:	de b7       	in	r29, 0x3e	; 62
    16d8:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortVal ;
	switch (PORT_Name)
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	28 2f       	mov	r18, r24
    16de:	30 e0       	ldi	r19, 0x00	; 0
    16e0:	3c 83       	std	Y+4, r19	; 0x04
    16e2:	2b 83       	std	Y+3, r18	; 0x03
    16e4:	8b 81       	ldd	r24, Y+3	; 0x03
    16e6:	9c 81       	ldd	r25, Y+4	; 0x04
    16e8:	82 30       	cpi	r24, 0x02	; 2
    16ea:	91 05       	cpc	r25, r1
    16ec:	d9 f0       	breq	.+54     	; 0x1724 <DIO_ReadPortValue+0x58>
    16ee:	2b 81       	ldd	r18, Y+3	; 0x03
    16f0:	3c 81       	ldd	r19, Y+4	; 0x04
    16f2:	23 30       	cpi	r18, 0x03	; 3
    16f4:	31 05       	cpc	r19, r1
    16f6:	34 f4       	brge	.+12     	; 0x1704 <DIO_ReadPortValue+0x38>
    16f8:	8b 81       	ldd	r24, Y+3	; 0x03
    16fa:	9c 81       	ldd	r25, Y+4	; 0x04
    16fc:	81 30       	cpi	r24, 0x01	; 1
    16fe:	91 05       	cpc	r25, r1
    1700:	61 f0       	breq	.+24     	; 0x171a <DIO_ReadPortValue+0x4e>
    1702:	1e c0       	rjmp	.+60     	; 0x1740 <DIO_ReadPortValue+0x74>
    1704:	2b 81       	ldd	r18, Y+3	; 0x03
    1706:	3c 81       	ldd	r19, Y+4	; 0x04
    1708:	23 30       	cpi	r18, 0x03	; 3
    170a:	31 05       	cpc	r19, r1
    170c:	81 f0       	breq	.+32     	; 0x172e <DIO_ReadPortValue+0x62>
    170e:	8b 81       	ldd	r24, Y+3	; 0x03
    1710:	9c 81       	ldd	r25, Y+4	; 0x04
    1712:	84 30       	cpi	r24, 0x04	; 4
    1714:	91 05       	cpc	r25, r1
    1716:	81 f0       	breq	.+32     	; 0x1738 <DIO_ReadPortValue+0x6c>
    1718:	13 c0       	rjmp	.+38     	; 0x1740 <DIO_ReadPortValue+0x74>
	{
	case DIO_PORTA :
		PortVal = PINA ;
    171a:	e9 e3       	ldi	r30, 0x39	; 57
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	89 83       	std	Y+1, r24	; 0x01
    1722:	0e c0       	rjmp	.+28     	; 0x1740 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTB :
		PortVal = PINB ;
    1724:	e6 e3       	ldi	r30, 0x36	; 54
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	89 83       	std	Y+1, r24	; 0x01
    172c:	09 c0       	rjmp	.+18     	; 0x1740 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTC :
		PortVal = PINC ;
    172e:	e3 e3       	ldi	r30, 0x33	; 51
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	89 83       	std	Y+1, r24	; 0x01
    1736:	04 c0       	rjmp	.+8      	; 0x1740 <DIO_ReadPortValue+0x74>
		break ;
	case DIO_PORTD :
		PortVal = PIND ;
    1738:	e0 e3       	ldi	r30, 0x30	; 48
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	80 81       	ld	r24, Z
    173e:	89 83       	std	Y+1, r24	; 0x01
		break ;
	}
	return PortVal ;
    1740:	89 81       	ldd	r24, Y+1	; 0x01
}
    1742:	0f 90       	pop	r0
    1744:	0f 90       	pop	r0
    1746:	0f 90       	pop	r0
    1748:	0f 90       	pop	r0
    174a:	cf 91       	pop	r28
    174c:	df 91       	pop	r29
    174e:	08 95       	ret

00001750 <ADC_init>:

#include "ADC.h"

void (*ADC_PTR_FUN)(void) ;
void ADC_init (u8 ADC_ref)
{
    1750:	df 93       	push	r29
    1752:	cf 93       	push	r28
    1754:	00 d0       	rcall	.+0      	; 0x1756 <ADC_init+0x6>
    1756:	0f 92       	push	r0
    1758:	cd b7       	in	r28, 0x3d	; 61
    175a:	de b7       	in	r29, 0x3e	; 62
    175c:	89 83       	std	Y+1, r24	; 0x01
	switch (ADC_ref)
    175e:	89 81       	ldd	r24, Y+1	; 0x01
    1760:	28 2f       	mov	r18, r24
    1762:	30 e0       	ldi	r19, 0x00	; 0
    1764:	3b 83       	std	Y+3, r19	; 0x03
    1766:	2a 83       	std	Y+2, r18	; 0x02
    1768:	8a 81       	ldd	r24, Y+2	; 0x02
    176a:	9b 81       	ldd	r25, Y+3	; 0x03
    176c:	82 30       	cpi	r24, 0x02	; 2
    176e:	91 05       	cpc	r25, r1
    1770:	d1 f0       	breq	.+52     	; 0x17a6 <ADC_init+0x56>
    1772:	2a 81       	ldd	r18, Y+2	; 0x02
    1774:	3b 81       	ldd	r19, Y+3	; 0x03
    1776:	23 30       	cpi	r18, 0x03	; 3
    1778:	31 05       	cpc	r19, r1
    177a:	31 f0       	breq	.+12     	; 0x1788 <ADC_init+0x38>
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	9b 81       	ldd	r25, Y+3	; 0x03
    1780:	81 30       	cpi	r24, 0x01	; 1
    1782:	91 05       	cpc	r25, r1
    1784:	f9 f0       	breq	.+62     	; 0x17c4 <ADC_init+0x74>
    1786:	2c c0       	rjmp	.+88     	; 0x17e0 <ADC_init+0x90>
	{
	case ADC_REFERANCE_EXTERNAL :
		CLR_BIT(ADMUX , REFS1) ;
    1788:	a7 e2       	ldi	r26, 0x27	; 39
    178a:	b0 e0       	ldi	r27, 0x00	; 0
    178c:	e7 e2       	ldi	r30, 0x27	; 39
    178e:	f0 e0       	ldi	r31, 0x00	; 0
    1790:	80 81       	ld	r24, Z
    1792:	8f 77       	andi	r24, 0x7F	; 127
    1794:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , REFS0) ;
    1796:	a7 e2       	ldi	r26, 0x27	; 39
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	e7 e2       	ldi	r30, 0x27	; 39
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	8f 7b       	andi	r24, 0xBF	; 191
    17a2:	8c 93       	st	X, r24
    17a4:	1d c0       	rjmp	.+58     	; 0x17e0 <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_AVCC     :
		CLR_BIT(ADMUX , REFS1) ;
    17a6:	a7 e2       	ldi	r26, 0x27	; 39
    17a8:	b0 e0       	ldi	r27, 0x00	; 0
    17aa:	e7 e2       	ldi	r30, 0x27	; 39
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	80 81       	ld	r24, Z
    17b0:	8f 77       	andi	r24, 0x7F	; 127
    17b2:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    17b4:	a7 e2       	ldi	r26, 0x27	; 39
    17b6:	b0 e0       	ldi	r27, 0x00	; 0
    17b8:	e7 e2       	ldi	r30, 0x27	; 39
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	80 81       	ld	r24, Z
    17be:	80 64       	ori	r24, 0x40	; 64
    17c0:	8c 93       	st	X, r24
    17c2:	0e c0       	rjmp	.+28     	; 0x17e0 <ADC_init+0x90>
		break ;
	case ADC_REFERANCE_INTERNAL :
		SET_BIT(ADMUX , REFS1) ;
    17c4:	a7 e2       	ldi	r26, 0x27	; 39
    17c6:	b0 e0       	ldi	r27, 0x00	; 0
    17c8:	e7 e2       	ldi	r30, 0x27	; 39
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	80 81       	ld	r24, Z
    17ce:	80 68       	ori	r24, 0x80	; 128
    17d0:	8c 93       	st	X, r24
		SET_BIT(ADMUX , REFS0) ;
    17d2:	a7 e2       	ldi	r26, 0x27	; 39
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	e7 e2       	ldi	r30, 0x27	; 39
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	80 64       	ori	r24, 0x40	; 64
    17de:	8c 93       	st	X, r24
		break ;
	}

	/*right adjust*/
	CLR_BIT(ADMUX , ADLAR) ;
    17e0:	a7 e2       	ldi	r26, 0x27	; 39
    17e2:	b0 e0       	ldi	r27, 0x00	; 0
    17e4:	e7 e2       	ldi	r30, 0x27	; 39
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	80 81       	ld	r24, Z
    17ea:	8f 7d       	andi	r24, 0xDF	; 223
    17ec:	8c 93       	st	X, r24

	/*adc enable*/
	SET_BIT(ADCSRA , ADEN) ;
    17ee:	a6 e2       	ldi	r26, 0x26	; 38
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	e6 e2       	ldi	r30, 0x26	; 38
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	80 68       	ori	r24, 0x80	; 128
    17fa:	8c 93       	st	X, r24

	/*enable ADC PIE*/
	SET_BIT(ADCSRA , ADIE) ;
    17fc:	a6 e2       	ldi	r26, 0x26	; 38
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e6 e2       	ldi	r30, 0x26	; 38
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	88 60       	ori	r24, 0x08	; 8
    1808:	8c 93       	st	X, r24

	/*prescaller/64*/
	SET_BIT(ADCSRA , ADPS2) ;
    180a:	a6 e2       	ldi	r26, 0x26	; 38
    180c:	b0 e0       	ldi	r27, 0x00	; 0
    180e:	e6 e2       	ldi	r30, 0x26	; 38
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	80 81       	ld	r24, Z
    1814:	84 60       	ori	r24, 0x04	; 4
    1816:	8c 93       	st	X, r24
	SET_BIT(ADCSRA , ADPS1) ;
    1818:	a6 e2       	ldi	r26, 0x26	; 38
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	e6 e2       	ldi	r30, 0x26	; 38
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	80 81       	ld	r24, Z
    1822:	82 60       	ori	r24, 0x02	; 2
    1824:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA , ADPS0) ;
    1826:	a6 e2       	ldi	r26, 0x26	; 38
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	e6 e2       	ldi	r30, 0x26	; 38
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	8e 7f       	andi	r24, 0xFE	; 254
    1832:	8c 93       	st	X, r24

	/*disable auto trig*/
	CLR_BIT(ADCSRA , ADATE) ;
    1834:	a6 e2       	ldi	r26, 0x26	; 38
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e6 e2       	ldi	r30, 0x26	; 38
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	8f 7d       	andi	r24, 0xDF	; 223
    1840:	8c 93       	st	X, r24
}
    1842:	0f 90       	pop	r0
    1844:	0f 90       	pop	r0
    1846:	0f 90       	pop	r0
    1848:	cf 91       	pop	r28
    184a:	df 91       	pop	r29
    184c:	08 95       	ret

0000184e <ADC_StartConversion>:

void ADC_StartConversion (u8 ChannelNum)
{
    184e:	df 93       	push	r29
    1850:	cf 93       	push	r28
    1852:	00 d0       	rcall	.+0      	; 0x1854 <ADC_StartConversion+0x6>
    1854:	0f 92       	push	r0
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62
    185a:	89 83       	std	Y+1, r24	; 0x01
	switch (ChannelNum)
    185c:	89 81       	ldd	r24, Y+1	; 0x01
    185e:	28 2f       	mov	r18, r24
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	3b 83       	std	Y+3, r19	; 0x03
    1864:	2a 83       	std	Y+2, r18	; 0x02
    1866:	8a 81       	ldd	r24, Y+2	; 0x02
    1868:	9b 81       	ldd	r25, Y+3	; 0x03
    186a:	83 30       	cpi	r24, 0x03	; 3
    186c:	91 05       	cpc	r25, r1
    186e:	09 f4       	brne	.+2      	; 0x1872 <ADC_StartConversion+0x24>
    1870:	70 c0       	rjmp	.+224    	; 0x1952 <ADC_StartConversion+0x104>
    1872:	2a 81       	ldd	r18, Y+2	; 0x02
    1874:	3b 81       	ldd	r19, Y+3	; 0x03
    1876:	24 30       	cpi	r18, 0x04	; 4
    1878:	31 05       	cpc	r19, r1
    187a:	84 f4       	brge	.+32     	; 0x189c <ADC_StartConversion+0x4e>
    187c:	8a 81       	ldd	r24, Y+2	; 0x02
    187e:	9b 81       	ldd	r25, Y+3	; 0x03
    1880:	81 30       	cpi	r24, 0x01	; 1
    1882:	91 05       	cpc	r25, r1
    1884:	d1 f1       	breq	.+116    	; 0x18fa <ADC_StartConversion+0xac>
    1886:	2a 81       	ldd	r18, Y+2	; 0x02
    1888:	3b 81       	ldd	r19, Y+3	; 0x03
    188a:	22 30       	cpi	r18, 0x02	; 2
    188c:	31 05       	cpc	r19, r1
    188e:	0c f0       	brlt	.+2      	; 0x1892 <ADC_StartConversion+0x44>
    1890:	4a c0       	rjmp	.+148    	; 0x1926 <ADC_StartConversion+0xd8>
    1892:	8a 81       	ldd	r24, Y+2	; 0x02
    1894:	9b 81       	ldd	r25, Y+3	; 0x03
    1896:	00 97       	sbiw	r24, 0x00	; 0
    1898:	d1 f0       	breq	.+52     	; 0x18ce <ADC_StartConversion+0x80>
    189a:	c8 c0       	rjmp	.+400    	; 0x1a2c <ADC_StartConversion+0x1de>
    189c:	2a 81       	ldd	r18, Y+2	; 0x02
    189e:	3b 81       	ldd	r19, Y+3	; 0x03
    18a0:	25 30       	cpi	r18, 0x05	; 5
    18a2:	31 05       	cpc	r19, r1
    18a4:	09 f4       	brne	.+2      	; 0x18a8 <ADC_StartConversion+0x5a>
    18a6:	81 c0       	rjmp	.+258    	; 0x19aa <ADC_StartConversion+0x15c>
    18a8:	8a 81       	ldd	r24, Y+2	; 0x02
    18aa:	9b 81       	ldd	r25, Y+3	; 0x03
    18ac:	85 30       	cpi	r24, 0x05	; 5
    18ae:	91 05       	cpc	r25, r1
    18b0:	0c f4       	brge	.+2      	; 0x18b4 <ADC_StartConversion+0x66>
    18b2:	65 c0       	rjmp	.+202    	; 0x197e <ADC_StartConversion+0x130>
    18b4:	2a 81       	ldd	r18, Y+2	; 0x02
    18b6:	3b 81       	ldd	r19, Y+3	; 0x03
    18b8:	26 30       	cpi	r18, 0x06	; 6
    18ba:	31 05       	cpc	r19, r1
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <ADC_StartConversion+0x72>
    18be:	8b c0       	rjmp	.+278    	; 0x19d6 <ADC_StartConversion+0x188>
    18c0:	8a 81       	ldd	r24, Y+2	; 0x02
    18c2:	9b 81       	ldd	r25, Y+3	; 0x03
    18c4:	87 30       	cpi	r24, 0x07	; 7
    18c6:	91 05       	cpc	r25, r1
    18c8:	09 f4       	brne	.+2      	; 0x18cc <ADC_StartConversion+0x7e>
    18ca:	9b c0       	rjmp	.+310    	; 0x1a02 <ADC_StartConversion+0x1b4>
    18cc:	af c0       	rjmp	.+350    	; 0x1a2c <ADC_StartConversion+0x1de>
	{
	case ADC_CHANNEL0 :
		CLR_BIT(ADMUX , MUX2) ;
    18ce:	a7 e2       	ldi	r26, 0x27	; 39
    18d0:	b0 e0       	ldi	r27, 0x00	; 0
    18d2:	e7 e2       	ldi	r30, 0x27	; 39
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	80 81       	ld	r24, Z
    18d8:	8b 7f       	andi	r24, 0xFB	; 251
    18da:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    18dc:	a7 e2       	ldi	r26, 0x27	; 39
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	e7 e2       	ldi	r30, 0x27	; 39
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	80 81       	ld	r24, Z
    18e6:	8d 7f       	andi	r24, 0xFD	; 253
    18e8:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    18ea:	a7 e2       	ldi	r26, 0x27	; 39
    18ec:	b0 e0       	ldi	r27, 0x00	; 0
    18ee:	e7 e2       	ldi	r30, 0x27	; 39
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	80 81       	ld	r24, Z
    18f4:	8e 7f       	andi	r24, 0xFE	; 254
    18f6:	8c 93       	st	X, r24
    18f8:	99 c0       	rjmp	.+306    	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL1 :
		CLR_BIT(ADMUX , MUX2) ;
    18fa:	a7 e2       	ldi	r26, 0x27	; 39
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e7 e2       	ldi	r30, 0x27	; 39
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8b 7f       	andi	r24, 0xFB	; 251
    1906:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    1908:	a7 e2       	ldi	r26, 0x27	; 39
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	e7 e2       	ldi	r30, 0x27	; 39
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	8d 7f       	andi	r24, 0xFD	; 253
    1914:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1916:	a7 e2       	ldi	r26, 0x27	; 39
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	e7 e2       	ldi	r30, 0x27	; 39
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	81 60       	ori	r24, 0x01	; 1
    1922:	8c 93       	st	X, r24
    1924:	83 c0       	rjmp	.+262    	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL2 :
		CLR_BIT(ADMUX , MUX2) ;
    1926:	a7 e2       	ldi	r26, 0x27	; 39
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e7 e2       	ldi	r30, 0x27	; 39
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	8b 7f       	andi	r24, 0xFB	; 251
    1932:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1934:	a7 e2       	ldi	r26, 0x27	; 39
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	e7 e2       	ldi	r30, 0x27	; 39
    193a:	f0 e0       	ldi	r31, 0x00	; 0
    193c:	80 81       	ld	r24, Z
    193e:	82 60       	ori	r24, 0x02	; 2
    1940:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    1942:	a7 e2       	ldi	r26, 0x27	; 39
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	e7 e2       	ldi	r30, 0x27	; 39
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	8e 7f       	andi	r24, 0xFE	; 254
    194e:	8c 93       	st	X, r24
    1950:	6d c0       	rjmp	.+218    	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL3 :
		CLR_BIT(ADMUX , MUX2) ;
    1952:	a7 e2       	ldi	r26, 0x27	; 39
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	e7 e2       	ldi	r30, 0x27	; 39
    1958:	f0 e0       	ldi	r31, 0x00	; 0
    195a:	80 81       	ld	r24, Z
    195c:	8b 7f       	andi	r24, 0xFB	; 251
    195e:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1960:	a7 e2       	ldi	r26, 0x27	; 39
    1962:	b0 e0       	ldi	r27, 0x00	; 0
    1964:	e7 e2       	ldi	r30, 0x27	; 39
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	80 81       	ld	r24, Z
    196a:	82 60       	ori	r24, 0x02	; 2
    196c:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    196e:	a7 e2       	ldi	r26, 0x27	; 39
    1970:	b0 e0       	ldi	r27, 0x00	; 0
    1972:	e7 e2       	ldi	r30, 0x27	; 39
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	80 81       	ld	r24, Z
    1978:	81 60       	ori	r24, 0x01	; 1
    197a:	8c 93       	st	X, r24
    197c:	57 c0       	rjmp	.+174    	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL4 :
		SET_BIT(ADMUX , MUX2) ;
    197e:	a7 e2       	ldi	r26, 0x27	; 39
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	e7 e2       	ldi	r30, 0x27	; 39
    1984:	f0 e0       	ldi	r31, 0x00	; 0
    1986:	80 81       	ld	r24, Z
    1988:	84 60       	ori	r24, 0x04	; 4
    198a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    198c:	a7 e2       	ldi	r26, 0x27	; 39
    198e:	b0 e0       	ldi	r27, 0x00	; 0
    1990:	e7 e2       	ldi	r30, 0x27	; 39
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	80 81       	ld	r24, Z
    1996:	8d 7f       	andi	r24, 0xFD	; 253
    1998:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    199a:	a7 e2       	ldi	r26, 0x27	; 39
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	e7 e2       	ldi	r30, 0x27	; 39
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	8e 7f       	andi	r24, 0xFE	; 254
    19a6:	8c 93       	st	X, r24
    19a8:	41 c0       	rjmp	.+130    	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL5 :
		SET_BIT(ADMUX , MUX2) ;
    19aa:	a7 e2       	ldi	r26, 0x27	; 39
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e7 e2       	ldi	r30, 0x27	; 39
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	80 81       	ld	r24, Z
    19b4:	84 60       	ori	r24, 0x04	; 4
    19b6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX1) ;
    19b8:	a7 e2       	ldi	r26, 0x27	; 39
    19ba:	b0 e0       	ldi	r27, 0x00	; 0
    19bc:	e7 e2       	ldi	r30, 0x27	; 39
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	8d 7f       	andi	r24, 0xFD	; 253
    19c4:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    19c6:	a7 e2       	ldi	r26, 0x27	; 39
    19c8:	b0 e0       	ldi	r27, 0x00	; 0
    19ca:	e7 e2       	ldi	r30, 0x27	; 39
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	80 81       	ld	r24, Z
    19d0:	81 60       	ori	r24, 0x01	; 1
    19d2:	8c 93       	st	X, r24
    19d4:	2b c0       	rjmp	.+86     	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL6 :
		SET_BIT(ADMUX , MUX2) ;
    19d6:	a7 e2       	ldi	r26, 0x27	; 39
    19d8:	b0 e0       	ldi	r27, 0x00	; 0
    19da:	e7 e2       	ldi	r30, 0x27	; 39
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	80 81       	ld	r24, Z
    19e0:	84 60       	ori	r24, 0x04	; 4
    19e2:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    19e4:	a7 e2       	ldi	r26, 0x27	; 39
    19e6:	b0 e0       	ldi	r27, 0x00	; 0
    19e8:	e7 e2       	ldi	r30, 0x27	; 39
    19ea:	f0 e0       	ldi	r31, 0x00	; 0
    19ec:	80 81       	ld	r24, Z
    19ee:	82 60       	ori	r24, 0x02	; 2
    19f0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX , MUX0) ;
    19f2:	a7 e2       	ldi	r26, 0x27	; 39
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	e7 e2       	ldi	r30, 0x27	; 39
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 81       	ld	r24, Z
    19fc:	8e 7f       	andi	r24, 0xFE	; 254
    19fe:	8c 93       	st	X, r24
    1a00:	15 c0       	rjmp	.+42     	; 0x1a2c <ADC_StartConversion+0x1de>
		break ;
	case ADC_CHANNEL7 :
		SET_BIT(ADMUX , MUX2) ;
    1a02:	a7 e2       	ldi	r26, 0x27	; 39
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	e7 e2       	ldi	r30, 0x27	; 39
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	84 60       	ori	r24, 0x04	; 4
    1a0e:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX1) ;
    1a10:	a7 e2       	ldi	r26, 0x27	; 39
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e7 e2       	ldi	r30, 0x27	; 39
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	82 60       	ori	r24, 0x02	; 2
    1a1c:	8c 93       	st	X, r24
		SET_BIT(ADMUX , MUX0) ;
    1a1e:	a7 e2       	ldi	r26, 0x27	; 39
    1a20:	b0 e0       	ldi	r27, 0x00	; 0
    1a22:	e7 e2       	ldi	r30, 0x27	; 39
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	81 60       	ori	r24, 0x01	; 1
    1a2a:	8c 93       	st	X, r24
		break ;
	}

	SET_BIT(ADCSRA , ADSC) ;
    1a2c:	a6 e2       	ldi	r26, 0x26	; 38
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e6 e2       	ldi	r30, 0x26	; 38
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	80 64       	ori	r24, 0x40	; 64
    1a38:	8c 93       	st	X, r24

}
    1a3a:	0f 90       	pop	r0
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	cf 91       	pop	r28
    1a42:	df 91       	pop	r29
    1a44:	08 95       	ret

00001a46 <ADC_ReadDataUsingPolling>:

u16 ADC_ReadDataUsingPolling (void)
{
    1a46:	df 93       	push	r29
    1a48:	cf 93       	push	r28
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62
	while (READ_BIT(ADCSRA , ADIF) == 0) ;
    1a4e:	e6 e2       	ldi	r30, 0x26	; 38
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	80 81       	ld	r24, Z
    1a54:	88 2f       	mov	r24, r24
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	80 71       	andi	r24, 0x10	; 16
    1a5a:	90 70       	andi	r25, 0x00	; 0
    1a5c:	95 95       	asr	r25
    1a5e:	87 95       	ror	r24
    1a60:	95 95       	asr	r25
    1a62:	87 95       	ror	r24
    1a64:	95 95       	asr	r25
    1a66:	87 95       	ror	r24
    1a68:	95 95       	asr	r25
    1a6a:	87 95       	ror	r24
    1a6c:	00 97       	sbiw	r24, 0x00	; 0
    1a6e:	79 f3       	breq	.-34     	; 0x1a4e <ADC_ReadDataUsingPolling+0x8>
	SET_BIT(ADCSRA , ADIF) ;
    1a70:	a6 e2       	ldi	r26, 0x26	; 38
    1a72:	b0 e0       	ldi	r27, 0x00	; 0
    1a74:	e6 e2       	ldi	r30, 0x26	; 38
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	80 61       	ori	r24, 0x10	; 16
    1a7c:	8c 93       	st	X, r24
	return ADC ;
    1a7e:	e4 e2       	ldi	r30, 0x24	; 36
    1a80:	f0 e0       	ldi	r31, 0x00	; 0
    1a82:	80 81       	ld	r24, Z
    1a84:	91 81       	ldd	r25, Z+1	; 0x01
}
    1a86:	cf 91       	pop	r28
    1a88:	df 91       	pop	r29
    1a8a:	08 95       	ret

00001a8c <ADC_ReadDataUsingInterrupt>:

u16 ADC_ReadDataUsingInterrupt (void)
{
    1a8c:	df 93       	push	r29
    1a8e:	cf 93       	push	r28
    1a90:	cd b7       	in	r28, 0x3d	; 61
    1a92:	de b7       	in	r29, 0x3e	; 62
	return ADC ;
    1a94:	e4 e2       	ldi	r30, 0x24	; 36
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	80 81       	ld	r24, Z
    1a9a:	91 81       	ldd	r25, Z+1	; 0x01
}
    1a9c:	cf 91       	pop	r28
    1a9e:	df 91       	pop	r29
    1aa0:	08 95       	ret

00001aa2 <ADC_CallBack>:

void ADC_CallBack (void (*fptr)(void))
{
    1aa2:	df 93       	push	r29
    1aa4:	cf 93       	push	r28
    1aa6:	00 d0       	rcall	.+0      	; 0x1aa8 <ADC_CallBack+0x6>
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
    1aac:	9a 83       	std	Y+2, r25	; 0x02
    1aae:	89 83       	std	Y+1, r24	; 0x01
	ADC_PTR_FUN = fptr ;
    1ab0:	89 81       	ldd	r24, Y+1	; 0x01
    1ab2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab4:	90 93 9a 01 	sts	0x019A, r25
    1ab8:	80 93 99 01 	sts	0x0199, r24
}
    1abc:	0f 90       	pop	r0
    1abe:	0f 90       	pop	r0
    1ac0:	cf 91       	pop	r28
    1ac2:	df 91       	pop	r29
    1ac4:	08 95       	ret

00001ac6 <__vector_16>:

void __vector_16 (void)__attribute__((signal)) ;
void __vector_16 (void)
{
    1ac6:	1f 92       	push	r1
    1ac8:	0f 92       	push	r0
    1aca:	0f b6       	in	r0, 0x3f	; 63
    1acc:	0f 92       	push	r0
    1ace:	11 24       	eor	r1, r1
    1ad0:	2f 93       	push	r18
    1ad2:	3f 93       	push	r19
    1ad4:	4f 93       	push	r20
    1ad6:	5f 93       	push	r21
    1ad8:	6f 93       	push	r22
    1ada:	7f 93       	push	r23
    1adc:	8f 93       	push	r24
    1ade:	9f 93       	push	r25
    1ae0:	af 93       	push	r26
    1ae2:	bf 93       	push	r27
    1ae4:	ef 93       	push	r30
    1ae6:	ff 93       	push	r31
    1ae8:	df 93       	push	r29
    1aea:	cf 93       	push	r28
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
	if (ADC_PTR_FUN != 0)
    1af0:	80 91 99 01 	lds	r24, 0x0199
    1af4:	90 91 9a 01 	lds	r25, 0x019A
    1af8:	00 97       	sbiw	r24, 0x00	; 0
    1afa:	29 f0       	breq	.+10     	; 0x1b06 <__vector_16+0x40>
	{
		ADC_PTR_FUN () ;
    1afc:	e0 91 99 01 	lds	r30, 0x0199
    1b00:	f0 91 9a 01 	lds	r31, 0x019A
    1b04:	09 95       	icall
	}
}
    1b06:	cf 91       	pop	r28
    1b08:	df 91       	pop	r29
    1b0a:	ff 91       	pop	r31
    1b0c:	ef 91       	pop	r30
    1b0e:	bf 91       	pop	r27
    1b10:	af 91       	pop	r26
    1b12:	9f 91       	pop	r25
    1b14:	8f 91       	pop	r24
    1b16:	7f 91       	pop	r23
    1b18:	6f 91       	pop	r22
    1b1a:	5f 91       	pop	r21
    1b1c:	4f 91       	pop	r20
    1b1e:	3f 91       	pop	r19
    1b20:	2f 91       	pop	r18
    1b22:	0f 90       	pop	r0
    1b24:	0f be       	out	0x3f, r0	; 63
    1b26:	0f 90       	pop	r0
    1b28:	1f 90       	pop	r1
    1b2a:	18 95       	reti

00001b2c <LED_Init>:
#include "LED.h"
#include "../../LIB/BIT_MATH.h"


void LED_Init (u8 LedPort , u8 LedPin)
{
    1b2c:	df 93       	push	r29
    1b2e:	cf 93       	push	r28
    1b30:	00 d0       	rcall	.+0      	; 0x1b32 <LED_Init+0x6>
    1b32:	cd b7       	in	r28, 0x3d	; 61
    1b34:	de b7       	in	r29, 0x3e	; 62
    1b36:	89 83       	std	Y+1, r24	; 0x01
    1b38:	6a 83       	std	Y+2, r22	; 0x02
	DIO_InitPin(LedPort, LedPin, DIO_OUTPUT) ;
    1b3a:	89 81       	ldd	r24, Y+1	; 0x01
    1b3c:	6a 81       	ldd	r22, Y+2	; 0x02
    1b3e:	41 e0       	ldi	r20, 0x01	; 1
    1b40:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
}
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	08 95       	ret

00001b4e <LED_On>:
void LED_On   (u8 LedPort , u8 LedPin)
{
    1b4e:	df 93       	push	r29
    1b50:	cf 93       	push	r28
    1b52:	00 d0       	rcall	.+0      	; 0x1b54 <LED_On+0x6>
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	89 83       	std	Y+1, r24	; 0x01
    1b5a:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_HIGH) ;
    1b5c:	89 81       	ldd	r24, Y+1	; 0x01
    1b5e:	6a 81       	ldd	r22, Y+2	; 0x02
    1b60:	41 e0       	ldi	r20, 0x01	; 1
    1b62:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
}
    1b66:	0f 90       	pop	r0
    1b68:	0f 90       	pop	r0
    1b6a:	cf 91       	pop	r28
    1b6c:	df 91       	pop	r29
    1b6e:	08 95       	ret

00001b70 <LED_Off>:
void LED_Off  (u8 LedPort , u8 LedPin)
{
    1b70:	df 93       	push	r29
    1b72:	cf 93       	push	r28
    1b74:	00 d0       	rcall	.+0      	; 0x1b76 <LED_Off+0x6>
    1b76:	cd b7       	in	r28, 0x3d	; 61
    1b78:	de b7       	in	r29, 0x3e	; 62
    1b7a:	89 83       	std	Y+1, r24	; 0x01
    1b7c:	6a 83       	std	Y+2, r22	; 0x02
	DIO_SetPinValue(LedPort, LedPin, DIO_LOW) ;
    1b7e:	89 81       	ldd	r24, Y+1	; 0x01
    1b80:	6a 81       	ldd	r22, Y+2	; 0x02
    1b82:	40 e0       	ldi	r20, 0x00	; 0
    1b84:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
}
    1b88:	0f 90       	pop	r0
    1b8a:	0f 90       	pop	r0
    1b8c:	cf 91       	pop	r28
    1b8e:	df 91       	pop	r29
    1b90:	08 95       	ret

00001b92 <LED_Tog>:
void LED_Tog  (u8 LedPort , u8 LedPin)
{
    1b92:	df 93       	push	r29
    1b94:	cf 93       	push	r28
    1b96:	00 d0       	rcall	.+0      	; 0x1b98 <LED_Tog+0x6>
    1b98:	cd b7       	in	r28, 0x3d	; 61
    1b9a:	de b7       	in	r29, 0x3e	; 62
    1b9c:	89 83       	std	Y+1, r24	; 0x01
    1b9e:	6a 83       	std	Y+2, r22	; 0x02
	DIO_TogPinValue(LedPort, LedPin) ;
    1ba0:	89 81       	ldd	r24, Y+1	; 0x01
    1ba2:	6a 81       	ldd	r22, Y+2	; 0x02
    1ba4:	0e 94 6d 09 	call	0x12da	; 0x12da <DIO_TogPinValue>
}
    1ba8:	0f 90       	pop	r0
    1baa:	0f 90       	pop	r0
    1bac:	cf 91       	pop	r28
    1bae:	df 91       	pop	r29
    1bb0:	08 95       	ret

00001bb2 <LCD_Init>:

#include "../../LIB/BIT_MATH.h"
#include "../../LIB/STD_TYPES.h"

void LCD_Init      (void)
{
    1bb2:	0f 93       	push	r16
    1bb4:	1f 93       	push	r17
    1bb6:	df 93       	push	r29
    1bb8:	cf 93       	push	r28
    1bba:	cd b7       	in	r28, 0x3d	; 61
    1bbc:	de b7       	in	r29, 0x3e	; 62
    1bbe:	c4 55       	subi	r28, 0x54	; 84
    1bc0:	d0 40       	sbci	r29, 0x00	; 0
    1bc2:	0f b6       	in	r0, 0x3f	; 63
    1bc4:	f8 94       	cli
    1bc6:	de bf       	out	0x3e, r29	; 62
    1bc8:	0f be       	out	0x3f, r0	; 63
    1bca:	cd bf       	out	0x3d, r28	; 61
    1bcc:	fe 01       	movw	r30, r28
    1bce:	ef 5a       	subi	r30, 0xAF	; 175
    1bd0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bd2:	80 e0       	ldi	r24, 0x00	; 0
    1bd4:	90 e0       	ldi	r25, 0x00	; 0
    1bd6:	a8 e4       	ldi	r26, 0x48	; 72
    1bd8:	b2 e4       	ldi	r27, 0x42	; 66
    1bda:	80 83       	st	Z, r24
    1bdc:	91 83       	std	Z+1, r25	; 0x01
    1bde:	a2 83       	std	Z+2, r26	; 0x02
    1be0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be2:	8e 01       	movw	r16, r28
    1be4:	03 5b       	subi	r16, 0xB3	; 179
    1be6:	1f 4f       	sbci	r17, 0xFF	; 255
    1be8:	fe 01       	movw	r30, r28
    1bea:	ef 5a       	subi	r30, 0xAF	; 175
    1bec:	ff 4f       	sbci	r31, 0xFF	; 255
    1bee:	60 81       	ld	r22, Z
    1bf0:	71 81       	ldd	r23, Z+1	; 0x01
    1bf2:	82 81       	ldd	r24, Z+2	; 0x02
    1bf4:	93 81       	ldd	r25, Z+3	; 0x03
    1bf6:	20 e0       	ldi	r18, 0x00	; 0
    1bf8:	30 e0       	ldi	r19, 0x00	; 0
    1bfa:	4a e7       	ldi	r20, 0x7A	; 122
    1bfc:	53 e4       	ldi	r21, 0x43	; 67
    1bfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c02:	dc 01       	movw	r26, r24
    1c04:	cb 01       	movw	r24, r22
    1c06:	f8 01       	movw	r30, r16
    1c08:	80 83       	st	Z, r24
    1c0a:	91 83       	std	Z+1, r25	; 0x01
    1c0c:	a2 83       	std	Z+2, r26	; 0x02
    1c0e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1c10:	fe 01       	movw	r30, r28
    1c12:	e3 5b       	subi	r30, 0xB3	; 179
    1c14:	ff 4f       	sbci	r31, 0xFF	; 255
    1c16:	60 81       	ld	r22, Z
    1c18:	71 81       	ldd	r23, Z+1	; 0x01
    1c1a:	82 81       	ldd	r24, Z+2	; 0x02
    1c1c:	93 81       	ldd	r25, Z+3	; 0x03
    1c1e:	20 e0       	ldi	r18, 0x00	; 0
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	40 e8       	ldi	r20, 0x80	; 128
    1c24:	5f e3       	ldi	r21, 0x3F	; 63
    1c26:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c2a:	88 23       	and	r24, r24
    1c2c:	44 f4       	brge	.+16     	; 0x1c3e <LCD_Init+0x8c>
		__ticks = 1;
    1c2e:	fe 01       	movw	r30, r28
    1c30:	e5 5b       	subi	r30, 0xB5	; 181
    1c32:	ff 4f       	sbci	r31, 0xFF	; 255
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	91 83       	std	Z+1, r25	; 0x01
    1c3a:	80 83       	st	Z, r24
    1c3c:	64 c0       	rjmp	.+200    	; 0x1d06 <LCD_Init+0x154>
	else if (__tmp > 65535)
    1c3e:	fe 01       	movw	r30, r28
    1c40:	e3 5b       	subi	r30, 0xB3	; 179
    1c42:	ff 4f       	sbci	r31, 0xFF	; 255
    1c44:	60 81       	ld	r22, Z
    1c46:	71 81       	ldd	r23, Z+1	; 0x01
    1c48:	82 81       	ldd	r24, Z+2	; 0x02
    1c4a:	93 81       	ldd	r25, Z+3	; 0x03
    1c4c:	20 e0       	ldi	r18, 0x00	; 0
    1c4e:	3f ef       	ldi	r19, 0xFF	; 255
    1c50:	4f e7       	ldi	r20, 0x7F	; 127
    1c52:	57 e4       	ldi	r21, 0x47	; 71
    1c54:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c58:	18 16       	cp	r1, r24
    1c5a:	0c f0       	brlt	.+2      	; 0x1c5e <LCD_Init+0xac>
    1c5c:	43 c0       	rjmp	.+134    	; 0x1ce4 <LCD_Init+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c5e:	fe 01       	movw	r30, r28
    1c60:	ef 5a       	subi	r30, 0xAF	; 175
    1c62:	ff 4f       	sbci	r31, 0xFF	; 255
    1c64:	60 81       	ld	r22, Z
    1c66:	71 81       	ldd	r23, Z+1	; 0x01
    1c68:	82 81       	ldd	r24, Z+2	; 0x02
    1c6a:	93 81       	ldd	r25, Z+3	; 0x03
    1c6c:	20 e0       	ldi	r18, 0x00	; 0
    1c6e:	30 e0       	ldi	r19, 0x00	; 0
    1c70:	40 e2       	ldi	r20, 0x20	; 32
    1c72:	51 e4       	ldi	r21, 0x41	; 65
    1c74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c78:	dc 01       	movw	r26, r24
    1c7a:	cb 01       	movw	r24, r22
    1c7c:	8e 01       	movw	r16, r28
    1c7e:	05 5b       	subi	r16, 0xB5	; 181
    1c80:	1f 4f       	sbci	r17, 0xFF	; 255
    1c82:	bc 01       	movw	r22, r24
    1c84:	cd 01       	movw	r24, r26
    1c86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c8a:	dc 01       	movw	r26, r24
    1c8c:	cb 01       	movw	r24, r22
    1c8e:	f8 01       	movw	r30, r16
    1c90:	91 83       	std	Z+1, r25	; 0x01
    1c92:	80 83       	st	Z, r24
    1c94:	1f c0       	rjmp	.+62     	; 0x1cd4 <LCD_Init+0x122>
    1c96:	fe 01       	movw	r30, r28
    1c98:	e7 5b       	subi	r30, 0xB7	; 183
    1c9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c9c:	89 e1       	ldi	r24, 0x19	; 25
    1c9e:	90 e0       	ldi	r25, 0x00	; 0
    1ca0:	91 83       	std	Z+1, r25	; 0x01
    1ca2:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1ca4:	fe 01       	movw	r30, r28
    1ca6:	e7 5b       	subi	r30, 0xB7	; 183
    1ca8:	ff 4f       	sbci	r31, 0xFF	; 255
    1caa:	80 81       	ld	r24, Z
    1cac:	91 81       	ldd	r25, Z+1	; 0x01
    1cae:	01 97       	sbiw	r24, 0x01	; 1
    1cb0:	f1 f7       	brne	.-4      	; 0x1cae <LCD_Init+0xfc>
    1cb2:	fe 01       	movw	r30, r28
    1cb4:	e7 5b       	subi	r30, 0xB7	; 183
    1cb6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cb8:	91 83       	std	Z+1, r25	; 0x01
    1cba:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cbc:	de 01       	movw	r26, r28
    1cbe:	a5 5b       	subi	r26, 0xB5	; 181
    1cc0:	bf 4f       	sbci	r27, 0xFF	; 255
    1cc2:	fe 01       	movw	r30, r28
    1cc4:	e5 5b       	subi	r30, 0xB5	; 181
    1cc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc8:	80 81       	ld	r24, Z
    1cca:	91 81       	ldd	r25, Z+1	; 0x01
    1ccc:	01 97       	sbiw	r24, 0x01	; 1
    1cce:	11 96       	adiw	r26, 0x01	; 1
    1cd0:	9c 93       	st	X, r25
    1cd2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cd4:	fe 01       	movw	r30, r28
    1cd6:	e5 5b       	subi	r30, 0xB5	; 181
    1cd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cda:	80 81       	ld	r24, Z
    1cdc:	91 81       	ldd	r25, Z+1	; 0x01
    1cde:	00 97       	sbiw	r24, 0x00	; 0
    1ce0:	d1 f6       	brne	.-76     	; 0x1c96 <LCD_Init+0xe4>
    1ce2:	27 c0       	rjmp	.+78     	; 0x1d32 <LCD_Init+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ce4:	8e 01       	movw	r16, r28
    1ce6:	05 5b       	subi	r16, 0xB5	; 181
    1ce8:	1f 4f       	sbci	r17, 0xFF	; 255
    1cea:	fe 01       	movw	r30, r28
    1cec:	e3 5b       	subi	r30, 0xB3	; 179
    1cee:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf0:	60 81       	ld	r22, Z
    1cf2:	71 81       	ldd	r23, Z+1	; 0x01
    1cf4:	82 81       	ldd	r24, Z+2	; 0x02
    1cf6:	93 81       	ldd	r25, Z+3	; 0x03
    1cf8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cfc:	dc 01       	movw	r26, r24
    1cfe:	cb 01       	movw	r24, r22
    1d00:	f8 01       	movw	r30, r16
    1d02:	91 83       	std	Z+1, r25	; 0x01
    1d04:	80 83       	st	Z, r24
    1d06:	de 01       	movw	r26, r28
    1d08:	a9 5b       	subi	r26, 0xB9	; 185
    1d0a:	bf 4f       	sbci	r27, 0xFF	; 255
    1d0c:	fe 01       	movw	r30, r28
    1d0e:	e5 5b       	subi	r30, 0xB5	; 181
    1d10:	ff 4f       	sbci	r31, 0xFF	; 255
    1d12:	80 81       	ld	r24, Z
    1d14:	91 81       	ldd	r25, Z+1	; 0x01
    1d16:	8d 93       	st	X+, r24
    1d18:	9c 93       	st	X, r25
    1d1a:	fe 01       	movw	r30, r28
    1d1c:	e9 5b       	subi	r30, 0xB9	; 185
    1d1e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d20:	80 81       	ld	r24, Z
    1d22:	91 81       	ldd	r25, Z+1	; 0x01
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <LCD_Init+0x172>
    1d28:	fe 01       	movw	r30, r28
    1d2a:	e9 5b       	subi	r30, 0xB9	; 185
    1d2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d2e:	91 83       	std	Z+1, r25	; 0x01
    1d30:	80 83       	st	Z, r24
	LCD_WriteCmd(0x06) ;
	_delay_ms(1) ;

#elif MODE == 4
	_delay_ms (50) ;
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN4, DIO_OUTPUT) ;
    1d32:	82 e0       	ldi	r24, 0x02	; 2
    1d34:	64 e0       	ldi	r22, 0x04	; 4
    1d36:	41 e0       	ldi	r20, 0x01	; 1
    1d38:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN5, DIO_OUTPUT) ;
    1d3c:	82 e0       	ldi	r24, 0x02	; 2
    1d3e:	65 e0       	ldi	r22, 0x05	; 5
    1d40:	41 e0       	ldi	r20, 0x01	; 1
    1d42:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN6, DIO_OUTPUT) ;
    1d46:	82 e0       	ldi	r24, 0x02	; 2
    1d48:	66 e0       	ldi	r22, 0x06	; 6
    1d4a:	41 e0       	ldi	r20, 0x01	; 1
    1d4c:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
	DIO_InitPin(LCD_DATA_PORT, DIO_PIN7, DIO_OUTPUT) ;
    1d50:	82 e0       	ldi	r24, 0x02	; 2
    1d52:	67 e0       	ldi	r22, 0x07	; 7
    1d54:	41 e0       	ldi	r20, 0x01	; 1
    1d56:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>

	DIO_InitPin(LCD_RS_PORT, LCD_RS_PIN, DIO_OUTPUT) ;
    1d5a:	82 e0       	ldi	r24, 0x02	; 2
    1d5c:	60 e0       	ldi	r22, 0x00	; 0
    1d5e:	41 e0       	ldi	r20, 0x01	; 1
    1d60:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
	DIO_InitPin(LCD_RW_PORT, LCD_RW_PIN, DIO_OUTPUT) ;
    1d64:	82 e0       	ldi	r24, 0x02	; 2
    1d66:	61 e0       	ldi	r22, 0x01	; 1
    1d68:	41 e0       	ldi	r20, 0x01	; 1
    1d6a:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>
	DIO_InitPin(LCD_E_PORT, LCD_E_PIN, DIO_OUTPUT) ;
    1d6e:	82 e0       	ldi	r24, 0x02	; 2
    1d70:	62 e0       	ldi	r22, 0x02	; 2
    1d72:	41 e0       	ldi	r20, 0x01	; 1
    1d74:	0e 94 87 07 	call	0xf0e	; 0xf0e <DIO_InitPin>

	LCD_WriteCmd(0x02) ;
    1d78:	82 e0       	ldi	r24, 0x02	; 2
    1d7a:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    1d7e:	fe 01       	movw	r30, r28
    1d80:	ed 5b       	subi	r30, 0xBD	; 189
    1d82:	ff 4f       	sbci	r31, 0xFF	; 255
    1d84:	80 e0       	ldi	r24, 0x00	; 0
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	a0 e8       	ldi	r26, 0x80	; 128
    1d8a:	bf e3       	ldi	r27, 0x3F	; 63
    1d8c:	80 83       	st	Z, r24
    1d8e:	91 83       	std	Z+1, r25	; 0x01
    1d90:	a2 83       	std	Z+2, r26	; 0x02
    1d92:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d94:	8e 01       	movw	r16, r28
    1d96:	01 5c       	subi	r16, 0xC1	; 193
    1d98:	1f 4f       	sbci	r17, 0xFF	; 255
    1d9a:	fe 01       	movw	r30, r28
    1d9c:	ed 5b       	subi	r30, 0xBD	; 189
    1d9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1da0:	60 81       	ld	r22, Z
    1da2:	71 81       	ldd	r23, Z+1	; 0x01
    1da4:	82 81       	ldd	r24, Z+2	; 0x02
    1da6:	93 81       	ldd	r25, Z+3	; 0x03
    1da8:	20 e0       	ldi	r18, 0x00	; 0
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	4a e7       	ldi	r20, 0x7A	; 122
    1dae:	53 e4       	ldi	r21, 0x43	; 67
    1db0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1db4:	dc 01       	movw	r26, r24
    1db6:	cb 01       	movw	r24, r22
    1db8:	f8 01       	movw	r30, r16
    1dba:	80 83       	st	Z, r24
    1dbc:	91 83       	std	Z+1, r25	; 0x01
    1dbe:	a2 83       	std	Z+2, r26	; 0x02
    1dc0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1dc2:	fe 01       	movw	r30, r28
    1dc4:	ff 96       	adiw	r30, 0x3f	; 63
    1dc6:	60 81       	ld	r22, Z
    1dc8:	71 81       	ldd	r23, Z+1	; 0x01
    1dca:	82 81       	ldd	r24, Z+2	; 0x02
    1dcc:	93 81       	ldd	r25, Z+3	; 0x03
    1dce:	20 e0       	ldi	r18, 0x00	; 0
    1dd0:	30 e0       	ldi	r19, 0x00	; 0
    1dd2:	40 e8       	ldi	r20, 0x80	; 128
    1dd4:	5f e3       	ldi	r21, 0x3F	; 63
    1dd6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1dda:	88 23       	and	r24, r24
    1ddc:	2c f4       	brge	.+10     	; 0x1de8 <LCD_Init+0x236>
		__ticks = 1;
    1dde:	81 e0       	ldi	r24, 0x01	; 1
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	9e af       	std	Y+62, r25	; 0x3e
    1de4:	8d af       	std	Y+61, r24	; 0x3d
    1de6:	46 c0       	rjmp	.+140    	; 0x1e74 <LCD_Init+0x2c2>
	else if (__tmp > 65535)
    1de8:	fe 01       	movw	r30, r28
    1dea:	ff 96       	adiw	r30, 0x3f	; 63
    1dec:	60 81       	ld	r22, Z
    1dee:	71 81       	ldd	r23, Z+1	; 0x01
    1df0:	82 81       	ldd	r24, Z+2	; 0x02
    1df2:	93 81       	ldd	r25, Z+3	; 0x03
    1df4:	20 e0       	ldi	r18, 0x00	; 0
    1df6:	3f ef       	ldi	r19, 0xFF	; 255
    1df8:	4f e7       	ldi	r20, 0x7F	; 127
    1dfa:	57 e4       	ldi	r21, 0x47	; 71
    1dfc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e00:	18 16       	cp	r1, r24
    1e02:	64 f5       	brge	.+88     	; 0x1e5c <LCD_Init+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e04:	fe 01       	movw	r30, r28
    1e06:	ed 5b       	subi	r30, 0xBD	; 189
    1e08:	ff 4f       	sbci	r31, 0xFF	; 255
    1e0a:	60 81       	ld	r22, Z
    1e0c:	71 81       	ldd	r23, Z+1	; 0x01
    1e0e:	82 81       	ldd	r24, Z+2	; 0x02
    1e10:	93 81       	ldd	r25, Z+3	; 0x03
    1e12:	20 e0       	ldi	r18, 0x00	; 0
    1e14:	30 e0       	ldi	r19, 0x00	; 0
    1e16:	40 e2       	ldi	r20, 0x20	; 32
    1e18:	51 e4       	ldi	r21, 0x41	; 65
    1e1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e1e:	dc 01       	movw	r26, r24
    1e20:	cb 01       	movw	r24, r22
    1e22:	bc 01       	movw	r22, r24
    1e24:	cd 01       	movw	r24, r26
    1e26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e2a:	dc 01       	movw	r26, r24
    1e2c:	cb 01       	movw	r24, r22
    1e2e:	9e af       	std	Y+62, r25	; 0x3e
    1e30:	8d af       	std	Y+61, r24	; 0x3d
    1e32:	0f c0       	rjmp	.+30     	; 0x1e52 <LCD_Init+0x2a0>
    1e34:	89 e1       	ldi	r24, 0x19	; 25
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	9c af       	std	Y+60, r25	; 0x3c
    1e3a:	8b af       	std	Y+59, r24	; 0x3b
    1e3c:	8b ad       	ldd	r24, Y+59	; 0x3b
    1e3e:	9c ad       	ldd	r25, Y+60	; 0x3c
    1e40:	01 97       	sbiw	r24, 0x01	; 1
    1e42:	f1 f7       	brne	.-4      	; 0x1e40 <LCD_Init+0x28e>
    1e44:	9c af       	std	Y+60, r25	; 0x3c
    1e46:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e48:	8d ad       	ldd	r24, Y+61	; 0x3d
    1e4a:	9e ad       	ldd	r25, Y+62	; 0x3e
    1e4c:	01 97       	sbiw	r24, 0x01	; 1
    1e4e:	9e af       	std	Y+62, r25	; 0x3e
    1e50:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e52:	8d ad       	ldd	r24, Y+61	; 0x3d
    1e54:	9e ad       	ldd	r25, Y+62	; 0x3e
    1e56:	00 97       	sbiw	r24, 0x00	; 0
    1e58:	69 f7       	brne	.-38     	; 0x1e34 <LCD_Init+0x282>
    1e5a:	16 c0       	rjmp	.+44     	; 0x1e88 <LCD_Init+0x2d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e5c:	fe 01       	movw	r30, r28
    1e5e:	ff 96       	adiw	r30, 0x3f	; 63
    1e60:	60 81       	ld	r22, Z
    1e62:	71 81       	ldd	r23, Z+1	; 0x01
    1e64:	82 81       	ldd	r24, Z+2	; 0x02
    1e66:	93 81       	ldd	r25, Z+3	; 0x03
    1e68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e6c:	dc 01       	movw	r26, r24
    1e6e:	cb 01       	movw	r24, r22
    1e70:	9e af       	std	Y+62, r25	; 0x3e
    1e72:	8d af       	std	Y+61, r24	; 0x3d
    1e74:	8d ad       	ldd	r24, Y+61	; 0x3d
    1e76:	9e ad       	ldd	r25, Y+62	; 0x3e
    1e78:	9a af       	std	Y+58, r25	; 0x3a
    1e7a:	89 af       	std	Y+57, r24	; 0x39
    1e7c:	89 ad       	ldd	r24, Y+57	; 0x39
    1e7e:	9a ad       	ldd	r25, Y+58	; 0x3a
    1e80:	01 97       	sbiw	r24, 0x01	; 1
    1e82:	f1 f7       	brne	.-4      	; 0x1e80 <LCD_Init+0x2ce>
    1e84:	9a af       	std	Y+58, r25	; 0x3a
    1e86:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1) ;

	LCD_WriteCmd(0x28) ;
    1e88:	88 e2       	ldi	r24, 0x28	; 40
    1e8a:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    1e8e:	80 e0       	ldi	r24, 0x00	; 0
    1e90:	90 e0       	ldi	r25, 0x00	; 0
    1e92:	a0 e8       	ldi	r26, 0x80	; 128
    1e94:	bf e3       	ldi	r27, 0x3F	; 63
    1e96:	8d ab       	std	Y+53, r24	; 0x35
    1e98:	9e ab       	std	Y+54, r25	; 0x36
    1e9a:	af ab       	std	Y+55, r26	; 0x37
    1e9c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e9e:	6d a9       	ldd	r22, Y+53	; 0x35
    1ea0:	7e a9       	ldd	r23, Y+54	; 0x36
    1ea2:	8f a9       	ldd	r24, Y+55	; 0x37
    1ea4:	98 ad       	ldd	r25, Y+56	; 0x38
    1ea6:	20 e0       	ldi	r18, 0x00	; 0
    1ea8:	30 e0       	ldi	r19, 0x00	; 0
    1eaa:	4a e7       	ldi	r20, 0x7A	; 122
    1eac:	53 e4       	ldi	r21, 0x43	; 67
    1eae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eb2:	dc 01       	movw	r26, r24
    1eb4:	cb 01       	movw	r24, r22
    1eb6:	89 ab       	std	Y+49, r24	; 0x31
    1eb8:	9a ab       	std	Y+50, r25	; 0x32
    1eba:	ab ab       	std	Y+51, r26	; 0x33
    1ebc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1ebe:	69 a9       	ldd	r22, Y+49	; 0x31
    1ec0:	7a a9       	ldd	r23, Y+50	; 0x32
    1ec2:	8b a9       	ldd	r24, Y+51	; 0x33
    1ec4:	9c a9       	ldd	r25, Y+52	; 0x34
    1ec6:	20 e0       	ldi	r18, 0x00	; 0
    1ec8:	30 e0       	ldi	r19, 0x00	; 0
    1eca:	40 e8       	ldi	r20, 0x80	; 128
    1ecc:	5f e3       	ldi	r21, 0x3F	; 63
    1ece:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ed2:	88 23       	and	r24, r24
    1ed4:	2c f4       	brge	.+10     	; 0x1ee0 <LCD_Init+0x32e>
		__ticks = 1;
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	98 ab       	std	Y+48, r25	; 0x30
    1edc:	8f a7       	std	Y+47, r24	; 0x2f
    1ede:	3f c0       	rjmp	.+126    	; 0x1f5e <LCD_Init+0x3ac>
	else if (__tmp > 65535)
    1ee0:	69 a9       	ldd	r22, Y+49	; 0x31
    1ee2:	7a a9       	ldd	r23, Y+50	; 0x32
    1ee4:	8b a9       	ldd	r24, Y+51	; 0x33
    1ee6:	9c a9       	ldd	r25, Y+52	; 0x34
    1ee8:	20 e0       	ldi	r18, 0x00	; 0
    1eea:	3f ef       	ldi	r19, 0xFF	; 255
    1eec:	4f e7       	ldi	r20, 0x7F	; 127
    1eee:	57 e4       	ldi	r21, 0x47	; 71
    1ef0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ef4:	18 16       	cp	r1, r24
    1ef6:	4c f5       	brge	.+82     	; 0x1f4a <LCD_Init+0x398>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ef8:	6d a9       	ldd	r22, Y+53	; 0x35
    1efa:	7e a9       	ldd	r23, Y+54	; 0x36
    1efc:	8f a9       	ldd	r24, Y+55	; 0x37
    1efe:	98 ad       	ldd	r25, Y+56	; 0x38
    1f00:	20 e0       	ldi	r18, 0x00	; 0
    1f02:	30 e0       	ldi	r19, 0x00	; 0
    1f04:	40 e2       	ldi	r20, 0x20	; 32
    1f06:	51 e4       	ldi	r21, 0x41	; 65
    1f08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f0c:	dc 01       	movw	r26, r24
    1f0e:	cb 01       	movw	r24, r22
    1f10:	bc 01       	movw	r22, r24
    1f12:	cd 01       	movw	r24, r26
    1f14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f18:	dc 01       	movw	r26, r24
    1f1a:	cb 01       	movw	r24, r22
    1f1c:	98 ab       	std	Y+48, r25	; 0x30
    1f1e:	8f a7       	std	Y+47, r24	; 0x2f
    1f20:	0f c0       	rjmp	.+30     	; 0x1f40 <LCD_Init+0x38e>
    1f22:	89 e1       	ldi	r24, 0x19	; 25
    1f24:	90 e0       	ldi	r25, 0x00	; 0
    1f26:	9e a7       	std	Y+46, r25	; 0x2e
    1f28:	8d a7       	std	Y+45, r24	; 0x2d
    1f2a:	8d a5       	ldd	r24, Y+45	; 0x2d
    1f2c:	9e a5       	ldd	r25, Y+46	; 0x2e
    1f2e:	01 97       	sbiw	r24, 0x01	; 1
    1f30:	f1 f7       	brne	.-4      	; 0x1f2e <LCD_Init+0x37c>
    1f32:	9e a7       	std	Y+46, r25	; 0x2e
    1f34:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f36:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f38:	98 a9       	ldd	r25, Y+48	; 0x30
    1f3a:	01 97       	sbiw	r24, 0x01	; 1
    1f3c:	98 ab       	std	Y+48, r25	; 0x30
    1f3e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f40:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f42:	98 a9       	ldd	r25, Y+48	; 0x30
    1f44:	00 97       	sbiw	r24, 0x00	; 0
    1f46:	69 f7       	brne	.-38     	; 0x1f22 <LCD_Init+0x370>
    1f48:	14 c0       	rjmp	.+40     	; 0x1f72 <LCD_Init+0x3c0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f4a:	69 a9       	ldd	r22, Y+49	; 0x31
    1f4c:	7a a9       	ldd	r23, Y+50	; 0x32
    1f4e:	8b a9       	ldd	r24, Y+51	; 0x33
    1f50:	9c a9       	ldd	r25, Y+52	; 0x34
    1f52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f56:	dc 01       	movw	r26, r24
    1f58:	cb 01       	movw	r24, r22
    1f5a:	98 ab       	std	Y+48, r25	; 0x30
    1f5c:	8f a7       	std	Y+47, r24	; 0x2f
    1f5e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f60:	98 a9       	ldd	r25, Y+48	; 0x30
    1f62:	9c a7       	std	Y+44, r25	; 0x2c
    1f64:	8b a7       	std	Y+43, r24	; 0x2b
    1f66:	8b a5       	ldd	r24, Y+43	; 0x2b
    1f68:	9c a5       	ldd	r25, Y+44	; 0x2c
    1f6a:	01 97       	sbiw	r24, 0x01	; 1
    1f6c:	f1 f7       	brne	.-4      	; 0x1f6a <LCD_Init+0x3b8>
    1f6e:	9c a7       	std	Y+44, r25	; 0x2c
    1f70:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1) ;

	LCD_WriteCmd(0x0E) ;
    1f72:	8e e0       	ldi	r24, 0x0E	; 14
    1f74:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    1f78:	80 e0       	ldi	r24, 0x00	; 0
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	a0 e8       	ldi	r26, 0x80	; 128
    1f7e:	bf e3       	ldi	r27, 0x3F	; 63
    1f80:	8f a3       	std	Y+39, r24	; 0x27
    1f82:	98 a7       	std	Y+40, r25	; 0x28
    1f84:	a9 a7       	std	Y+41, r26	; 0x29
    1f86:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f88:	6f a1       	ldd	r22, Y+39	; 0x27
    1f8a:	78 a5       	ldd	r23, Y+40	; 0x28
    1f8c:	89 a5       	ldd	r24, Y+41	; 0x29
    1f8e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f90:	20 e0       	ldi	r18, 0x00	; 0
    1f92:	30 e0       	ldi	r19, 0x00	; 0
    1f94:	4a e7       	ldi	r20, 0x7A	; 122
    1f96:	53 e4       	ldi	r21, 0x43	; 67
    1f98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f9c:	dc 01       	movw	r26, r24
    1f9e:	cb 01       	movw	r24, r22
    1fa0:	8b a3       	std	Y+35, r24	; 0x23
    1fa2:	9c a3       	std	Y+36, r25	; 0x24
    1fa4:	ad a3       	std	Y+37, r26	; 0x25
    1fa6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1fa8:	6b a1       	ldd	r22, Y+35	; 0x23
    1faa:	7c a1       	ldd	r23, Y+36	; 0x24
    1fac:	8d a1       	ldd	r24, Y+37	; 0x25
    1fae:	9e a1       	ldd	r25, Y+38	; 0x26
    1fb0:	20 e0       	ldi	r18, 0x00	; 0
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	40 e8       	ldi	r20, 0x80	; 128
    1fb6:	5f e3       	ldi	r21, 0x3F	; 63
    1fb8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fbc:	88 23       	and	r24, r24
    1fbe:	2c f4       	brge	.+10     	; 0x1fca <LCD_Init+0x418>
		__ticks = 1;
    1fc0:	81 e0       	ldi	r24, 0x01	; 1
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	9a a3       	std	Y+34, r25	; 0x22
    1fc6:	89 a3       	std	Y+33, r24	; 0x21
    1fc8:	3f c0       	rjmp	.+126    	; 0x2048 <LCD_Init+0x496>
	else if (__tmp > 65535)
    1fca:	6b a1       	ldd	r22, Y+35	; 0x23
    1fcc:	7c a1       	ldd	r23, Y+36	; 0x24
    1fce:	8d a1       	ldd	r24, Y+37	; 0x25
    1fd0:	9e a1       	ldd	r25, Y+38	; 0x26
    1fd2:	20 e0       	ldi	r18, 0x00	; 0
    1fd4:	3f ef       	ldi	r19, 0xFF	; 255
    1fd6:	4f e7       	ldi	r20, 0x7F	; 127
    1fd8:	57 e4       	ldi	r21, 0x47	; 71
    1fda:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fde:	18 16       	cp	r1, r24
    1fe0:	4c f5       	brge	.+82     	; 0x2034 <LCD_Init+0x482>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fe2:	6f a1       	ldd	r22, Y+39	; 0x27
    1fe4:	78 a5       	ldd	r23, Y+40	; 0x28
    1fe6:	89 a5       	ldd	r24, Y+41	; 0x29
    1fe8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1fea:	20 e0       	ldi	r18, 0x00	; 0
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	40 e2       	ldi	r20, 0x20	; 32
    1ff0:	51 e4       	ldi	r21, 0x41	; 65
    1ff2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ff6:	dc 01       	movw	r26, r24
    1ff8:	cb 01       	movw	r24, r22
    1ffa:	bc 01       	movw	r22, r24
    1ffc:	cd 01       	movw	r24, r26
    1ffe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2002:	dc 01       	movw	r26, r24
    2004:	cb 01       	movw	r24, r22
    2006:	9a a3       	std	Y+34, r25	; 0x22
    2008:	89 a3       	std	Y+33, r24	; 0x21
    200a:	0f c0       	rjmp	.+30     	; 0x202a <LCD_Init+0x478>
    200c:	89 e1       	ldi	r24, 0x19	; 25
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	98 a3       	std	Y+32, r25	; 0x20
    2012:	8f 8f       	std	Y+31, r24	; 0x1f
    2014:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2016:	98 a1       	ldd	r25, Y+32	; 0x20
    2018:	01 97       	sbiw	r24, 0x01	; 1
    201a:	f1 f7       	brne	.-4      	; 0x2018 <LCD_Init+0x466>
    201c:	98 a3       	std	Y+32, r25	; 0x20
    201e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2020:	89 a1       	ldd	r24, Y+33	; 0x21
    2022:	9a a1       	ldd	r25, Y+34	; 0x22
    2024:	01 97       	sbiw	r24, 0x01	; 1
    2026:	9a a3       	std	Y+34, r25	; 0x22
    2028:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    202a:	89 a1       	ldd	r24, Y+33	; 0x21
    202c:	9a a1       	ldd	r25, Y+34	; 0x22
    202e:	00 97       	sbiw	r24, 0x00	; 0
    2030:	69 f7       	brne	.-38     	; 0x200c <LCD_Init+0x45a>
    2032:	14 c0       	rjmp	.+40     	; 0x205c <LCD_Init+0x4aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2034:	6b a1       	ldd	r22, Y+35	; 0x23
    2036:	7c a1       	ldd	r23, Y+36	; 0x24
    2038:	8d a1       	ldd	r24, Y+37	; 0x25
    203a:	9e a1       	ldd	r25, Y+38	; 0x26
    203c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2040:	dc 01       	movw	r26, r24
    2042:	cb 01       	movw	r24, r22
    2044:	9a a3       	std	Y+34, r25	; 0x22
    2046:	89 a3       	std	Y+33, r24	; 0x21
    2048:	89 a1       	ldd	r24, Y+33	; 0x21
    204a:	9a a1       	ldd	r25, Y+34	; 0x22
    204c:	9e 8f       	std	Y+30, r25	; 0x1e
    204e:	8d 8f       	std	Y+29, r24	; 0x1d
    2050:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2052:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2054:	01 97       	sbiw	r24, 0x01	; 1
    2056:	f1 f7       	brne	.-4      	; 0x2054 <LCD_Init+0x4a2>
    2058:	9e 8f       	std	Y+30, r25	; 0x1e
    205a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1) ;

	LCD_WriteCmd(0x01) ;
    205c:	81 e0       	ldi	r24, 0x01	; 1
    205e:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    2062:	80 e0       	ldi	r24, 0x00	; 0
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	a0 ea       	ldi	r26, 0xA0	; 160
    2068:	b0 e4       	ldi	r27, 0x40	; 64
    206a:	89 8f       	std	Y+25, r24	; 0x19
    206c:	9a 8f       	std	Y+26, r25	; 0x1a
    206e:	ab 8f       	std	Y+27, r26	; 0x1b
    2070:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2072:	69 8d       	ldd	r22, Y+25	; 0x19
    2074:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2076:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2078:	9c 8d       	ldd	r25, Y+28	; 0x1c
    207a:	20 e0       	ldi	r18, 0x00	; 0
    207c:	30 e0       	ldi	r19, 0x00	; 0
    207e:	4a e7       	ldi	r20, 0x7A	; 122
    2080:	53 e4       	ldi	r21, 0x43	; 67
    2082:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2086:	dc 01       	movw	r26, r24
    2088:	cb 01       	movw	r24, r22
    208a:	8d 8b       	std	Y+21, r24	; 0x15
    208c:	9e 8b       	std	Y+22, r25	; 0x16
    208e:	af 8b       	std	Y+23, r26	; 0x17
    2090:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2092:	6d 89       	ldd	r22, Y+21	; 0x15
    2094:	7e 89       	ldd	r23, Y+22	; 0x16
    2096:	8f 89       	ldd	r24, Y+23	; 0x17
    2098:	98 8d       	ldd	r25, Y+24	; 0x18
    209a:	20 e0       	ldi	r18, 0x00	; 0
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	40 e8       	ldi	r20, 0x80	; 128
    20a0:	5f e3       	ldi	r21, 0x3F	; 63
    20a2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20a6:	88 23       	and	r24, r24
    20a8:	2c f4       	brge	.+10     	; 0x20b4 <LCD_Init+0x502>
		__ticks = 1;
    20aa:	81 e0       	ldi	r24, 0x01	; 1
    20ac:	90 e0       	ldi	r25, 0x00	; 0
    20ae:	9c 8b       	std	Y+20, r25	; 0x14
    20b0:	8b 8b       	std	Y+19, r24	; 0x13
    20b2:	3f c0       	rjmp	.+126    	; 0x2132 <LCD_Init+0x580>
	else if (__tmp > 65535)
    20b4:	6d 89       	ldd	r22, Y+21	; 0x15
    20b6:	7e 89       	ldd	r23, Y+22	; 0x16
    20b8:	8f 89       	ldd	r24, Y+23	; 0x17
    20ba:	98 8d       	ldd	r25, Y+24	; 0x18
    20bc:	20 e0       	ldi	r18, 0x00	; 0
    20be:	3f ef       	ldi	r19, 0xFF	; 255
    20c0:	4f e7       	ldi	r20, 0x7F	; 127
    20c2:	57 e4       	ldi	r21, 0x47	; 71
    20c4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20c8:	18 16       	cp	r1, r24
    20ca:	4c f5       	brge	.+82     	; 0x211e <LCD_Init+0x56c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20cc:	69 8d       	ldd	r22, Y+25	; 0x19
    20ce:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20d0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20d2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20d4:	20 e0       	ldi	r18, 0x00	; 0
    20d6:	30 e0       	ldi	r19, 0x00	; 0
    20d8:	40 e2       	ldi	r20, 0x20	; 32
    20da:	51 e4       	ldi	r21, 0x41	; 65
    20dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20e0:	dc 01       	movw	r26, r24
    20e2:	cb 01       	movw	r24, r22
    20e4:	bc 01       	movw	r22, r24
    20e6:	cd 01       	movw	r24, r26
    20e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ec:	dc 01       	movw	r26, r24
    20ee:	cb 01       	movw	r24, r22
    20f0:	9c 8b       	std	Y+20, r25	; 0x14
    20f2:	8b 8b       	std	Y+19, r24	; 0x13
    20f4:	0f c0       	rjmp	.+30     	; 0x2114 <LCD_Init+0x562>
    20f6:	89 e1       	ldi	r24, 0x19	; 25
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	9a 8b       	std	Y+18, r25	; 0x12
    20fc:	89 8b       	std	Y+17, r24	; 0x11
    20fe:	89 89       	ldd	r24, Y+17	; 0x11
    2100:	9a 89       	ldd	r25, Y+18	; 0x12
    2102:	01 97       	sbiw	r24, 0x01	; 1
    2104:	f1 f7       	brne	.-4      	; 0x2102 <LCD_Init+0x550>
    2106:	9a 8b       	std	Y+18, r25	; 0x12
    2108:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    210a:	8b 89       	ldd	r24, Y+19	; 0x13
    210c:	9c 89       	ldd	r25, Y+20	; 0x14
    210e:	01 97       	sbiw	r24, 0x01	; 1
    2110:	9c 8b       	std	Y+20, r25	; 0x14
    2112:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2114:	8b 89       	ldd	r24, Y+19	; 0x13
    2116:	9c 89       	ldd	r25, Y+20	; 0x14
    2118:	00 97       	sbiw	r24, 0x00	; 0
    211a:	69 f7       	brne	.-38     	; 0x20f6 <LCD_Init+0x544>
    211c:	14 c0       	rjmp	.+40     	; 0x2146 <LCD_Init+0x594>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    211e:	6d 89       	ldd	r22, Y+21	; 0x15
    2120:	7e 89       	ldd	r23, Y+22	; 0x16
    2122:	8f 89       	ldd	r24, Y+23	; 0x17
    2124:	98 8d       	ldd	r25, Y+24	; 0x18
    2126:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    212a:	dc 01       	movw	r26, r24
    212c:	cb 01       	movw	r24, r22
    212e:	9c 8b       	std	Y+20, r25	; 0x14
    2130:	8b 8b       	std	Y+19, r24	; 0x13
    2132:	8b 89       	ldd	r24, Y+19	; 0x13
    2134:	9c 89       	ldd	r25, Y+20	; 0x14
    2136:	98 8b       	std	Y+16, r25	; 0x10
    2138:	8f 87       	std	Y+15, r24	; 0x0f
    213a:	8f 85       	ldd	r24, Y+15	; 0x0f
    213c:	98 89       	ldd	r25, Y+16	; 0x10
    213e:	01 97       	sbiw	r24, 0x01	; 1
    2140:	f1 f7       	brne	.-4      	; 0x213e <LCD_Init+0x58c>
    2142:	98 8b       	std	Y+16, r25	; 0x10
    2144:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5) ;

	LCD_WriteCmd(0x06) ;
    2146:	86 e0       	ldi	r24, 0x06	; 6
    2148:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    214c:	80 e0       	ldi	r24, 0x00	; 0
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	a0 e8       	ldi	r26, 0x80	; 128
    2152:	bf e3       	ldi	r27, 0x3F	; 63
    2154:	8b 87       	std	Y+11, r24	; 0x0b
    2156:	9c 87       	std	Y+12, r25	; 0x0c
    2158:	ad 87       	std	Y+13, r26	; 0x0d
    215a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    215c:	6b 85       	ldd	r22, Y+11	; 0x0b
    215e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2160:	8d 85       	ldd	r24, Y+13	; 0x0d
    2162:	9e 85       	ldd	r25, Y+14	; 0x0e
    2164:	20 e0       	ldi	r18, 0x00	; 0
    2166:	30 e0       	ldi	r19, 0x00	; 0
    2168:	4a e7       	ldi	r20, 0x7A	; 122
    216a:	53 e4       	ldi	r21, 0x43	; 67
    216c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2170:	dc 01       	movw	r26, r24
    2172:	cb 01       	movw	r24, r22
    2174:	8f 83       	std	Y+7, r24	; 0x07
    2176:	98 87       	std	Y+8, r25	; 0x08
    2178:	a9 87       	std	Y+9, r26	; 0x09
    217a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    217c:	6f 81       	ldd	r22, Y+7	; 0x07
    217e:	78 85       	ldd	r23, Y+8	; 0x08
    2180:	89 85       	ldd	r24, Y+9	; 0x09
    2182:	9a 85       	ldd	r25, Y+10	; 0x0a
    2184:	20 e0       	ldi	r18, 0x00	; 0
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	40 e8       	ldi	r20, 0x80	; 128
    218a:	5f e3       	ldi	r21, 0x3F	; 63
    218c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2190:	88 23       	and	r24, r24
    2192:	2c f4       	brge	.+10     	; 0x219e <LCD_Init+0x5ec>
		__ticks = 1;
    2194:	81 e0       	ldi	r24, 0x01	; 1
    2196:	90 e0       	ldi	r25, 0x00	; 0
    2198:	9e 83       	std	Y+6, r25	; 0x06
    219a:	8d 83       	std	Y+5, r24	; 0x05
    219c:	3f c0       	rjmp	.+126    	; 0x221c <LCD_Init+0x66a>
	else if (__tmp > 65535)
    219e:	6f 81       	ldd	r22, Y+7	; 0x07
    21a0:	78 85       	ldd	r23, Y+8	; 0x08
    21a2:	89 85       	ldd	r24, Y+9	; 0x09
    21a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a6:	20 e0       	ldi	r18, 0x00	; 0
    21a8:	3f ef       	ldi	r19, 0xFF	; 255
    21aa:	4f e7       	ldi	r20, 0x7F	; 127
    21ac:	57 e4       	ldi	r21, 0x47	; 71
    21ae:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21b2:	18 16       	cp	r1, r24
    21b4:	4c f5       	brge	.+82     	; 0x2208 <LCD_Init+0x656>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21b6:	6b 85       	ldd	r22, Y+11	; 0x0b
    21b8:	7c 85       	ldd	r23, Y+12	; 0x0c
    21ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    21bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    21be:	20 e0       	ldi	r18, 0x00	; 0
    21c0:	30 e0       	ldi	r19, 0x00	; 0
    21c2:	40 e2       	ldi	r20, 0x20	; 32
    21c4:	51 e4       	ldi	r21, 0x41	; 65
    21c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ca:	dc 01       	movw	r26, r24
    21cc:	cb 01       	movw	r24, r22
    21ce:	bc 01       	movw	r22, r24
    21d0:	cd 01       	movw	r24, r26
    21d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21d6:	dc 01       	movw	r26, r24
    21d8:	cb 01       	movw	r24, r22
    21da:	9e 83       	std	Y+6, r25	; 0x06
    21dc:	8d 83       	std	Y+5, r24	; 0x05
    21de:	0f c0       	rjmp	.+30     	; 0x21fe <LCD_Init+0x64c>
    21e0:	89 e1       	ldi	r24, 0x19	; 25
    21e2:	90 e0       	ldi	r25, 0x00	; 0
    21e4:	9c 83       	std	Y+4, r25	; 0x04
    21e6:	8b 83       	std	Y+3, r24	; 0x03
    21e8:	8b 81       	ldd	r24, Y+3	; 0x03
    21ea:	9c 81       	ldd	r25, Y+4	; 0x04
    21ec:	01 97       	sbiw	r24, 0x01	; 1
    21ee:	f1 f7       	brne	.-4      	; 0x21ec <LCD_Init+0x63a>
    21f0:	9c 83       	std	Y+4, r25	; 0x04
    21f2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21f4:	8d 81       	ldd	r24, Y+5	; 0x05
    21f6:	9e 81       	ldd	r25, Y+6	; 0x06
    21f8:	01 97       	sbiw	r24, 0x01	; 1
    21fa:	9e 83       	std	Y+6, r25	; 0x06
    21fc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2200:	9e 81       	ldd	r25, Y+6	; 0x06
    2202:	00 97       	sbiw	r24, 0x00	; 0
    2204:	69 f7       	brne	.-38     	; 0x21e0 <LCD_Init+0x62e>
    2206:	14 c0       	rjmp	.+40     	; 0x2230 <LCD_Init+0x67e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2208:	6f 81       	ldd	r22, Y+7	; 0x07
    220a:	78 85       	ldd	r23, Y+8	; 0x08
    220c:	89 85       	ldd	r24, Y+9	; 0x09
    220e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2210:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2214:	dc 01       	movw	r26, r24
    2216:	cb 01       	movw	r24, r22
    2218:	9e 83       	std	Y+6, r25	; 0x06
    221a:	8d 83       	std	Y+5, r24	; 0x05
    221c:	8d 81       	ldd	r24, Y+5	; 0x05
    221e:	9e 81       	ldd	r25, Y+6	; 0x06
    2220:	9a 83       	std	Y+2, r25	; 0x02
    2222:	89 83       	std	Y+1, r24	; 0x01
    2224:	89 81       	ldd	r24, Y+1	; 0x01
    2226:	9a 81       	ldd	r25, Y+2	; 0x02
    2228:	01 97       	sbiw	r24, 0x01	; 1
    222a:	f1 f7       	brne	.-4      	; 0x2228 <LCD_Init+0x676>
    222c:	9a 83       	std	Y+2, r25	; 0x02
    222e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
#endif
}
    2230:	cc 5a       	subi	r28, 0xAC	; 172
    2232:	df 4f       	sbci	r29, 0xFF	; 255
    2234:	0f b6       	in	r0, 0x3f	; 63
    2236:	f8 94       	cli
    2238:	de bf       	out	0x3e, r29	; 62
    223a:	0f be       	out	0x3f, r0	; 63
    223c:	cd bf       	out	0x3d, r28	; 61
    223e:	cf 91       	pop	r28
    2240:	df 91       	pop	r29
    2242:	1f 91       	pop	r17
    2244:	0f 91       	pop	r16
    2246:	08 95       	ret

00002248 <LCD_WriteData>:
void LCD_WriteData (u8 Data)
{
    2248:	df 93       	push	r29
    224a:	cf 93       	push	r28
    224c:	cd b7       	in	r28, 0x3d	; 61
    224e:	de b7       	in	r29, 0x3e	; 62
    2250:	eb 97       	sbiw	r28, 0x3b	; 59
    2252:	0f b6       	in	r0, 0x3f	; 63
    2254:	f8 94       	cli
    2256:	de bf       	out	0x3e, r29	; 62
    2258:	0f be       	out	0x3f, r0	; 63
    225a:	cd bf       	out	0x3d, r28	; 61
    225c:	8b af       	std	Y+59, r24	; 0x3b
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
	_delay_ms (1) ;
#elif MODE == 4
	u8 HighNibble = Data >> 4 ;
    225e:	8b ad       	ldd	r24, Y+59	; 0x3b
    2260:	82 95       	swap	r24
    2262:	8f 70       	andi	r24, 0x0F	; 15
    2264:	8a af       	std	Y+58, r24	; 0x3a
	u8 LowNibble  = Data & 0x0f ;
    2266:	8b ad       	ldd	r24, Y+59	; 0x3b
    2268:	8f 70       	andi	r24, 0x0F	; 15
    226a:	89 af       	std	Y+57, r24	; 0x39
	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    226c:	82 e0       	ldi	r24, 0x02	; 2
    226e:	61 e0       	ldi	r22, 0x01	; 1
    2270:	40 e0       	ldi	r20, 0x00	; 0
    2272:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_HIGH) ;
    2276:	82 e0       	ldi	r24, 0x02	; 2
    2278:	60 e0       	ldi	r22, 0x00	; 0
    227a:	41 e0       	ldi	r20, 0x01	; 1
    227c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(HighNibble , 0)) ;
    2280:	8a ad       	ldd	r24, Y+58	; 0x3a
    2282:	98 2f       	mov	r25, r24
    2284:	91 70       	andi	r25, 0x01	; 1
    2286:	82 e0       	ldi	r24, 0x02	; 2
    2288:	64 e0       	ldi	r22, 0x04	; 4
    228a:	49 2f       	mov	r20, r25
    228c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(HighNibble , 1)) ;
    2290:	8a ad       	ldd	r24, Y+58	; 0x3a
    2292:	88 2f       	mov	r24, r24
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	82 70       	andi	r24, 0x02	; 2
    2298:	90 70       	andi	r25, 0x00	; 0
    229a:	95 95       	asr	r25
    229c:	87 95       	ror	r24
    229e:	98 2f       	mov	r25, r24
    22a0:	82 e0       	ldi	r24, 0x02	; 2
    22a2:	65 e0       	ldi	r22, 0x05	; 5
    22a4:	49 2f       	mov	r20, r25
    22a6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(HighNibble , 2)) ;
    22aa:	8a ad       	ldd	r24, Y+58	; 0x3a
    22ac:	88 2f       	mov	r24, r24
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	84 70       	andi	r24, 0x04	; 4
    22b2:	90 70       	andi	r25, 0x00	; 0
    22b4:	95 95       	asr	r25
    22b6:	87 95       	ror	r24
    22b8:	95 95       	asr	r25
    22ba:	87 95       	ror	r24
    22bc:	98 2f       	mov	r25, r24
    22be:	82 e0       	ldi	r24, 0x02	; 2
    22c0:	66 e0       	ldi	r22, 0x06	; 6
    22c2:	49 2f       	mov	r20, r25
    22c4:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(HighNibble , 3)) ;
    22c8:	8a ad       	ldd	r24, Y+58	; 0x3a
    22ca:	88 2f       	mov	r24, r24
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    22ce:	88 70       	andi	r24, 0x08	; 8
    22d0:	90 70       	andi	r25, 0x00	; 0
    22d2:	95 95       	asr	r25
    22d4:	87 95       	ror	r24
    22d6:	95 95       	asr	r25
    22d8:	87 95       	ror	r24
    22da:	95 95       	asr	r25
    22dc:	87 95       	ror	r24
    22de:	98 2f       	mov	r25, r24
    22e0:	82 e0       	ldi	r24, 0x02	; 2
    22e2:	67 e0       	ldi	r22, 0x07	; 7
    22e4:	49 2f       	mov	r20, r25
    22e6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    22ea:	82 e0       	ldi	r24, 0x02	; 2
    22ec:	62 e0       	ldi	r22, 0x02	; 2
    22ee:	41 e0       	ldi	r20, 0x01	; 1
    22f0:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	a0 e8       	ldi	r26, 0x80	; 128
    22fa:	bf e3       	ldi	r27, 0x3F	; 63
    22fc:	8d ab       	std	Y+53, r24	; 0x35
    22fe:	9e ab       	std	Y+54, r25	; 0x36
    2300:	af ab       	std	Y+55, r26	; 0x37
    2302:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2304:	6d a9       	ldd	r22, Y+53	; 0x35
    2306:	7e a9       	ldd	r23, Y+54	; 0x36
    2308:	8f a9       	ldd	r24, Y+55	; 0x37
    230a:	98 ad       	ldd	r25, Y+56	; 0x38
    230c:	20 e0       	ldi	r18, 0x00	; 0
    230e:	30 e0       	ldi	r19, 0x00	; 0
    2310:	4a e7       	ldi	r20, 0x7A	; 122
    2312:	53 e4       	ldi	r21, 0x43	; 67
    2314:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2318:	dc 01       	movw	r26, r24
    231a:	cb 01       	movw	r24, r22
    231c:	89 ab       	std	Y+49, r24	; 0x31
    231e:	9a ab       	std	Y+50, r25	; 0x32
    2320:	ab ab       	std	Y+51, r26	; 0x33
    2322:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2324:	69 a9       	ldd	r22, Y+49	; 0x31
    2326:	7a a9       	ldd	r23, Y+50	; 0x32
    2328:	8b a9       	ldd	r24, Y+51	; 0x33
    232a:	9c a9       	ldd	r25, Y+52	; 0x34
    232c:	20 e0       	ldi	r18, 0x00	; 0
    232e:	30 e0       	ldi	r19, 0x00	; 0
    2330:	40 e8       	ldi	r20, 0x80	; 128
    2332:	5f e3       	ldi	r21, 0x3F	; 63
    2334:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2338:	88 23       	and	r24, r24
    233a:	2c f4       	brge	.+10     	; 0x2346 <LCD_WriteData+0xfe>
		__ticks = 1;
    233c:	81 e0       	ldi	r24, 0x01	; 1
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	98 ab       	std	Y+48, r25	; 0x30
    2342:	8f a7       	std	Y+47, r24	; 0x2f
    2344:	3f c0       	rjmp	.+126    	; 0x23c4 <LCD_WriteData+0x17c>
	else if (__tmp > 65535)
    2346:	69 a9       	ldd	r22, Y+49	; 0x31
    2348:	7a a9       	ldd	r23, Y+50	; 0x32
    234a:	8b a9       	ldd	r24, Y+51	; 0x33
    234c:	9c a9       	ldd	r25, Y+52	; 0x34
    234e:	20 e0       	ldi	r18, 0x00	; 0
    2350:	3f ef       	ldi	r19, 0xFF	; 255
    2352:	4f e7       	ldi	r20, 0x7F	; 127
    2354:	57 e4       	ldi	r21, 0x47	; 71
    2356:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    235a:	18 16       	cp	r1, r24
    235c:	4c f5       	brge	.+82     	; 0x23b0 <LCD_WriteData+0x168>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    235e:	6d a9       	ldd	r22, Y+53	; 0x35
    2360:	7e a9       	ldd	r23, Y+54	; 0x36
    2362:	8f a9       	ldd	r24, Y+55	; 0x37
    2364:	98 ad       	ldd	r25, Y+56	; 0x38
    2366:	20 e0       	ldi	r18, 0x00	; 0
    2368:	30 e0       	ldi	r19, 0x00	; 0
    236a:	40 e2       	ldi	r20, 0x20	; 32
    236c:	51 e4       	ldi	r21, 0x41	; 65
    236e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2372:	dc 01       	movw	r26, r24
    2374:	cb 01       	movw	r24, r22
    2376:	bc 01       	movw	r22, r24
    2378:	cd 01       	movw	r24, r26
    237a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    237e:	dc 01       	movw	r26, r24
    2380:	cb 01       	movw	r24, r22
    2382:	98 ab       	std	Y+48, r25	; 0x30
    2384:	8f a7       	std	Y+47, r24	; 0x2f
    2386:	0f c0       	rjmp	.+30     	; 0x23a6 <LCD_WriteData+0x15e>
    2388:	89 e1       	ldi	r24, 0x19	; 25
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	9e a7       	std	Y+46, r25	; 0x2e
    238e:	8d a7       	std	Y+45, r24	; 0x2d
    2390:	8d a5       	ldd	r24, Y+45	; 0x2d
    2392:	9e a5       	ldd	r25, Y+46	; 0x2e
    2394:	01 97       	sbiw	r24, 0x01	; 1
    2396:	f1 f7       	brne	.-4      	; 0x2394 <LCD_WriteData+0x14c>
    2398:	9e a7       	std	Y+46, r25	; 0x2e
    239a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    239c:	8f a5       	ldd	r24, Y+47	; 0x2f
    239e:	98 a9       	ldd	r25, Y+48	; 0x30
    23a0:	01 97       	sbiw	r24, 0x01	; 1
    23a2:	98 ab       	std	Y+48, r25	; 0x30
    23a4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23a6:	8f a5       	ldd	r24, Y+47	; 0x2f
    23a8:	98 a9       	ldd	r25, Y+48	; 0x30
    23aa:	00 97       	sbiw	r24, 0x00	; 0
    23ac:	69 f7       	brne	.-38     	; 0x2388 <LCD_WriteData+0x140>
    23ae:	14 c0       	rjmp	.+40     	; 0x23d8 <LCD_WriteData+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23b0:	69 a9       	ldd	r22, Y+49	; 0x31
    23b2:	7a a9       	ldd	r23, Y+50	; 0x32
    23b4:	8b a9       	ldd	r24, Y+51	; 0x33
    23b6:	9c a9       	ldd	r25, Y+52	; 0x34
    23b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23bc:	dc 01       	movw	r26, r24
    23be:	cb 01       	movw	r24, r22
    23c0:	98 ab       	std	Y+48, r25	; 0x30
    23c2:	8f a7       	std	Y+47, r24	; 0x2f
    23c4:	8f a5       	ldd	r24, Y+47	; 0x2f
    23c6:	98 a9       	ldd	r25, Y+48	; 0x30
    23c8:	9c a7       	std	Y+44, r25	; 0x2c
    23ca:	8b a7       	std	Y+43, r24	; 0x2b
    23cc:	8b a5       	ldd	r24, Y+43	; 0x2b
    23ce:	9c a5       	ldd	r25, Y+44	; 0x2c
    23d0:	01 97       	sbiw	r24, 0x01	; 1
    23d2:	f1 f7       	brne	.-4      	; 0x23d0 <LCD_WriteData+0x188>
    23d4:	9c a7       	std	Y+44, r25	; 0x2c
    23d6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    23d8:	82 e0       	ldi	r24, 0x02	; 2
    23da:	62 e0       	ldi	r22, 0x02	; 2
    23dc:	40 e0       	ldi	r20, 0x00	; 0
    23de:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    23e2:	80 e0       	ldi	r24, 0x00	; 0
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	a0 e8       	ldi	r26, 0x80	; 128
    23e8:	bf e3       	ldi	r27, 0x3F	; 63
    23ea:	8f a3       	std	Y+39, r24	; 0x27
    23ec:	98 a7       	std	Y+40, r25	; 0x28
    23ee:	a9 a7       	std	Y+41, r26	; 0x29
    23f0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23f2:	6f a1       	ldd	r22, Y+39	; 0x27
    23f4:	78 a5       	ldd	r23, Y+40	; 0x28
    23f6:	89 a5       	ldd	r24, Y+41	; 0x29
    23f8:	9a a5       	ldd	r25, Y+42	; 0x2a
    23fa:	20 e0       	ldi	r18, 0x00	; 0
    23fc:	30 e0       	ldi	r19, 0x00	; 0
    23fe:	4a e7       	ldi	r20, 0x7A	; 122
    2400:	53 e4       	ldi	r21, 0x43	; 67
    2402:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2406:	dc 01       	movw	r26, r24
    2408:	cb 01       	movw	r24, r22
    240a:	8b a3       	std	Y+35, r24	; 0x23
    240c:	9c a3       	std	Y+36, r25	; 0x24
    240e:	ad a3       	std	Y+37, r26	; 0x25
    2410:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2412:	6b a1       	ldd	r22, Y+35	; 0x23
    2414:	7c a1       	ldd	r23, Y+36	; 0x24
    2416:	8d a1       	ldd	r24, Y+37	; 0x25
    2418:	9e a1       	ldd	r25, Y+38	; 0x26
    241a:	20 e0       	ldi	r18, 0x00	; 0
    241c:	30 e0       	ldi	r19, 0x00	; 0
    241e:	40 e8       	ldi	r20, 0x80	; 128
    2420:	5f e3       	ldi	r21, 0x3F	; 63
    2422:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2426:	88 23       	and	r24, r24
    2428:	2c f4       	brge	.+10     	; 0x2434 <LCD_WriteData+0x1ec>
		__ticks = 1;
    242a:	81 e0       	ldi	r24, 0x01	; 1
    242c:	90 e0       	ldi	r25, 0x00	; 0
    242e:	9a a3       	std	Y+34, r25	; 0x22
    2430:	89 a3       	std	Y+33, r24	; 0x21
    2432:	3f c0       	rjmp	.+126    	; 0x24b2 <LCD_WriteData+0x26a>
	else if (__tmp > 65535)
    2434:	6b a1       	ldd	r22, Y+35	; 0x23
    2436:	7c a1       	ldd	r23, Y+36	; 0x24
    2438:	8d a1       	ldd	r24, Y+37	; 0x25
    243a:	9e a1       	ldd	r25, Y+38	; 0x26
    243c:	20 e0       	ldi	r18, 0x00	; 0
    243e:	3f ef       	ldi	r19, 0xFF	; 255
    2440:	4f e7       	ldi	r20, 0x7F	; 127
    2442:	57 e4       	ldi	r21, 0x47	; 71
    2444:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2448:	18 16       	cp	r1, r24
    244a:	4c f5       	brge	.+82     	; 0x249e <LCD_WriteData+0x256>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    244c:	6f a1       	ldd	r22, Y+39	; 0x27
    244e:	78 a5       	ldd	r23, Y+40	; 0x28
    2450:	89 a5       	ldd	r24, Y+41	; 0x29
    2452:	9a a5       	ldd	r25, Y+42	; 0x2a
    2454:	20 e0       	ldi	r18, 0x00	; 0
    2456:	30 e0       	ldi	r19, 0x00	; 0
    2458:	40 e2       	ldi	r20, 0x20	; 32
    245a:	51 e4       	ldi	r21, 0x41	; 65
    245c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2460:	dc 01       	movw	r26, r24
    2462:	cb 01       	movw	r24, r22
    2464:	bc 01       	movw	r22, r24
    2466:	cd 01       	movw	r24, r26
    2468:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    246c:	dc 01       	movw	r26, r24
    246e:	cb 01       	movw	r24, r22
    2470:	9a a3       	std	Y+34, r25	; 0x22
    2472:	89 a3       	std	Y+33, r24	; 0x21
    2474:	0f c0       	rjmp	.+30     	; 0x2494 <LCD_WriteData+0x24c>
    2476:	89 e1       	ldi	r24, 0x19	; 25
    2478:	90 e0       	ldi	r25, 0x00	; 0
    247a:	98 a3       	std	Y+32, r25	; 0x20
    247c:	8f 8f       	std	Y+31, r24	; 0x1f
    247e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2480:	98 a1       	ldd	r25, Y+32	; 0x20
    2482:	01 97       	sbiw	r24, 0x01	; 1
    2484:	f1 f7       	brne	.-4      	; 0x2482 <LCD_WriteData+0x23a>
    2486:	98 a3       	std	Y+32, r25	; 0x20
    2488:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    248a:	89 a1       	ldd	r24, Y+33	; 0x21
    248c:	9a a1       	ldd	r25, Y+34	; 0x22
    248e:	01 97       	sbiw	r24, 0x01	; 1
    2490:	9a a3       	std	Y+34, r25	; 0x22
    2492:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2494:	89 a1       	ldd	r24, Y+33	; 0x21
    2496:	9a a1       	ldd	r25, Y+34	; 0x22
    2498:	00 97       	sbiw	r24, 0x00	; 0
    249a:	69 f7       	brne	.-38     	; 0x2476 <LCD_WriteData+0x22e>
    249c:	14 c0       	rjmp	.+40     	; 0x24c6 <LCD_WriteData+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    249e:	6b a1       	ldd	r22, Y+35	; 0x23
    24a0:	7c a1       	ldd	r23, Y+36	; 0x24
    24a2:	8d a1       	ldd	r24, Y+37	; 0x25
    24a4:	9e a1       	ldd	r25, Y+38	; 0x26
    24a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24aa:	dc 01       	movw	r26, r24
    24ac:	cb 01       	movw	r24, r22
    24ae:	9a a3       	std	Y+34, r25	; 0x22
    24b0:	89 a3       	std	Y+33, r24	; 0x21
    24b2:	89 a1       	ldd	r24, Y+33	; 0x21
    24b4:	9a a1       	ldd	r25, Y+34	; 0x22
    24b6:	9e 8f       	std	Y+30, r25	; 0x1e
    24b8:	8d 8f       	std	Y+29, r24	; 0x1d
    24ba:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24bc:	9e 8d       	ldd	r25, Y+30	; 0x1e
    24be:	01 97       	sbiw	r24, 0x01	; 1
    24c0:	f1 f7       	brne	.-4      	; 0x24be <LCD_WriteData+0x276>
    24c2:	9e 8f       	std	Y+30, r25	; 0x1e
    24c4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1) ;


	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    24c6:	82 e0       	ldi	r24, 0x02	; 2
    24c8:	61 e0       	ldi	r22, 0x01	; 1
    24ca:	40 e0       	ldi	r20, 0x00	; 0
    24cc:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_HIGH) ;
    24d0:	82 e0       	ldi	r24, 0x02	; 2
    24d2:	60 e0       	ldi	r22, 0x00	; 0
    24d4:	41 e0       	ldi	r20, 0x01	; 1
    24d6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(LowNibble , 0)) ;
    24da:	89 ad       	ldd	r24, Y+57	; 0x39
    24dc:	98 2f       	mov	r25, r24
    24de:	91 70       	andi	r25, 0x01	; 1
    24e0:	82 e0       	ldi	r24, 0x02	; 2
    24e2:	64 e0       	ldi	r22, 0x04	; 4
    24e4:	49 2f       	mov	r20, r25
    24e6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(LowNibble , 1)) ;
    24ea:	89 ad       	ldd	r24, Y+57	; 0x39
    24ec:	88 2f       	mov	r24, r24
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	82 70       	andi	r24, 0x02	; 2
    24f2:	90 70       	andi	r25, 0x00	; 0
    24f4:	95 95       	asr	r25
    24f6:	87 95       	ror	r24
    24f8:	98 2f       	mov	r25, r24
    24fa:	82 e0       	ldi	r24, 0x02	; 2
    24fc:	65 e0       	ldi	r22, 0x05	; 5
    24fe:	49 2f       	mov	r20, r25
    2500:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(LowNibble , 2)) ;
    2504:	89 ad       	ldd	r24, Y+57	; 0x39
    2506:	88 2f       	mov	r24, r24
    2508:	90 e0       	ldi	r25, 0x00	; 0
    250a:	84 70       	andi	r24, 0x04	; 4
    250c:	90 70       	andi	r25, 0x00	; 0
    250e:	95 95       	asr	r25
    2510:	87 95       	ror	r24
    2512:	95 95       	asr	r25
    2514:	87 95       	ror	r24
    2516:	98 2f       	mov	r25, r24
    2518:	82 e0       	ldi	r24, 0x02	; 2
    251a:	66 e0       	ldi	r22, 0x06	; 6
    251c:	49 2f       	mov	r20, r25
    251e:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(LowNibble , 3)) ;
    2522:	89 ad       	ldd	r24, Y+57	; 0x39
    2524:	88 2f       	mov	r24, r24
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	88 70       	andi	r24, 0x08	; 8
    252a:	90 70       	andi	r25, 0x00	; 0
    252c:	95 95       	asr	r25
    252e:	87 95       	ror	r24
    2530:	95 95       	asr	r25
    2532:	87 95       	ror	r24
    2534:	95 95       	asr	r25
    2536:	87 95       	ror	r24
    2538:	98 2f       	mov	r25, r24
    253a:	82 e0       	ldi	r24, 0x02	; 2
    253c:	67 e0       	ldi	r22, 0x07	; 7
    253e:	49 2f       	mov	r20, r25
    2540:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    2544:	82 e0       	ldi	r24, 0x02	; 2
    2546:	62 e0       	ldi	r22, 0x02	; 2
    2548:	41 e0       	ldi	r20, 0x01	; 1
    254a:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    254e:	80 e0       	ldi	r24, 0x00	; 0
    2550:	90 e0       	ldi	r25, 0x00	; 0
    2552:	a0 e8       	ldi	r26, 0x80	; 128
    2554:	bf e3       	ldi	r27, 0x3F	; 63
    2556:	89 8f       	std	Y+25, r24	; 0x19
    2558:	9a 8f       	std	Y+26, r25	; 0x1a
    255a:	ab 8f       	std	Y+27, r26	; 0x1b
    255c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    255e:	69 8d       	ldd	r22, Y+25	; 0x19
    2560:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2562:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2564:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2566:	20 e0       	ldi	r18, 0x00	; 0
    2568:	30 e0       	ldi	r19, 0x00	; 0
    256a:	4a e7       	ldi	r20, 0x7A	; 122
    256c:	53 e4       	ldi	r21, 0x43	; 67
    256e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2572:	dc 01       	movw	r26, r24
    2574:	cb 01       	movw	r24, r22
    2576:	8d 8b       	std	Y+21, r24	; 0x15
    2578:	9e 8b       	std	Y+22, r25	; 0x16
    257a:	af 8b       	std	Y+23, r26	; 0x17
    257c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    257e:	6d 89       	ldd	r22, Y+21	; 0x15
    2580:	7e 89       	ldd	r23, Y+22	; 0x16
    2582:	8f 89       	ldd	r24, Y+23	; 0x17
    2584:	98 8d       	ldd	r25, Y+24	; 0x18
    2586:	20 e0       	ldi	r18, 0x00	; 0
    2588:	30 e0       	ldi	r19, 0x00	; 0
    258a:	40 e8       	ldi	r20, 0x80	; 128
    258c:	5f e3       	ldi	r21, 0x3F	; 63
    258e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2592:	88 23       	and	r24, r24
    2594:	2c f4       	brge	.+10     	; 0x25a0 <LCD_WriteData+0x358>
		__ticks = 1;
    2596:	81 e0       	ldi	r24, 0x01	; 1
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	9c 8b       	std	Y+20, r25	; 0x14
    259c:	8b 8b       	std	Y+19, r24	; 0x13
    259e:	3f c0       	rjmp	.+126    	; 0x261e <LCD_WriteData+0x3d6>
	else if (__tmp > 65535)
    25a0:	6d 89       	ldd	r22, Y+21	; 0x15
    25a2:	7e 89       	ldd	r23, Y+22	; 0x16
    25a4:	8f 89       	ldd	r24, Y+23	; 0x17
    25a6:	98 8d       	ldd	r25, Y+24	; 0x18
    25a8:	20 e0       	ldi	r18, 0x00	; 0
    25aa:	3f ef       	ldi	r19, 0xFF	; 255
    25ac:	4f e7       	ldi	r20, 0x7F	; 127
    25ae:	57 e4       	ldi	r21, 0x47	; 71
    25b0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    25b4:	18 16       	cp	r1, r24
    25b6:	4c f5       	brge	.+82     	; 0x260a <LCD_WriteData+0x3c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25b8:	69 8d       	ldd	r22, Y+25	; 0x19
    25ba:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25be:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25c0:	20 e0       	ldi	r18, 0x00	; 0
    25c2:	30 e0       	ldi	r19, 0x00	; 0
    25c4:	40 e2       	ldi	r20, 0x20	; 32
    25c6:	51 e4       	ldi	r21, 0x41	; 65
    25c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25cc:	dc 01       	movw	r26, r24
    25ce:	cb 01       	movw	r24, r22
    25d0:	bc 01       	movw	r22, r24
    25d2:	cd 01       	movw	r24, r26
    25d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25d8:	dc 01       	movw	r26, r24
    25da:	cb 01       	movw	r24, r22
    25dc:	9c 8b       	std	Y+20, r25	; 0x14
    25de:	8b 8b       	std	Y+19, r24	; 0x13
    25e0:	0f c0       	rjmp	.+30     	; 0x2600 <LCD_WriteData+0x3b8>
    25e2:	89 e1       	ldi	r24, 0x19	; 25
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	9a 8b       	std	Y+18, r25	; 0x12
    25e8:	89 8b       	std	Y+17, r24	; 0x11
    25ea:	89 89       	ldd	r24, Y+17	; 0x11
    25ec:	9a 89       	ldd	r25, Y+18	; 0x12
    25ee:	01 97       	sbiw	r24, 0x01	; 1
    25f0:	f1 f7       	brne	.-4      	; 0x25ee <LCD_WriteData+0x3a6>
    25f2:	9a 8b       	std	Y+18, r25	; 0x12
    25f4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25f6:	8b 89       	ldd	r24, Y+19	; 0x13
    25f8:	9c 89       	ldd	r25, Y+20	; 0x14
    25fa:	01 97       	sbiw	r24, 0x01	; 1
    25fc:	9c 8b       	std	Y+20, r25	; 0x14
    25fe:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2600:	8b 89       	ldd	r24, Y+19	; 0x13
    2602:	9c 89       	ldd	r25, Y+20	; 0x14
    2604:	00 97       	sbiw	r24, 0x00	; 0
    2606:	69 f7       	brne	.-38     	; 0x25e2 <LCD_WriteData+0x39a>
    2608:	14 c0       	rjmp	.+40     	; 0x2632 <LCD_WriteData+0x3ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    260a:	6d 89       	ldd	r22, Y+21	; 0x15
    260c:	7e 89       	ldd	r23, Y+22	; 0x16
    260e:	8f 89       	ldd	r24, Y+23	; 0x17
    2610:	98 8d       	ldd	r25, Y+24	; 0x18
    2612:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2616:	dc 01       	movw	r26, r24
    2618:	cb 01       	movw	r24, r22
    261a:	9c 8b       	std	Y+20, r25	; 0x14
    261c:	8b 8b       	std	Y+19, r24	; 0x13
    261e:	8b 89       	ldd	r24, Y+19	; 0x13
    2620:	9c 89       	ldd	r25, Y+20	; 0x14
    2622:	98 8b       	std	Y+16, r25	; 0x10
    2624:	8f 87       	std	Y+15, r24	; 0x0f
    2626:	8f 85       	ldd	r24, Y+15	; 0x0f
    2628:	98 89       	ldd	r25, Y+16	; 0x10
    262a:	01 97       	sbiw	r24, 0x01	; 1
    262c:	f1 f7       	brne	.-4      	; 0x262a <LCD_WriteData+0x3e2>
    262e:	98 8b       	std	Y+16, r25	; 0x10
    2630:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    2632:	82 e0       	ldi	r24, 0x02	; 2
    2634:	62 e0       	ldi	r22, 0x02	; 2
    2636:	40 e0       	ldi	r20, 0x00	; 0
    2638:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	a0 e8       	ldi	r26, 0x80	; 128
    2642:	bf e3       	ldi	r27, 0x3F	; 63
    2644:	8b 87       	std	Y+11, r24	; 0x0b
    2646:	9c 87       	std	Y+12, r25	; 0x0c
    2648:	ad 87       	std	Y+13, r26	; 0x0d
    264a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    264c:	6b 85       	ldd	r22, Y+11	; 0x0b
    264e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2650:	8d 85       	ldd	r24, Y+13	; 0x0d
    2652:	9e 85       	ldd	r25, Y+14	; 0x0e
    2654:	20 e0       	ldi	r18, 0x00	; 0
    2656:	30 e0       	ldi	r19, 0x00	; 0
    2658:	4a e7       	ldi	r20, 0x7A	; 122
    265a:	53 e4       	ldi	r21, 0x43	; 67
    265c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2660:	dc 01       	movw	r26, r24
    2662:	cb 01       	movw	r24, r22
    2664:	8f 83       	std	Y+7, r24	; 0x07
    2666:	98 87       	std	Y+8, r25	; 0x08
    2668:	a9 87       	std	Y+9, r26	; 0x09
    266a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    266c:	6f 81       	ldd	r22, Y+7	; 0x07
    266e:	78 85       	ldd	r23, Y+8	; 0x08
    2670:	89 85       	ldd	r24, Y+9	; 0x09
    2672:	9a 85       	ldd	r25, Y+10	; 0x0a
    2674:	20 e0       	ldi	r18, 0x00	; 0
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	40 e8       	ldi	r20, 0x80	; 128
    267a:	5f e3       	ldi	r21, 0x3F	; 63
    267c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2680:	88 23       	and	r24, r24
    2682:	2c f4       	brge	.+10     	; 0x268e <LCD_WriteData+0x446>
		__ticks = 1;
    2684:	81 e0       	ldi	r24, 0x01	; 1
    2686:	90 e0       	ldi	r25, 0x00	; 0
    2688:	9e 83       	std	Y+6, r25	; 0x06
    268a:	8d 83       	std	Y+5, r24	; 0x05
    268c:	3f c0       	rjmp	.+126    	; 0x270c <LCD_WriteData+0x4c4>
	else if (__tmp > 65535)
    268e:	6f 81       	ldd	r22, Y+7	; 0x07
    2690:	78 85       	ldd	r23, Y+8	; 0x08
    2692:	89 85       	ldd	r24, Y+9	; 0x09
    2694:	9a 85       	ldd	r25, Y+10	; 0x0a
    2696:	20 e0       	ldi	r18, 0x00	; 0
    2698:	3f ef       	ldi	r19, 0xFF	; 255
    269a:	4f e7       	ldi	r20, 0x7F	; 127
    269c:	57 e4       	ldi	r21, 0x47	; 71
    269e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    26a2:	18 16       	cp	r1, r24
    26a4:	4c f5       	brge	.+82     	; 0x26f8 <LCD_WriteData+0x4b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    26a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    26aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    26ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    26ae:	20 e0       	ldi	r18, 0x00	; 0
    26b0:	30 e0       	ldi	r19, 0x00	; 0
    26b2:	40 e2       	ldi	r20, 0x20	; 32
    26b4:	51 e4       	ldi	r21, 0x41	; 65
    26b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26ba:	dc 01       	movw	r26, r24
    26bc:	cb 01       	movw	r24, r22
    26be:	bc 01       	movw	r22, r24
    26c0:	cd 01       	movw	r24, r26
    26c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26c6:	dc 01       	movw	r26, r24
    26c8:	cb 01       	movw	r24, r22
    26ca:	9e 83       	std	Y+6, r25	; 0x06
    26cc:	8d 83       	std	Y+5, r24	; 0x05
    26ce:	0f c0       	rjmp	.+30     	; 0x26ee <LCD_WriteData+0x4a6>
    26d0:	89 e1       	ldi	r24, 0x19	; 25
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	9c 83       	std	Y+4, r25	; 0x04
    26d6:	8b 83       	std	Y+3, r24	; 0x03
    26d8:	8b 81       	ldd	r24, Y+3	; 0x03
    26da:	9c 81       	ldd	r25, Y+4	; 0x04
    26dc:	01 97       	sbiw	r24, 0x01	; 1
    26de:	f1 f7       	brne	.-4      	; 0x26dc <LCD_WriteData+0x494>
    26e0:	9c 83       	std	Y+4, r25	; 0x04
    26e2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26e4:	8d 81       	ldd	r24, Y+5	; 0x05
    26e6:	9e 81       	ldd	r25, Y+6	; 0x06
    26e8:	01 97       	sbiw	r24, 0x01	; 1
    26ea:	9e 83       	std	Y+6, r25	; 0x06
    26ec:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26ee:	8d 81       	ldd	r24, Y+5	; 0x05
    26f0:	9e 81       	ldd	r25, Y+6	; 0x06
    26f2:	00 97       	sbiw	r24, 0x00	; 0
    26f4:	69 f7       	brne	.-38     	; 0x26d0 <LCD_WriteData+0x488>
    26f6:	14 c0       	rjmp	.+40     	; 0x2720 <LCD_WriteData+0x4d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26f8:	6f 81       	ldd	r22, Y+7	; 0x07
    26fa:	78 85       	ldd	r23, Y+8	; 0x08
    26fc:	89 85       	ldd	r24, Y+9	; 0x09
    26fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2700:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2704:	dc 01       	movw	r26, r24
    2706:	cb 01       	movw	r24, r22
    2708:	9e 83       	std	Y+6, r25	; 0x06
    270a:	8d 83       	std	Y+5, r24	; 0x05
    270c:	8d 81       	ldd	r24, Y+5	; 0x05
    270e:	9e 81       	ldd	r25, Y+6	; 0x06
    2710:	9a 83       	std	Y+2, r25	; 0x02
    2712:	89 83       	std	Y+1, r24	; 0x01
    2714:	89 81       	ldd	r24, Y+1	; 0x01
    2716:	9a 81       	ldd	r25, Y+2	; 0x02
    2718:	01 97       	sbiw	r24, 0x01	; 1
    271a:	f1 f7       	brne	.-4      	; 0x2718 <LCD_WriteData+0x4d0>
    271c:	9a 83       	std	Y+2, r25	; 0x02
    271e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (1) ;
#endif
}
    2720:	eb 96       	adiw	r28, 0x3b	; 59
    2722:	0f b6       	in	r0, 0x3f	; 63
    2724:	f8 94       	cli
    2726:	de bf       	out	0x3e, r29	; 62
    2728:	0f be       	out	0x3f, r0	; 63
    272a:	cd bf       	out	0x3d, r28	; 61
    272c:	cf 91       	pop	r28
    272e:	df 91       	pop	r29
    2730:	08 95       	ret

00002732 <LCD_WriteCmd>:
void LCD_WriteCmd  (u8 Cmd)
{
    2732:	df 93       	push	r29
    2734:	cf 93       	push	r28
    2736:	cd b7       	in	r28, 0x3d	; 61
    2738:	de b7       	in	r29, 0x3e	; 62
    273a:	eb 97       	sbiw	r28, 0x3b	; 59
    273c:	0f b6       	in	r0, 0x3f	; 63
    273e:	f8 94       	cli
    2740:	de bf       	out	0x3e, r29	; 62
    2742:	0f be       	out	0x3f, r0	; 63
    2744:	cd bf       	out	0x3d, r28	; 61
    2746:	8b af       	std	Y+59, r24	; 0x3b
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
	_delay_ms (1) ;
#elif MODE == 4
	u8 HighNibble = Cmd >> 4 ;
    2748:	8b ad       	ldd	r24, Y+59	; 0x3b
    274a:	82 95       	swap	r24
    274c:	8f 70       	andi	r24, 0x0F	; 15
    274e:	8a af       	std	Y+58, r24	; 0x3a
	u8 LowNibble  = Cmd & 0x0f ;
    2750:	8b ad       	ldd	r24, Y+59	; 0x3b
    2752:	8f 70       	andi	r24, 0x0F	; 15
    2754:	89 af       	std	Y+57, r24	; 0x39
	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    2756:	82 e0       	ldi	r24, 0x02	; 2
    2758:	61 e0       	ldi	r22, 0x01	; 1
    275a:	40 e0       	ldi	r20, 0x00	; 0
    275c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_LOW) ;
    2760:	82 e0       	ldi	r24, 0x02	; 2
    2762:	60 e0       	ldi	r22, 0x00	; 0
    2764:	40 e0       	ldi	r20, 0x00	; 0
    2766:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(HighNibble , 0)) ;
    276a:	8a ad       	ldd	r24, Y+58	; 0x3a
    276c:	98 2f       	mov	r25, r24
    276e:	91 70       	andi	r25, 0x01	; 1
    2770:	82 e0       	ldi	r24, 0x02	; 2
    2772:	64 e0       	ldi	r22, 0x04	; 4
    2774:	49 2f       	mov	r20, r25
    2776:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(HighNibble , 1)) ;
    277a:	8a ad       	ldd	r24, Y+58	; 0x3a
    277c:	88 2f       	mov	r24, r24
    277e:	90 e0       	ldi	r25, 0x00	; 0
    2780:	82 70       	andi	r24, 0x02	; 2
    2782:	90 70       	andi	r25, 0x00	; 0
    2784:	95 95       	asr	r25
    2786:	87 95       	ror	r24
    2788:	98 2f       	mov	r25, r24
    278a:	82 e0       	ldi	r24, 0x02	; 2
    278c:	65 e0       	ldi	r22, 0x05	; 5
    278e:	49 2f       	mov	r20, r25
    2790:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(HighNibble , 2)) ;
    2794:	8a ad       	ldd	r24, Y+58	; 0x3a
    2796:	88 2f       	mov	r24, r24
    2798:	90 e0       	ldi	r25, 0x00	; 0
    279a:	84 70       	andi	r24, 0x04	; 4
    279c:	90 70       	andi	r25, 0x00	; 0
    279e:	95 95       	asr	r25
    27a0:	87 95       	ror	r24
    27a2:	95 95       	asr	r25
    27a4:	87 95       	ror	r24
    27a6:	98 2f       	mov	r25, r24
    27a8:	82 e0       	ldi	r24, 0x02	; 2
    27aa:	66 e0       	ldi	r22, 0x06	; 6
    27ac:	49 2f       	mov	r20, r25
    27ae:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(HighNibble , 3)) ;
    27b2:	8a ad       	ldd	r24, Y+58	; 0x3a
    27b4:	88 2f       	mov	r24, r24
    27b6:	90 e0       	ldi	r25, 0x00	; 0
    27b8:	88 70       	andi	r24, 0x08	; 8
    27ba:	90 70       	andi	r25, 0x00	; 0
    27bc:	95 95       	asr	r25
    27be:	87 95       	ror	r24
    27c0:	95 95       	asr	r25
    27c2:	87 95       	ror	r24
    27c4:	95 95       	asr	r25
    27c6:	87 95       	ror	r24
    27c8:	98 2f       	mov	r25, r24
    27ca:	82 e0       	ldi	r24, 0x02	; 2
    27cc:	67 e0       	ldi	r22, 0x07	; 7
    27ce:	49 2f       	mov	r20, r25
    27d0:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    27d4:	82 e0       	ldi	r24, 0x02	; 2
    27d6:	62 e0       	ldi	r22, 0x02	; 2
    27d8:	41 e0       	ldi	r20, 0x01	; 1
    27da:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    27de:	80 e0       	ldi	r24, 0x00	; 0
    27e0:	90 e0       	ldi	r25, 0x00	; 0
    27e2:	a0 e8       	ldi	r26, 0x80	; 128
    27e4:	bf e3       	ldi	r27, 0x3F	; 63
    27e6:	8d ab       	std	Y+53, r24	; 0x35
    27e8:	9e ab       	std	Y+54, r25	; 0x36
    27ea:	af ab       	std	Y+55, r26	; 0x37
    27ec:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27ee:	6d a9       	ldd	r22, Y+53	; 0x35
    27f0:	7e a9       	ldd	r23, Y+54	; 0x36
    27f2:	8f a9       	ldd	r24, Y+55	; 0x37
    27f4:	98 ad       	ldd	r25, Y+56	; 0x38
    27f6:	20 e0       	ldi	r18, 0x00	; 0
    27f8:	30 e0       	ldi	r19, 0x00	; 0
    27fa:	4a e7       	ldi	r20, 0x7A	; 122
    27fc:	53 e4       	ldi	r21, 0x43	; 67
    27fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2802:	dc 01       	movw	r26, r24
    2804:	cb 01       	movw	r24, r22
    2806:	89 ab       	std	Y+49, r24	; 0x31
    2808:	9a ab       	std	Y+50, r25	; 0x32
    280a:	ab ab       	std	Y+51, r26	; 0x33
    280c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    280e:	69 a9       	ldd	r22, Y+49	; 0x31
    2810:	7a a9       	ldd	r23, Y+50	; 0x32
    2812:	8b a9       	ldd	r24, Y+51	; 0x33
    2814:	9c a9       	ldd	r25, Y+52	; 0x34
    2816:	20 e0       	ldi	r18, 0x00	; 0
    2818:	30 e0       	ldi	r19, 0x00	; 0
    281a:	40 e8       	ldi	r20, 0x80	; 128
    281c:	5f e3       	ldi	r21, 0x3F	; 63
    281e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2822:	88 23       	and	r24, r24
    2824:	2c f4       	brge	.+10     	; 0x2830 <LCD_WriteCmd+0xfe>
		__ticks = 1;
    2826:	81 e0       	ldi	r24, 0x01	; 1
    2828:	90 e0       	ldi	r25, 0x00	; 0
    282a:	98 ab       	std	Y+48, r25	; 0x30
    282c:	8f a7       	std	Y+47, r24	; 0x2f
    282e:	3f c0       	rjmp	.+126    	; 0x28ae <LCD_WriteCmd+0x17c>
	else if (__tmp > 65535)
    2830:	69 a9       	ldd	r22, Y+49	; 0x31
    2832:	7a a9       	ldd	r23, Y+50	; 0x32
    2834:	8b a9       	ldd	r24, Y+51	; 0x33
    2836:	9c a9       	ldd	r25, Y+52	; 0x34
    2838:	20 e0       	ldi	r18, 0x00	; 0
    283a:	3f ef       	ldi	r19, 0xFF	; 255
    283c:	4f e7       	ldi	r20, 0x7F	; 127
    283e:	57 e4       	ldi	r21, 0x47	; 71
    2840:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2844:	18 16       	cp	r1, r24
    2846:	4c f5       	brge	.+82     	; 0x289a <LCD_WriteCmd+0x168>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2848:	6d a9       	ldd	r22, Y+53	; 0x35
    284a:	7e a9       	ldd	r23, Y+54	; 0x36
    284c:	8f a9       	ldd	r24, Y+55	; 0x37
    284e:	98 ad       	ldd	r25, Y+56	; 0x38
    2850:	20 e0       	ldi	r18, 0x00	; 0
    2852:	30 e0       	ldi	r19, 0x00	; 0
    2854:	40 e2       	ldi	r20, 0x20	; 32
    2856:	51 e4       	ldi	r21, 0x41	; 65
    2858:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    285c:	dc 01       	movw	r26, r24
    285e:	cb 01       	movw	r24, r22
    2860:	bc 01       	movw	r22, r24
    2862:	cd 01       	movw	r24, r26
    2864:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2868:	dc 01       	movw	r26, r24
    286a:	cb 01       	movw	r24, r22
    286c:	98 ab       	std	Y+48, r25	; 0x30
    286e:	8f a7       	std	Y+47, r24	; 0x2f
    2870:	0f c0       	rjmp	.+30     	; 0x2890 <LCD_WriteCmd+0x15e>
    2872:	89 e1       	ldi	r24, 0x19	; 25
    2874:	90 e0       	ldi	r25, 0x00	; 0
    2876:	9e a7       	std	Y+46, r25	; 0x2e
    2878:	8d a7       	std	Y+45, r24	; 0x2d
    287a:	8d a5       	ldd	r24, Y+45	; 0x2d
    287c:	9e a5       	ldd	r25, Y+46	; 0x2e
    287e:	01 97       	sbiw	r24, 0x01	; 1
    2880:	f1 f7       	brne	.-4      	; 0x287e <LCD_WriteCmd+0x14c>
    2882:	9e a7       	std	Y+46, r25	; 0x2e
    2884:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2886:	8f a5       	ldd	r24, Y+47	; 0x2f
    2888:	98 a9       	ldd	r25, Y+48	; 0x30
    288a:	01 97       	sbiw	r24, 0x01	; 1
    288c:	98 ab       	std	Y+48, r25	; 0x30
    288e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2890:	8f a5       	ldd	r24, Y+47	; 0x2f
    2892:	98 a9       	ldd	r25, Y+48	; 0x30
    2894:	00 97       	sbiw	r24, 0x00	; 0
    2896:	69 f7       	brne	.-38     	; 0x2872 <LCD_WriteCmd+0x140>
    2898:	14 c0       	rjmp	.+40     	; 0x28c2 <LCD_WriteCmd+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    289a:	69 a9       	ldd	r22, Y+49	; 0x31
    289c:	7a a9       	ldd	r23, Y+50	; 0x32
    289e:	8b a9       	ldd	r24, Y+51	; 0x33
    28a0:	9c a9       	ldd	r25, Y+52	; 0x34
    28a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28a6:	dc 01       	movw	r26, r24
    28a8:	cb 01       	movw	r24, r22
    28aa:	98 ab       	std	Y+48, r25	; 0x30
    28ac:	8f a7       	std	Y+47, r24	; 0x2f
    28ae:	8f a5       	ldd	r24, Y+47	; 0x2f
    28b0:	98 a9       	ldd	r25, Y+48	; 0x30
    28b2:	9c a7       	std	Y+44, r25	; 0x2c
    28b4:	8b a7       	std	Y+43, r24	; 0x2b
    28b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    28b8:	9c a5       	ldd	r25, Y+44	; 0x2c
    28ba:	01 97       	sbiw	r24, 0x01	; 1
    28bc:	f1 f7       	brne	.-4      	; 0x28ba <LCD_WriteCmd+0x188>
    28be:	9c a7       	std	Y+44, r25	; 0x2c
    28c0:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    28c2:	82 e0       	ldi	r24, 0x02	; 2
    28c4:	62 e0       	ldi	r22, 0x02	; 2
    28c6:	40 e0       	ldi	r20, 0x00	; 0
    28c8:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    28cc:	80 e0       	ldi	r24, 0x00	; 0
    28ce:	90 e0       	ldi	r25, 0x00	; 0
    28d0:	a0 e8       	ldi	r26, 0x80	; 128
    28d2:	bf e3       	ldi	r27, 0x3F	; 63
    28d4:	8f a3       	std	Y+39, r24	; 0x27
    28d6:	98 a7       	std	Y+40, r25	; 0x28
    28d8:	a9 a7       	std	Y+41, r26	; 0x29
    28da:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28dc:	6f a1       	ldd	r22, Y+39	; 0x27
    28de:	78 a5       	ldd	r23, Y+40	; 0x28
    28e0:	89 a5       	ldd	r24, Y+41	; 0x29
    28e2:	9a a5       	ldd	r25, Y+42	; 0x2a
    28e4:	20 e0       	ldi	r18, 0x00	; 0
    28e6:	30 e0       	ldi	r19, 0x00	; 0
    28e8:	4a e7       	ldi	r20, 0x7A	; 122
    28ea:	53 e4       	ldi	r21, 0x43	; 67
    28ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28f0:	dc 01       	movw	r26, r24
    28f2:	cb 01       	movw	r24, r22
    28f4:	8b a3       	std	Y+35, r24	; 0x23
    28f6:	9c a3       	std	Y+36, r25	; 0x24
    28f8:	ad a3       	std	Y+37, r26	; 0x25
    28fa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    28fc:	6b a1       	ldd	r22, Y+35	; 0x23
    28fe:	7c a1       	ldd	r23, Y+36	; 0x24
    2900:	8d a1       	ldd	r24, Y+37	; 0x25
    2902:	9e a1       	ldd	r25, Y+38	; 0x26
    2904:	20 e0       	ldi	r18, 0x00	; 0
    2906:	30 e0       	ldi	r19, 0x00	; 0
    2908:	40 e8       	ldi	r20, 0x80	; 128
    290a:	5f e3       	ldi	r21, 0x3F	; 63
    290c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2910:	88 23       	and	r24, r24
    2912:	2c f4       	brge	.+10     	; 0x291e <LCD_WriteCmd+0x1ec>
		__ticks = 1;
    2914:	81 e0       	ldi	r24, 0x01	; 1
    2916:	90 e0       	ldi	r25, 0x00	; 0
    2918:	9a a3       	std	Y+34, r25	; 0x22
    291a:	89 a3       	std	Y+33, r24	; 0x21
    291c:	3f c0       	rjmp	.+126    	; 0x299c <LCD_WriteCmd+0x26a>
	else if (__tmp > 65535)
    291e:	6b a1       	ldd	r22, Y+35	; 0x23
    2920:	7c a1       	ldd	r23, Y+36	; 0x24
    2922:	8d a1       	ldd	r24, Y+37	; 0x25
    2924:	9e a1       	ldd	r25, Y+38	; 0x26
    2926:	20 e0       	ldi	r18, 0x00	; 0
    2928:	3f ef       	ldi	r19, 0xFF	; 255
    292a:	4f e7       	ldi	r20, 0x7F	; 127
    292c:	57 e4       	ldi	r21, 0x47	; 71
    292e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2932:	18 16       	cp	r1, r24
    2934:	4c f5       	brge	.+82     	; 0x2988 <LCD_WriteCmd+0x256>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2936:	6f a1       	ldd	r22, Y+39	; 0x27
    2938:	78 a5       	ldd	r23, Y+40	; 0x28
    293a:	89 a5       	ldd	r24, Y+41	; 0x29
    293c:	9a a5       	ldd	r25, Y+42	; 0x2a
    293e:	20 e0       	ldi	r18, 0x00	; 0
    2940:	30 e0       	ldi	r19, 0x00	; 0
    2942:	40 e2       	ldi	r20, 0x20	; 32
    2944:	51 e4       	ldi	r21, 0x41	; 65
    2946:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    294a:	dc 01       	movw	r26, r24
    294c:	cb 01       	movw	r24, r22
    294e:	bc 01       	movw	r22, r24
    2950:	cd 01       	movw	r24, r26
    2952:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2956:	dc 01       	movw	r26, r24
    2958:	cb 01       	movw	r24, r22
    295a:	9a a3       	std	Y+34, r25	; 0x22
    295c:	89 a3       	std	Y+33, r24	; 0x21
    295e:	0f c0       	rjmp	.+30     	; 0x297e <LCD_WriteCmd+0x24c>
    2960:	89 e1       	ldi	r24, 0x19	; 25
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	98 a3       	std	Y+32, r25	; 0x20
    2966:	8f 8f       	std	Y+31, r24	; 0x1f
    2968:	8f 8d       	ldd	r24, Y+31	; 0x1f
    296a:	98 a1       	ldd	r25, Y+32	; 0x20
    296c:	01 97       	sbiw	r24, 0x01	; 1
    296e:	f1 f7       	brne	.-4      	; 0x296c <LCD_WriteCmd+0x23a>
    2970:	98 a3       	std	Y+32, r25	; 0x20
    2972:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2974:	89 a1       	ldd	r24, Y+33	; 0x21
    2976:	9a a1       	ldd	r25, Y+34	; 0x22
    2978:	01 97       	sbiw	r24, 0x01	; 1
    297a:	9a a3       	std	Y+34, r25	; 0x22
    297c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    297e:	89 a1       	ldd	r24, Y+33	; 0x21
    2980:	9a a1       	ldd	r25, Y+34	; 0x22
    2982:	00 97       	sbiw	r24, 0x00	; 0
    2984:	69 f7       	brne	.-38     	; 0x2960 <LCD_WriteCmd+0x22e>
    2986:	14 c0       	rjmp	.+40     	; 0x29b0 <LCD_WriteCmd+0x27e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2988:	6b a1       	ldd	r22, Y+35	; 0x23
    298a:	7c a1       	ldd	r23, Y+36	; 0x24
    298c:	8d a1       	ldd	r24, Y+37	; 0x25
    298e:	9e a1       	ldd	r25, Y+38	; 0x26
    2990:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2994:	dc 01       	movw	r26, r24
    2996:	cb 01       	movw	r24, r22
    2998:	9a a3       	std	Y+34, r25	; 0x22
    299a:	89 a3       	std	Y+33, r24	; 0x21
    299c:	89 a1       	ldd	r24, Y+33	; 0x21
    299e:	9a a1       	ldd	r25, Y+34	; 0x22
    29a0:	9e 8f       	std	Y+30, r25	; 0x1e
    29a2:	8d 8f       	std	Y+29, r24	; 0x1d
    29a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    29a6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    29a8:	01 97       	sbiw	r24, 0x01	; 1
    29aa:	f1 f7       	brne	.-4      	; 0x29a8 <LCD_WriteCmd+0x276>
    29ac:	9e 8f       	std	Y+30, r25	; 0x1e
    29ae:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (1) ;


	DIO_SetPinValue(LCD_RW_PORT, LCD_RW_PIN, DIO_LOW) ;
    29b0:	82 e0       	ldi	r24, 0x02	; 2
    29b2:	61 e0       	ldi	r22, 0x01	; 1
    29b4:	40 e0       	ldi	r20, 0x00	; 0
    29b6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_RS_PORT, LCD_RS_PIN, DIO_LOW) ;
    29ba:	82 e0       	ldi	r24, 0x02	; 2
    29bc:	60 e0       	ldi	r22, 0x00	; 0
    29be:	40 e0       	ldi	r20, 0x00	; 0
    29c0:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN4, READ_BIT(LowNibble , 0)) ;
    29c4:	89 ad       	ldd	r24, Y+57	; 0x39
    29c6:	98 2f       	mov	r25, r24
    29c8:	91 70       	andi	r25, 0x01	; 1
    29ca:	82 e0       	ldi	r24, 0x02	; 2
    29cc:	64 e0       	ldi	r22, 0x04	; 4
    29ce:	49 2f       	mov	r20, r25
    29d0:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN5, READ_BIT(LowNibble , 1)) ;
    29d4:	89 ad       	ldd	r24, Y+57	; 0x39
    29d6:	88 2f       	mov	r24, r24
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	82 70       	andi	r24, 0x02	; 2
    29dc:	90 70       	andi	r25, 0x00	; 0
    29de:	95 95       	asr	r25
    29e0:	87 95       	ror	r24
    29e2:	98 2f       	mov	r25, r24
    29e4:	82 e0       	ldi	r24, 0x02	; 2
    29e6:	65 e0       	ldi	r22, 0x05	; 5
    29e8:	49 2f       	mov	r20, r25
    29ea:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN6, READ_BIT(LowNibble , 2)) ;
    29ee:	89 ad       	ldd	r24, Y+57	; 0x39
    29f0:	88 2f       	mov	r24, r24
    29f2:	90 e0       	ldi	r25, 0x00	; 0
    29f4:	84 70       	andi	r24, 0x04	; 4
    29f6:	90 70       	andi	r25, 0x00	; 0
    29f8:	95 95       	asr	r25
    29fa:	87 95       	ror	r24
    29fc:	95 95       	asr	r25
    29fe:	87 95       	ror	r24
    2a00:	98 2f       	mov	r25, r24
    2a02:	82 e0       	ldi	r24, 0x02	; 2
    2a04:	66 e0       	ldi	r22, 0x06	; 6
    2a06:	49 2f       	mov	r20, r25
    2a08:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
	DIO_SetPinValue(LCD_DATA_PORT, DIO_PIN7, READ_BIT(LowNibble , 3)) ;
    2a0c:	89 ad       	ldd	r24, Y+57	; 0x39
    2a0e:	88 2f       	mov	r24, r24
    2a10:	90 e0       	ldi	r25, 0x00	; 0
    2a12:	88 70       	andi	r24, 0x08	; 8
    2a14:	90 70       	andi	r25, 0x00	; 0
    2a16:	95 95       	asr	r25
    2a18:	87 95       	ror	r24
    2a1a:	95 95       	asr	r25
    2a1c:	87 95       	ror	r24
    2a1e:	95 95       	asr	r25
    2a20:	87 95       	ror	r24
    2a22:	98 2f       	mov	r25, r24
    2a24:	82 e0       	ldi	r24, 0x02	; 2
    2a26:	67 e0       	ldi	r22, 0x07	; 7
    2a28:	49 2f       	mov	r20, r25
    2a2a:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>

	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_HIGH) ;
    2a2e:	82 e0       	ldi	r24, 0x02	; 2
    2a30:	62 e0       	ldi	r22, 0x02	; 2
    2a32:	41 e0       	ldi	r20, 0x01	; 1
    2a34:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    2a38:	80 e0       	ldi	r24, 0x00	; 0
    2a3a:	90 e0       	ldi	r25, 0x00	; 0
    2a3c:	a0 e8       	ldi	r26, 0x80	; 128
    2a3e:	bf e3       	ldi	r27, 0x3F	; 63
    2a40:	89 8f       	std	Y+25, r24	; 0x19
    2a42:	9a 8f       	std	Y+26, r25	; 0x1a
    2a44:	ab 8f       	std	Y+27, r26	; 0x1b
    2a46:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a48:	69 8d       	ldd	r22, Y+25	; 0x19
    2a4a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2a4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2a4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2a50:	20 e0       	ldi	r18, 0x00	; 0
    2a52:	30 e0       	ldi	r19, 0x00	; 0
    2a54:	4a e7       	ldi	r20, 0x7A	; 122
    2a56:	53 e4       	ldi	r21, 0x43	; 67
    2a58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a5c:	dc 01       	movw	r26, r24
    2a5e:	cb 01       	movw	r24, r22
    2a60:	8d 8b       	std	Y+21, r24	; 0x15
    2a62:	9e 8b       	std	Y+22, r25	; 0x16
    2a64:	af 8b       	std	Y+23, r26	; 0x17
    2a66:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2a68:	6d 89       	ldd	r22, Y+21	; 0x15
    2a6a:	7e 89       	ldd	r23, Y+22	; 0x16
    2a6c:	8f 89       	ldd	r24, Y+23	; 0x17
    2a6e:	98 8d       	ldd	r25, Y+24	; 0x18
    2a70:	20 e0       	ldi	r18, 0x00	; 0
    2a72:	30 e0       	ldi	r19, 0x00	; 0
    2a74:	40 e8       	ldi	r20, 0x80	; 128
    2a76:	5f e3       	ldi	r21, 0x3F	; 63
    2a78:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a7c:	88 23       	and	r24, r24
    2a7e:	2c f4       	brge	.+10     	; 0x2a8a <LCD_WriteCmd+0x358>
		__ticks = 1;
    2a80:	81 e0       	ldi	r24, 0x01	; 1
    2a82:	90 e0       	ldi	r25, 0x00	; 0
    2a84:	9c 8b       	std	Y+20, r25	; 0x14
    2a86:	8b 8b       	std	Y+19, r24	; 0x13
    2a88:	3f c0       	rjmp	.+126    	; 0x2b08 <LCD_WriteCmd+0x3d6>
	else if (__tmp > 65535)
    2a8a:	6d 89       	ldd	r22, Y+21	; 0x15
    2a8c:	7e 89       	ldd	r23, Y+22	; 0x16
    2a8e:	8f 89       	ldd	r24, Y+23	; 0x17
    2a90:	98 8d       	ldd	r25, Y+24	; 0x18
    2a92:	20 e0       	ldi	r18, 0x00	; 0
    2a94:	3f ef       	ldi	r19, 0xFF	; 255
    2a96:	4f e7       	ldi	r20, 0x7F	; 127
    2a98:	57 e4       	ldi	r21, 0x47	; 71
    2a9a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a9e:	18 16       	cp	r1, r24
    2aa0:	4c f5       	brge	.+82     	; 0x2af4 <LCD_WriteCmd+0x3c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2aa2:	69 8d       	ldd	r22, Y+25	; 0x19
    2aa4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2aa6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2aa8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2aaa:	20 e0       	ldi	r18, 0x00	; 0
    2aac:	30 e0       	ldi	r19, 0x00	; 0
    2aae:	40 e2       	ldi	r20, 0x20	; 32
    2ab0:	51 e4       	ldi	r21, 0x41	; 65
    2ab2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ab6:	dc 01       	movw	r26, r24
    2ab8:	cb 01       	movw	r24, r22
    2aba:	bc 01       	movw	r22, r24
    2abc:	cd 01       	movw	r24, r26
    2abe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ac2:	dc 01       	movw	r26, r24
    2ac4:	cb 01       	movw	r24, r22
    2ac6:	9c 8b       	std	Y+20, r25	; 0x14
    2ac8:	8b 8b       	std	Y+19, r24	; 0x13
    2aca:	0f c0       	rjmp	.+30     	; 0x2aea <LCD_WriteCmd+0x3b8>
    2acc:	89 e1       	ldi	r24, 0x19	; 25
    2ace:	90 e0       	ldi	r25, 0x00	; 0
    2ad0:	9a 8b       	std	Y+18, r25	; 0x12
    2ad2:	89 8b       	std	Y+17, r24	; 0x11
    2ad4:	89 89       	ldd	r24, Y+17	; 0x11
    2ad6:	9a 89       	ldd	r25, Y+18	; 0x12
    2ad8:	01 97       	sbiw	r24, 0x01	; 1
    2ada:	f1 f7       	brne	.-4      	; 0x2ad8 <LCD_WriteCmd+0x3a6>
    2adc:	9a 8b       	std	Y+18, r25	; 0x12
    2ade:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ae0:	8b 89       	ldd	r24, Y+19	; 0x13
    2ae2:	9c 89       	ldd	r25, Y+20	; 0x14
    2ae4:	01 97       	sbiw	r24, 0x01	; 1
    2ae6:	9c 8b       	std	Y+20, r25	; 0x14
    2ae8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2aea:	8b 89       	ldd	r24, Y+19	; 0x13
    2aec:	9c 89       	ldd	r25, Y+20	; 0x14
    2aee:	00 97       	sbiw	r24, 0x00	; 0
    2af0:	69 f7       	brne	.-38     	; 0x2acc <LCD_WriteCmd+0x39a>
    2af2:	14 c0       	rjmp	.+40     	; 0x2b1c <LCD_WriteCmd+0x3ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2af4:	6d 89       	ldd	r22, Y+21	; 0x15
    2af6:	7e 89       	ldd	r23, Y+22	; 0x16
    2af8:	8f 89       	ldd	r24, Y+23	; 0x17
    2afa:	98 8d       	ldd	r25, Y+24	; 0x18
    2afc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b00:	dc 01       	movw	r26, r24
    2b02:	cb 01       	movw	r24, r22
    2b04:	9c 8b       	std	Y+20, r25	; 0x14
    2b06:	8b 8b       	std	Y+19, r24	; 0x13
    2b08:	8b 89       	ldd	r24, Y+19	; 0x13
    2b0a:	9c 89       	ldd	r25, Y+20	; 0x14
    2b0c:	98 8b       	std	Y+16, r25	; 0x10
    2b0e:	8f 87       	std	Y+15, r24	; 0x0f
    2b10:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b12:	98 89       	ldd	r25, Y+16	; 0x10
    2b14:	01 97       	sbiw	r24, 0x01	; 1
    2b16:	f1 f7       	brne	.-4      	; 0x2b14 <LCD_WriteCmd+0x3e2>
    2b18:	98 8b       	std	Y+16, r25	; 0x10
    2b1a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (1) ;
	DIO_SetPinValue(LCD_E_PORT, LCD_E_PIN, DIO_LOW) ;
    2b1c:	82 e0       	ldi	r24, 0x02	; 2
    2b1e:	62 e0       	ldi	r22, 0x02	; 2
    2b20:	40 e0       	ldi	r20, 0x00	; 0
    2b22:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <DIO_SetPinValue>
    2b26:	80 e0       	ldi	r24, 0x00	; 0
    2b28:	90 e0       	ldi	r25, 0x00	; 0
    2b2a:	a0 e8       	ldi	r26, 0x80	; 128
    2b2c:	bf e3       	ldi	r27, 0x3F	; 63
    2b2e:	8b 87       	std	Y+11, r24	; 0x0b
    2b30:	9c 87       	std	Y+12, r25	; 0x0c
    2b32:	ad 87       	std	Y+13, r26	; 0x0d
    2b34:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b36:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b38:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b3e:	20 e0       	ldi	r18, 0x00	; 0
    2b40:	30 e0       	ldi	r19, 0x00	; 0
    2b42:	4a e7       	ldi	r20, 0x7A	; 122
    2b44:	53 e4       	ldi	r21, 0x43	; 67
    2b46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b4a:	dc 01       	movw	r26, r24
    2b4c:	cb 01       	movw	r24, r22
    2b4e:	8f 83       	std	Y+7, r24	; 0x07
    2b50:	98 87       	std	Y+8, r25	; 0x08
    2b52:	a9 87       	std	Y+9, r26	; 0x09
    2b54:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b56:	6f 81       	ldd	r22, Y+7	; 0x07
    2b58:	78 85       	ldd	r23, Y+8	; 0x08
    2b5a:	89 85       	ldd	r24, Y+9	; 0x09
    2b5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b5e:	20 e0       	ldi	r18, 0x00	; 0
    2b60:	30 e0       	ldi	r19, 0x00	; 0
    2b62:	40 e8       	ldi	r20, 0x80	; 128
    2b64:	5f e3       	ldi	r21, 0x3F	; 63
    2b66:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b6a:	88 23       	and	r24, r24
    2b6c:	2c f4       	brge	.+10     	; 0x2b78 <LCD_WriteCmd+0x446>
		__ticks = 1;
    2b6e:	81 e0       	ldi	r24, 0x01	; 1
    2b70:	90 e0       	ldi	r25, 0x00	; 0
    2b72:	9e 83       	std	Y+6, r25	; 0x06
    2b74:	8d 83       	std	Y+5, r24	; 0x05
    2b76:	3f c0       	rjmp	.+126    	; 0x2bf6 <LCD_WriteCmd+0x4c4>
	else if (__tmp > 65535)
    2b78:	6f 81       	ldd	r22, Y+7	; 0x07
    2b7a:	78 85       	ldd	r23, Y+8	; 0x08
    2b7c:	89 85       	ldd	r24, Y+9	; 0x09
    2b7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b80:	20 e0       	ldi	r18, 0x00	; 0
    2b82:	3f ef       	ldi	r19, 0xFF	; 255
    2b84:	4f e7       	ldi	r20, 0x7F	; 127
    2b86:	57 e4       	ldi	r21, 0x47	; 71
    2b88:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b8c:	18 16       	cp	r1, r24
    2b8e:	4c f5       	brge	.+82     	; 0x2be2 <LCD_WriteCmd+0x4b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b90:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b92:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b94:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b96:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b98:	20 e0       	ldi	r18, 0x00	; 0
    2b9a:	30 e0       	ldi	r19, 0x00	; 0
    2b9c:	40 e2       	ldi	r20, 0x20	; 32
    2b9e:	51 e4       	ldi	r21, 0x41	; 65
    2ba0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ba4:	dc 01       	movw	r26, r24
    2ba6:	cb 01       	movw	r24, r22
    2ba8:	bc 01       	movw	r22, r24
    2baa:	cd 01       	movw	r24, r26
    2bac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bb0:	dc 01       	movw	r26, r24
    2bb2:	cb 01       	movw	r24, r22
    2bb4:	9e 83       	std	Y+6, r25	; 0x06
    2bb6:	8d 83       	std	Y+5, r24	; 0x05
    2bb8:	0f c0       	rjmp	.+30     	; 0x2bd8 <LCD_WriteCmd+0x4a6>
    2bba:	89 e1       	ldi	r24, 0x19	; 25
    2bbc:	90 e0       	ldi	r25, 0x00	; 0
    2bbe:	9c 83       	std	Y+4, r25	; 0x04
    2bc0:	8b 83       	std	Y+3, r24	; 0x03
    2bc2:	8b 81       	ldd	r24, Y+3	; 0x03
    2bc4:	9c 81       	ldd	r25, Y+4	; 0x04
    2bc6:	01 97       	sbiw	r24, 0x01	; 1
    2bc8:	f1 f7       	brne	.-4      	; 0x2bc6 <LCD_WriteCmd+0x494>
    2bca:	9c 83       	std	Y+4, r25	; 0x04
    2bcc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bce:	8d 81       	ldd	r24, Y+5	; 0x05
    2bd0:	9e 81       	ldd	r25, Y+6	; 0x06
    2bd2:	01 97       	sbiw	r24, 0x01	; 1
    2bd4:	9e 83       	std	Y+6, r25	; 0x06
    2bd6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bd8:	8d 81       	ldd	r24, Y+5	; 0x05
    2bda:	9e 81       	ldd	r25, Y+6	; 0x06
    2bdc:	00 97       	sbiw	r24, 0x00	; 0
    2bde:	69 f7       	brne	.-38     	; 0x2bba <LCD_WriteCmd+0x488>
    2be0:	14 c0       	rjmp	.+40     	; 0x2c0a <LCD_WriteCmd+0x4d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2be2:	6f 81       	ldd	r22, Y+7	; 0x07
    2be4:	78 85       	ldd	r23, Y+8	; 0x08
    2be6:	89 85       	ldd	r24, Y+9	; 0x09
    2be8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bee:	dc 01       	movw	r26, r24
    2bf0:	cb 01       	movw	r24, r22
    2bf2:	9e 83       	std	Y+6, r25	; 0x06
    2bf4:	8d 83       	std	Y+5, r24	; 0x05
    2bf6:	8d 81       	ldd	r24, Y+5	; 0x05
    2bf8:	9e 81       	ldd	r25, Y+6	; 0x06
    2bfa:	9a 83       	std	Y+2, r25	; 0x02
    2bfc:	89 83       	std	Y+1, r24	; 0x01
    2bfe:	89 81       	ldd	r24, Y+1	; 0x01
    2c00:	9a 81       	ldd	r25, Y+2	; 0x02
    2c02:	01 97       	sbiw	r24, 0x01	; 1
    2c04:	f1 f7       	brne	.-4      	; 0x2c02 <LCD_WriteCmd+0x4d0>
    2c06:	9a 83       	std	Y+2, r25	; 0x02
    2c08:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (1) ;
#endif
}
    2c0a:	eb 96       	adiw	r28, 0x3b	; 59
    2c0c:	0f b6       	in	r0, 0x3f	; 63
    2c0e:	f8 94       	cli
    2c10:	de bf       	out	0x3e, r29	; 62
    2c12:	0f be       	out	0x3f, r0	; 63
    2c14:	cd bf       	out	0x3d, r28	; 61
    2c16:	cf 91       	pop	r28
    2c18:	df 91       	pop	r29
    2c1a:	08 95       	ret

00002c1c <LCD_WriteString>:

void LCD_WriteString (u8 str [])
{
    2c1c:	df 93       	push	r29
    2c1e:	cf 93       	push	r28
    2c20:	00 d0       	rcall	.+0      	; 0x2c22 <LCD_WriteString+0x6>
    2c22:	0f 92       	push	r0
    2c24:	cd b7       	in	r28, 0x3d	; 61
    2c26:	de b7       	in	r29, 0x3e	; 62
    2c28:	9b 83       	std	Y+3, r25	; 0x03
    2c2a:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0 ;
    2c2c:	19 82       	std	Y+1, r1	; 0x01
    2c2e:	0e c0       	rjmp	.+28     	; 0x2c4c <LCD_WriteString+0x30>
	while (str [i] != '\0')
	{
		LCD_WriteData(str [i]) ;
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	28 2f       	mov	r18, r24
    2c34:	30 e0       	ldi	r19, 0x00	; 0
    2c36:	8a 81       	ldd	r24, Y+2	; 0x02
    2c38:	9b 81       	ldd	r25, Y+3	; 0x03
    2c3a:	fc 01       	movw	r30, r24
    2c3c:	e2 0f       	add	r30, r18
    2c3e:	f3 1f       	adc	r31, r19
    2c40:	80 81       	ld	r24, Z
    2c42:	0e 94 24 11 	call	0x2248	; 0x2248 <LCD_WriteData>
		i ++ ;
    2c46:	89 81       	ldd	r24, Y+1	; 0x01
    2c48:	8f 5f       	subi	r24, 0xFF	; 255
    2c4a:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_WriteString (u8 str [])
{
	u8 i = 0 ;
	while (str [i] != '\0')
    2c4c:	89 81       	ldd	r24, Y+1	; 0x01
    2c4e:	28 2f       	mov	r18, r24
    2c50:	30 e0       	ldi	r19, 0x00	; 0
    2c52:	8a 81       	ldd	r24, Y+2	; 0x02
    2c54:	9b 81       	ldd	r25, Y+3	; 0x03
    2c56:	fc 01       	movw	r30, r24
    2c58:	e2 0f       	add	r30, r18
    2c5a:	f3 1f       	adc	r31, r19
    2c5c:	80 81       	ld	r24, Z
    2c5e:	88 23       	and	r24, r24
    2c60:	39 f7       	brne	.-50     	; 0x2c30 <LCD_WriteString+0x14>
	{
		LCD_WriteData(str [i]) ;
		i ++ ;
	}
}
    2c62:	0f 90       	pop	r0
    2c64:	0f 90       	pop	r0
    2c66:	0f 90       	pop	r0
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	08 95       	ret

00002c6e <LCD_Clear_Display>:

void LCD_Clear_Display (void)
{
    2c6e:	df 93       	push	r29
    2c70:	cf 93       	push	r28
    2c72:	cd b7       	in	r28, 0x3d	; 61
    2c74:	de b7       	in	r29, 0x3e	; 62
    2c76:	2e 97       	sbiw	r28, 0x0e	; 14
    2c78:	0f b6       	in	r0, 0x3f	; 63
    2c7a:	f8 94       	cli
    2c7c:	de bf       	out	0x3e, r29	; 62
    2c7e:	0f be       	out	0x3f, r0	; 63
    2c80:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x01) ;
    2c82:	81 e0       	ldi	r24, 0x01	; 1
    2c84:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    2c88:	80 e0       	ldi	r24, 0x00	; 0
    2c8a:	90 e0       	ldi	r25, 0x00	; 0
    2c8c:	a0 ea       	ldi	r26, 0xA0	; 160
    2c8e:	b0 e4       	ldi	r27, 0x40	; 64
    2c90:	8b 87       	std	Y+11, r24	; 0x0b
    2c92:	9c 87       	std	Y+12, r25	; 0x0c
    2c94:	ad 87       	std	Y+13, r26	; 0x0d
    2c96:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c98:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c9a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ca0:	20 e0       	ldi	r18, 0x00	; 0
    2ca2:	30 e0       	ldi	r19, 0x00	; 0
    2ca4:	4a e7       	ldi	r20, 0x7A	; 122
    2ca6:	53 e4       	ldi	r21, 0x43	; 67
    2ca8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cac:	dc 01       	movw	r26, r24
    2cae:	cb 01       	movw	r24, r22
    2cb0:	8f 83       	std	Y+7, r24	; 0x07
    2cb2:	98 87       	std	Y+8, r25	; 0x08
    2cb4:	a9 87       	std	Y+9, r26	; 0x09
    2cb6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2cb8:	6f 81       	ldd	r22, Y+7	; 0x07
    2cba:	78 85       	ldd	r23, Y+8	; 0x08
    2cbc:	89 85       	ldd	r24, Y+9	; 0x09
    2cbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cc0:	20 e0       	ldi	r18, 0x00	; 0
    2cc2:	30 e0       	ldi	r19, 0x00	; 0
    2cc4:	40 e8       	ldi	r20, 0x80	; 128
    2cc6:	5f e3       	ldi	r21, 0x3F	; 63
    2cc8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2ccc:	88 23       	and	r24, r24
    2cce:	2c f4       	brge	.+10     	; 0x2cda <LCD_Clear_Display+0x6c>
		__ticks = 1;
    2cd0:	81 e0       	ldi	r24, 0x01	; 1
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	9e 83       	std	Y+6, r25	; 0x06
    2cd6:	8d 83       	std	Y+5, r24	; 0x05
    2cd8:	3f c0       	rjmp	.+126    	; 0x2d58 <LCD_Clear_Display+0xea>
	else if (__tmp > 65535)
    2cda:	6f 81       	ldd	r22, Y+7	; 0x07
    2cdc:	78 85       	ldd	r23, Y+8	; 0x08
    2cde:	89 85       	ldd	r24, Y+9	; 0x09
    2ce0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ce2:	20 e0       	ldi	r18, 0x00	; 0
    2ce4:	3f ef       	ldi	r19, 0xFF	; 255
    2ce6:	4f e7       	ldi	r20, 0x7F	; 127
    2ce8:	57 e4       	ldi	r21, 0x47	; 71
    2cea:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2cee:	18 16       	cp	r1, r24
    2cf0:	4c f5       	brge	.+82     	; 0x2d44 <LCD_Clear_Display+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cf2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cf4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cf6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cf8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cfa:	20 e0       	ldi	r18, 0x00	; 0
    2cfc:	30 e0       	ldi	r19, 0x00	; 0
    2cfe:	40 e2       	ldi	r20, 0x20	; 32
    2d00:	51 e4       	ldi	r21, 0x41	; 65
    2d02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d06:	dc 01       	movw	r26, r24
    2d08:	cb 01       	movw	r24, r22
    2d0a:	bc 01       	movw	r22, r24
    2d0c:	cd 01       	movw	r24, r26
    2d0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d12:	dc 01       	movw	r26, r24
    2d14:	cb 01       	movw	r24, r22
    2d16:	9e 83       	std	Y+6, r25	; 0x06
    2d18:	8d 83       	std	Y+5, r24	; 0x05
    2d1a:	0f c0       	rjmp	.+30     	; 0x2d3a <LCD_Clear_Display+0xcc>
    2d1c:	89 e1       	ldi	r24, 0x19	; 25
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	9c 83       	std	Y+4, r25	; 0x04
    2d22:	8b 83       	std	Y+3, r24	; 0x03
    2d24:	8b 81       	ldd	r24, Y+3	; 0x03
    2d26:	9c 81       	ldd	r25, Y+4	; 0x04
    2d28:	01 97       	sbiw	r24, 0x01	; 1
    2d2a:	f1 f7       	brne	.-4      	; 0x2d28 <LCD_Clear_Display+0xba>
    2d2c:	9c 83       	std	Y+4, r25	; 0x04
    2d2e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d30:	8d 81       	ldd	r24, Y+5	; 0x05
    2d32:	9e 81       	ldd	r25, Y+6	; 0x06
    2d34:	01 97       	sbiw	r24, 0x01	; 1
    2d36:	9e 83       	std	Y+6, r25	; 0x06
    2d38:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d3a:	8d 81       	ldd	r24, Y+5	; 0x05
    2d3c:	9e 81       	ldd	r25, Y+6	; 0x06
    2d3e:	00 97       	sbiw	r24, 0x00	; 0
    2d40:	69 f7       	brne	.-38     	; 0x2d1c <LCD_Clear_Display+0xae>
    2d42:	14 c0       	rjmp	.+40     	; 0x2d6c <LCD_Clear_Display+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d44:	6f 81       	ldd	r22, Y+7	; 0x07
    2d46:	78 85       	ldd	r23, Y+8	; 0x08
    2d48:	89 85       	ldd	r24, Y+9	; 0x09
    2d4a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d50:	dc 01       	movw	r26, r24
    2d52:	cb 01       	movw	r24, r22
    2d54:	9e 83       	std	Y+6, r25	; 0x06
    2d56:	8d 83       	std	Y+5, r24	; 0x05
    2d58:	8d 81       	ldd	r24, Y+5	; 0x05
    2d5a:	9e 81       	ldd	r25, Y+6	; 0x06
    2d5c:	9a 83       	std	Y+2, r25	; 0x02
    2d5e:	89 83       	std	Y+1, r24	; 0x01
    2d60:	89 81       	ldd	r24, Y+1	; 0x01
    2d62:	9a 81       	ldd	r25, Y+2	; 0x02
    2d64:	01 97       	sbiw	r24, 0x01	; 1
    2d66:	f1 f7       	brne	.-4      	; 0x2d64 <LCD_Clear_Display+0xf6>
    2d68:	9a 83       	std	Y+2, r25	; 0x02
    2d6a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5) ;
}
    2d6c:	2e 96       	adiw	r28, 0x0e	; 14
    2d6e:	0f b6       	in	r0, 0x3f	; 63
    2d70:	f8 94       	cli
    2d72:	de bf       	out	0x3e, r29	; 62
    2d74:	0f be       	out	0x3f, r0	; 63
    2d76:	cd bf       	out	0x3d, r28	; 61
    2d78:	cf 91       	pop	r28
    2d7a:	df 91       	pop	r29
    2d7c:	08 95       	ret

00002d7e <LCD_ShiftLeft>:

void LCD_ShiftLeft (void)
{
    2d7e:	df 93       	push	r29
    2d80:	cf 93       	push	r28
    2d82:	cd b7       	in	r28, 0x3d	; 61
    2d84:	de b7       	in	r29, 0x3e	; 62
    2d86:	2e 97       	sbiw	r28, 0x0e	; 14
    2d88:	0f b6       	in	r0, 0x3f	; 63
    2d8a:	f8 94       	cli
    2d8c:	de bf       	out	0x3e, r29	; 62
    2d8e:	0f be       	out	0x3f, r0	; 63
    2d90:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x18) ;
    2d92:	88 e1       	ldi	r24, 0x18	; 24
    2d94:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    2d98:	80 e0       	ldi	r24, 0x00	; 0
    2d9a:	90 e0       	ldi	r25, 0x00	; 0
    2d9c:	a0 e8       	ldi	r26, 0x80	; 128
    2d9e:	bf e3       	ldi	r27, 0x3F	; 63
    2da0:	8b 87       	std	Y+11, r24	; 0x0b
    2da2:	9c 87       	std	Y+12, r25	; 0x0c
    2da4:	ad 87       	std	Y+13, r26	; 0x0d
    2da6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2da8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2daa:	7c 85       	ldd	r23, Y+12	; 0x0c
    2dac:	8d 85       	ldd	r24, Y+13	; 0x0d
    2dae:	9e 85       	ldd	r25, Y+14	; 0x0e
    2db0:	20 e0       	ldi	r18, 0x00	; 0
    2db2:	30 e0       	ldi	r19, 0x00	; 0
    2db4:	4a e7       	ldi	r20, 0x7A	; 122
    2db6:	53 e4       	ldi	r21, 0x43	; 67
    2db8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dbc:	dc 01       	movw	r26, r24
    2dbe:	cb 01       	movw	r24, r22
    2dc0:	8f 83       	std	Y+7, r24	; 0x07
    2dc2:	98 87       	std	Y+8, r25	; 0x08
    2dc4:	a9 87       	std	Y+9, r26	; 0x09
    2dc6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2dc8:	6f 81       	ldd	r22, Y+7	; 0x07
    2dca:	78 85       	ldd	r23, Y+8	; 0x08
    2dcc:	89 85       	ldd	r24, Y+9	; 0x09
    2dce:	9a 85       	ldd	r25, Y+10	; 0x0a
    2dd0:	20 e0       	ldi	r18, 0x00	; 0
    2dd2:	30 e0       	ldi	r19, 0x00	; 0
    2dd4:	40 e8       	ldi	r20, 0x80	; 128
    2dd6:	5f e3       	ldi	r21, 0x3F	; 63
    2dd8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2ddc:	88 23       	and	r24, r24
    2dde:	2c f4       	brge	.+10     	; 0x2dea <LCD_ShiftLeft+0x6c>
		__ticks = 1;
    2de0:	81 e0       	ldi	r24, 0x01	; 1
    2de2:	90 e0       	ldi	r25, 0x00	; 0
    2de4:	9e 83       	std	Y+6, r25	; 0x06
    2de6:	8d 83       	std	Y+5, r24	; 0x05
    2de8:	3f c0       	rjmp	.+126    	; 0x2e68 <LCD_ShiftLeft+0xea>
	else if (__tmp > 65535)
    2dea:	6f 81       	ldd	r22, Y+7	; 0x07
    2dec:	78 85       	ldd	r23, Y+8	; 0x08
    2dee:	89 85       	ldd	r24, Y+9	; 0x09
    2df0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2df2:	20 e0       	ldi	r18, 0x00	; 0
    2df4:	3f ef       	ldi	r19, 0xFF	; 255
    2df6:	4f e7       	ldi	r20, 0x7F	; 127
    2df8:	57 e4       	ldi	r21, 0x47	; 71
    2dfa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2dfe:	18 16       	cp	r1, r24
    2e00:	4c f5       	brge	.+82     	; 0x2e54 <LCD_ShiftLeft+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e02:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e04:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e06:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e08:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e0a:	20 e0       	ldi	r18, 0x00	; 0
    2e0c:	30 e0       	ldi	r19, 0x00	; 0
    2e0e:	40 e2       	ldi	r20, 0x20	; 32
    2e10:	51 e4       	ldi	r21, 0x41	; 65
    2e12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e16:	dc 01       	movw	r26, r24
    2e18:	cb 01       	movw	r24, r22
    2e1a:	bc 01       	movw	r22, r24
    2e1c:	cd 01       	movw	r24, r26
    2e1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e22:	dc 01       	movw	r26, r24
    2e24:	cb 01       	movw	r24, r22
    2e26:	9e 83       	std	Y+6, r25	; 0x06
    2e28:	8d 83       	std	Y+5, r24	; 0x05
    2e2a:	0f c0       	rjmp	.+30     	; 0x2e4a <LCD_ShiftLeft+0xcc>
    2e2c:	89 e1       	ldi	r24, 0x19	; 25
    2e2e:	90 e0       	ldi	r25, 0x00	; 0
    2e30:	9c 83       	std	Y+4, r25	; 0x04
    2e32:	8b 83       	std	Y+3, r24	; 0x03
    2e34:	8b 81       	ldd	r24, Y+3	; 0x03
    2e36:	9c 81       	ldd	r25, Y+4	; 0x04
    2e38:	01 97       	sbiw	r24, 0x01	; 1
    2e3a:	f1 f7       	brne	.-4      	; 0x2e38 <LCD_ShiftLeft+0xba>
    2e3c:	9c 83       	std	Y+4, r25	; 0x04
    2e3e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e40:	8d 81       	ldd	r24, Y+5	; 0x05
    2e42:	9e 81       	ldd	r25, Y+6	; 0x06
    2e44:	01 97       	sbiw	r24, 0x01	; 1
    2e46:	9e 83       	std	Y+6, r25	; 0x06
    2e48:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2e4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2e4e:	00 97       	sbiw	r24, 0x00	; 0
    2e50:	69 f7       	brne	.-38     	; 0x2e2c <LCD_ShiftLeft+0xae>
    2e52:	14 c0       	rjmp	.+40     	; 0x2e7c <LCD_ShiftLeft+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e54:	6f 81       	ldd	r22, Y+7	; 0x07
    2e56:	78 85       	ldd	r23, Y+8	; 0x08
    2e58:	89 85       	ldd	r24, Y+9	; 0x09
    2e5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e60:	dc 01       	movw	r26, r24
    2e62:	cb 01       	movw	r24, r22
    2e64:	9e 83       	std	Y+6, r25	; 0x06
    2e66:	8d 83       	std	Y+5, r24	; 0x05
    2e68:	8d 81       	ldd	r24, Y+5	; 0x05
    2e6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2e6c:	9a 83       	std	Y+2, r25	; 0x02
    2e6e:	89 83       	std	Y+1, r24	; 0x01
    2e70:	89 81       	ldd	r24, Y+1	; 0x01
    2e72:	9a 81       	ldd	r25, Y+2	; 0x02
    2e74:	01 97       	sbiw	r24, 0x01	; 1
    2e76:	f1 f7       	brne	.-4      	; 0x2e74 <LCD_ShiftLeft+0xf6>
    2e78:	9a 83       	std	Y+2, r25	; 0x02
    2e7a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
}
    2e7c:	2e 96       	adiw	r28, 0x0e	; 14
    2e7e:	0f b6       	in	r0, 0x3f	; 63
    2e80:	f8 94       	cli
    2e82:	de bf       	out	0x3e, r29	; 62
    2e84:	0f be       	out	0x3f, r0	; 63
    2e86:	cd bf       	out	0x3d, r28	; 61
    2e88:	cf 91       	pop	r28
    2e8a:	df 91       	pop	r29
    2e8c:	08 95       	ret

00002e8e <LCD_ShiftRight>:
void LCD_ShiftRight (void)
{
    2e8e:	df 93       	push	r29
    2e90:	cf 93       	push	r28
    2e92:	cd b7       	in	r28, 0x3d	; 61
    2e94:	de b7       	in	r29, 0x3e	; 62
    2e96:	2e 97       	sbiw	r28, 0x0e	; 14
    2e98:	0f b6       	in	r0, 0x3f	; 63
    2e9a:	f8 94       	cli
    2e9c:	de bf       	out	0x3e, r29	; 62
    2e9e:	0f be       	out	0x3f, r0	; 63
    2ea0:	cd bf       	out	0x3d, r28	; 61
	LCD_WriteCmd(0x1C) ;
    2ea2:	8c e1       	ldi	r24, 0x1C	; 28
    2ea4:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
    2ea8:	80 e0       	ldi	r24, 0x00	; 0
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	a0 e8       	ldi	r26, 0x80	; 128
    2eae:	bf e3       	ldi	r27, 0x3F	; 63
    2eb0:	8b 87       	std	Y+11, r24	; 0x0b
    2eb2:	9c 87       	std	Y+12, r25	; 0x0c
    2eb4:	ad 87       	std	Y+13, r26	; 0x0d
    2eb6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2eb8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2eba:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ebc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ebe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ec0:	20 e0       	ldi	r18, 0x00	; 0
    2ec2:	30 e0       	ldi	r19, 0x00	; 0
    2ec4:	4a e7       	ldi	r20, 0x7A	; 122
    2ec6:	53 e4       	ldi	r21, 0x43	; 67
    2ec8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ecc:	dc 01       	movw	r26, r24
    2ece:	cb 01       	movw	r24, r22
    2ed0:	8f 83       	std	Y+7, r24	; 0x07
    2ed2:	98 87       	std	Y+8, r25	; 0x08
    2ed4:	a9 87       	std	Y+9, r26	; 0x09
    2ed6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ed8:	6f 81       	ldd	r22, Y+7	; 0x07
    2eda:	78 85       	ldd	r23, Y+8	; 0x08
    2edc:	89 85       	ldd	r24, Y+9	; 0x09
    2ede:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ee0:	20 e0       	ldi	r18, 0x00	; 0
    2ee2:	30 e0       	ldi	r19, 0x00	; 0
    2ee4:	40 e8       	ldi	r20, 0x80	; 128
    2ee6:	5f e3       	ldi	r21, 0x3F	; 63
    2ee8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2eec:	88 23       	and	r24, r24
    2eee:	2c f4       	brge	.+10     	; 0x2efa <LCD_ShiftRight+0x6c>
		__ticks = 1;
    2ef0:	81 e0       	ldi	r24, 0x01	; 1
    2ef2:	90 e0       	ldi	r25, 0x00	; 0
    2ef4:	9e 83       	std	Y+6, r25	; 0x06
    2ef6:	8d 83       	std	Y+5, r24	; 0x05
    2ef8:	3f c0       	rjmp	.+126    	; 0x2f78 <LCD_ShiftRight+0xea>
	else if (__tmp > 65535)
    2efa:	6f 81       	ldd	r22, Y+7	; 0x07
    2efc:	78 85       	ldd	r23, Y+8	; 0x08
    2efe:	89 85       	ldd	r24, Y+9	; 0x09
    2f00:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f02:	20 e0       	ldi	r18, 0x00	; 0
    2f04:	3f ef       	ldi	r19, 0xFF	; 255
    2f06:	4f e7       	ldi	r20, 0x7F	; 127
    2f08:	57 e4       	ldi	r21, 0x47	; 71
    2f0a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f0e:	18 16       	cp	r1, r24
    2f10:	4c f5       	brge	.+82     	; 0x2f64 <LCD_ShiftRight+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f12:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f14:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f16:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f18:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f1a:	20 e0       	ldi	r18, 0x00	; 0
    2f1c:	30 e0       	ldi	r19, 0x00	; 0
    2f1e:	40 e2       	ldi	r20, 0x20	; 32
    2f20:	51 e4       	ldi	r21, 0x41	; 65
    2f22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f26:	dc 01       	movw	r26, r24
    2f28:	cb 01       	movw	r24, r22
    2f2a:	bc 01       	movw	r22, r24
    2f2c:	cd 01       	movw	r24, r26
    2f2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f32:	dc 01       	movw	r26, r24
    2f34:	cb 01       	movw	r24, r22
    2f36:	9e 83       	std	Y+6, r25	; 0x06
    2f38:	8d 83       	std	Y+5, r24	; 0x05
    2f3a:	0f c0       	rjmp	.+30     	; 0x2f5a <LCD_ShiftRight+0xcc>
    2f3c:	89 e1       	ldi	r24, 0x19	; 25
    2f3e:	90 e0       	ldi	r25, 0x00	; 0
    2f40:	9c 83       	std	Y+4, r25	; 0x04
    2f42:	8b 83       	std	Y+3, r24	; 0x03
    2f44:	8b 81       	ldd	r24, Y+3	; 0x03
    2f46:	9c 81       	ldd	r25, Y+4	; 0x04
    2f48:	01 97       	sbiw	r24, 0x01	; 1
    2f4a:	f1 f7       	brne	.-4      	; 0x2f48 <LCD_ShiftRight+0xba>
    2f4c:	9c 83       	std	Y+4, r25	; 0x04
    2f4e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f50:	8d 81       	ldd	r24, Y+5	; 0x05
    2f52:	9e 81       	ldd	r25, Y+6	; 0x06
    2f54:	01 97       	sbiw	r24, 0x01	; 1
    2f56:	9e 83       	std	Y+6, r25	; 0x06
    2f58:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f5a:	8d 81       	ldd	r24, Y+5	; 0x05
    2f5c:	9e 81       	ldd	r25, Y+6	; 0x06
    2f5e:	00 97       	sbiw	r24, 0x00	; 0
    2f60:	69 f7       	brne	.-38     	; 0x2f3c <LCD_ShiftRight+0xae>
    2f62:	14 c0       	rjmp	.+40     	; 0x2f8c <LCD_ShiftRight+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f64:	6f 81       	ldd	r22, Y+7	; 0x07
    2f66:	78 85       	ldd	r23, Y+8	; 0x08
    2f68:	89 85       	ldd	r24, Y+9	; 0x09
    2f6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f70:	dc 01       	movw	r26, r24
    2f72:	cb 01       	movw	r24, r22
    2f74:	9e 83       	std	Y+6, r25	; 0x06
    2f76:	8d 83       	std	Y+5, r24	; 0x05
    2f78:	8d 81       	ldd	r24, Y+5	; 0x05
    2f7a:	9e 81       	ldd	r25, Y+6	; 0x06
    2f7c:	9a 83       	std	Y+2, r25	; 0x02
    2f7e:	89 83       	std	Y+1, r24	; 0x01
    2f80:	89 81       	ldd	r24, Y+1	; 0x01
    2f82:	9a 81       	ldd	r25, Y+2	; 0x02
    2f84:	01 97       	sbiw	r24, 0x01	; 1
    2f86:	f1 f7       	brne	.-4      	; 0x2f84 <LCD_ShiftRight+0xf6>
    2f88:	9a 83       	std	Y+2, r25	; 0x02
    2f8a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1) ;
}
    2f8c:	2e 96       	adiw	r28, 0x0e	; 14
    2f8e:	0f b6       	in	r0, 0x3f	; 63
    2f90:	f8 94       	cli
    2f92:	de bf       	out	0x3e, r29	; 62
    2f94:	0f be       	out	0x3f, r0	; 63
    2f96:	cd bf       	out	0x3d, r28	; 61
    2f98:	cf 91       	pop	r28
    2f9a:	df 91       	pop	r29
    2f9c:	08 95       	ret

00002f9e <LCD_Move_Cursor>:
void LCD_Move_Cursor (u8 row , u8 col)
{
    2f9e:	df 93       	push	r29
    2fa0:	cf 93       	push	r28
    2fa2:	00 d0       	rcall	.+0      	; 0x2fa4 <LCD_Move_Cursor+0x6>
    2fa4:	0f 92       	push	r0
    2fa6:	cd b7       	in	r28, 0x3d	; 61
    2fa8:	de b7       	in	r29, 0x3e	; 62
    2faa:	8a 83       	std	Y+2, r24	; 0x02
    2fac:	6b 83       	std	Y+3, r22	; 0x03
	u8 AC = 0 ;
    2fae:	19 82       	std	Y+1, r1	; 0x01
	if (row == 0)
    2fb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2fb2:	88 23       	and	r24, r24
    2fb4:	19 f4       	brne	.+6      	; 0x2fbc <LCD_Move_Cursor+0x1e>
	{
		AC = col ;
    2fb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2fb8:	89 83       	std	Y+1, r24	; 0x01
    2fba:	06 c0       	rjmp	.+12     	; 0x2fc8 <LCD_Move_Cursor+0x2a>
	}
	else if (row == 1)
    2fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2fbe:	81 30       	cpi	r24, 0x01	; 1
    2fc0:	19 f4       	brne	.+6      	; 0x2fc8 <LCD_Move_Cursor+0x2a>
	{
		AC = col+0x40 ;
    2fc2:	8b 81       	ldd	r24, Y+3	; 0x03
    2fc4:	80 5c       	subi	r24, 0xC0	; 192
    2fc6:	89 83       	std	Y+1, r24	; 0x01
	}
	LCD_WriteCmd(AC+0x80) ;
    2fc8:	89 81       	ldd	r24, Y+1	; 0x01
    2fca:	80 58       	subi	r24, 0x80	; 128
    2fcc:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
}
    2fd0:	0f 90       	pop	r0
    2fd2:	0f 90       	pop	r0
    2fd4:	0f 90       	pop	r0
    2fd6:	cf 91       	pop	r28
    2fd8:	df 91       	pop	r29
    2fda:	08 95       	ret

00002fdc <LCD_DispalyCustomChar>:

void LCD_DispalyCustomChar (u8 Arr [] , u8 BlockNumber , u8 row , u8 col)
{
    2fdc:	df 93       	push	r29
    2fde:	cf 93       	push	r28
    2fe0:	00 d0       	rcall	.+0      	; 0x2fe2 <LCD_DispalyCustomChar+0x6>
    2fe2:	00 d0       	rcall	.+0      	; 0x2fe4 <LCD_DispalyCustomChar+0x8>
    2fe4:	00 d0       	rcall	.+0      	; 0x2fe6 <LCD_DispalyCustomChar+0xa>
    2fe6:	cd b7       	in	r28, 0x3d	; 61
    2fe8:	de b7       	in	r29, 0x3e	; 62
    2fea:	9b 83       	std	Y+3, r25	; 0x03
    2fec:	8a 83       	std	Y+2, r24	; 0x02
    2fee:	6c 83       	std	Y+4, r22	; 0x04
    2ff0:	4d 83       	std	Y+5, r20	; 0x05
    2ff2:	2e 83       	std	Y+6, r18	; 0x06
	u8 i ;
	LCD_WriteCmd(BlockNumber*8 + 0x40) ;
    2ff4:	8c 81       	ldd	r24, Y+4	; 0x04
    2ff6:	88 2f       	mov	r24, r24
    2ff8:	90 e0       	ldi	r25, 0x00	; 0
    2ffa:	08 96       	adiw	r24, 0x08	; 8
    2ffc:	88 0f       	add	r24, r24
    2ffe:	99 1f       	adc	r25, r25
    3000:	88 0f       	add	r24, r24
    3002:	99 1f       	adc	r25, r25
    3004:	88 0f       	add	r24, r24
    3006:	99 1f       	adc	r25, r25
    3008:	0e 94 99 13 	call	0x2732	; 0x2732 <LCD_WriteCmd>
	for (i = 0 ; i < 8 ; i ++)
    300c:	19 82       	std	Y+1, r1	; 0x01
    300e:	0e c0       	rjmp	.+28     	; 0x302c <LCD_DispalyCustomChar+0x50>
	{
		LCD_WriteData(Arr [i]) ;
    3010:	89 81       	ldd	r24, Y+1	; 0x01
    3012:	28 2f       	mov	r18, r24
    3014:	30 e0       	ldi	r19, 0x00	; 0
    3016:	8a 81       	ldd	r24, Y+2	; 0x02
    3018:	9b 81       	ldd	r25, Y+3	; 0x03
    301a:	fc 01       	movw	r30, r24
    301c:	e2 0f       	add	r30, r18
    301e:	f3 1f       	adc	r31, r19
    3020:	80 81       	ld	r24, Z
    3022:	0e 94 24 11 	call	0x2248	; 0x2248 <LCD_WriteData>

void LCD_DispalyCustomChar (u8 Arr [] , u8 BlockNumber , u8 row , u8 col)
{
	u8 i ;
	LCD_WriteCmd(BlockNumber*8 + 0x40) ;
	for (i = 0 ; i < 8 ; i ++)
    3026:	89 81       	ldd	r24, Y+1	; 0x01
    3028:	8f 5f       	subi	r24, 0xFF	; 255
    302a:	89 83       	std	Y+1, r24	; 0x01
    302c:	89 81       	ldd	r24, Y+1	; 0x01
    302e:	88 30       	cpi	r24, 0x08	; 8
    3030:	78 f3       	brcs	.-34     	; 0x3010 <LCD_DispalyCustomChar+0x34>
	{
		LCD_WriteData(Arr [i]) ;
	}
	LCD_Move_Cursor(row, col) ;
    3032:	8d 81       	ldd	r24, Y+5	; 0x05
    3034:	6e 81       	ldd	r22, Y+6	; 0x06
    3036:	0e 94 cf 17 	call	0x2f9e	; 0x2f9e <LCD_Move_Cursor>
	LCD_WriteData(BlockNumber) ;
    303a:	8c 81       	ldd	r24, Y+4	; 0x04
    303c:	0e 94 24 11 	call	0x2248	; 0x2248 <LCD_WriteData>
}
    3040:	26 96       	adiw	r28, 0x06	; 6
    3042:	0f b6       	in	r0, 0x3f	; 63
    3044:	f8 94       	cli
    3046:	de bf       	out	0x3e, r29	; 62
    3048:	0f be       	out	0x3f, r0	; 63
    304a:	cd bf       	out	0x3d, r28	; 61
    304c:	cf 91       	pop	r28
    304e:	df 91       	pop	r29
    3050:	08 95       	ret

00003052 <main>:
char slaveDataBuffer[16];
//    
u8 isDataReady = SLAVE_BUSY_BYTE;
u16 Current_temp=0;       //Current temperature

void main(void) {
    3052:	df 93       	push	r29
    3054:	cf 93       	push	r28
    3056:	cd b7       	in	r28, 0x3d	; 61
    3058:	de b7       	in	r29, 0x3e	; 62
    305a:	2e 97       	sbiw	r28, 0x0e	; 14
    305c:	0f b6       	in	r0, 0x3f	; 63
    305e:	f8 94       	cli
    3060:	de bf       	out	0x3e, r29	; 62
    3062:	0f be       	out	0x3f, r0	; 63
    3064:	cd bf       	out	0x3d, r28	; 61
    // 1.    0x20
    I2C_SlaveInit(0x20);
    3066:	80 e2       	ldi	r24, 0x20	; 32
    3068:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <I2C_SlaveInit>
	ADC_init(ADC_REFERANCE_INTERNAL);
    306c:	81 e0       	ldi	r24, 0x01	; 1
    306e:	0e 94 a8 0b 	call	0x1750	; 0x1750 <ADC_init>

    // 2.      PIN 1
    LED_Init(DIO_PORTA, DIO_PIN1); // AR
    3072:	81 e0       	ldi	r24, 0x01	; 1
    3074:	61 e0       	ldi	r22, 0x01	; 1
    3076:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <LED_Init>
    LED_Init(DIO_PORTA, DIO_PIN2); // L1
    307a:	81 e0       	ldi	r24, 0x01	; 1
    307c:	62 e0       	ldi	r22, 0x02	; 2
    307e:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <LED_Init>
    LED_Init(DIO_PORTA, DIO_PIN3); // D1
    3082:	81 e0       	ldi	r24, 0x01	; 1
    3084:	63 e0       	ldi	r22, 0x03	; 3
    3086:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <LED_Init>

    while(1) {
        // ---  :     ---
    	ADC_StartConversion(ADC_CHANNEL0) ;
    308a:	80 e0       	ldi	r24, 0x00	; 0
    308c:	0e 94 27 0c 	call	0x184e	; 0x184e <ADC_StartConversion>
    	Current_temp = ADC_ReadDataUsingPolling()*0.25 ;
    3090:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <ADC_ReadDataUsingPolling>
    3094:	cc 01       	movw	r24, r24
    3096:	a0 e0       	ldi	r26, 0x00	; 0
    3098:	b0 e0       	ldi	r27, 0x00	; 0
    309a:	bc 01       	movw	r22, r24
    309c:	cd 01       	movw	r24, r26
    309e:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    30a2:	dc 01       	movw	r26, r24
    30a4:	cb 01       	movw	r24, r22
    30a6:	bc 01       	movw	r22, r24
    30a8:	cd 01       	movw	r24, r26
    30aa:	20 e0       	ldi	r18, 0x00	; 0
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	40 e8       	ldi	r20, 0x80	; 128
    30b0:	5e e3       	ldi	r21, 0x3E	; 62
    30b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30b6:	dc 01       	movw	r26, r24
    30b8:	cb 01       	movw	r24, r22
    30ba:	bc 01       	movw	r22, r24
    30bc:	cd 01       	movw	r24, r26
    30be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30c2:	dc 01       	movw	r26, r24
    30c4:	cb 01       	movw	r24, r22
    30c6:	90 93 98 01 	sts	0x0198, r25
    30ca:	80 93 97 01 	sts	0x0197, r24
    	isDataReady = SLAVE_BUSY_BYTE;
    30ce:	10 92 96 01 	sts	0x0196, r1

        I2C_ClearBuffer(slaveDataBuffer, 16);
    30d2:	8b eb       	ldi	r24, 0xBB	; 187
    30d4:	91 e0       	ldi	r25, 0x01	; 1
    30d6:	60 e1       	ldi	r22, 0x10	; 16
    30d8:	0e 94 7e 06 	call	0xcfc	; 0xcfc <I2C_ClearBuffer>

        // :   .  sprintf  \0   
        sprintf(slaveDataBuffer, "T1:%d", Current_temp);
    30dc:	20 91 97 01 	lds	r18, 0x0197
    30e0:	30 91 98 01 	lds	r19, 0x0198
    30e4:	00 d0       	rcall	.+0      	; 0x30e6 <main+0x94>
    30e6:	00 d0       	rcall	.+0      	; 0x30e8 <main+0x96>
    30e8:	00 d0       	rcall	.+0      	; 0x30ea <main+0x98>
    30ea:	ed b7       	in	r30, 0x3d	; 61
    30ec:	fe b7       	in	r31, 0x3e	; 62
    30ee:	31 96       	adiw	r30, 0x01	; 1
    30f0:	8b eb       	ldi	r24, 0xBB	; 187
    30f2:	91 e0       	ldi	r25, 0x01	; 1
    30f4:	91 83       	std	Z+1, r25	; 0x01
    30f6:	80 83       	st	Z, r24
    30f8:	80 e6       	ldi	r24, 0x60	; 96
    30fa:	90 e0       	ldi	r25, 0x00	; 0
    30fc:	93 83       	std	Z+3, r25	; 0x03
    30fe:	82 83       	std	Z+2, r24	; 0x02
    3100:	35 83       	std	Z+5, r19	; 0x05
    3102:	24 83       	std	Z+4, r18	; 0x04
    3104:	0e 94 b7 19 	call	0x336e	; 0x336e <sprintf>
    3108:	8d b7       	in	r24, 0x3d	; 61
    310a:	9e b7       	in	r25, 0x3e	; 62
    310c:	06 96       	adiw	r24, 0x06	; 6
    310e:	0f b6       	in	r0, 0x3f	; 63
    3110:	f8 94       	cli
    3112:	9e bf       	out	0x3e, r25	; 62
    3114:	0f be       	out	0x3f, r0	; 63
    3116:	8d bf       	out	0x3d, r24	; 61

        isDataReady = SLAVE_READY_BYTE;
    3118:	8f ef       	ldi	r24, 0xFF	; 255
    311a:	80 93 96 01 	sts	0x0196, r24
        I2C_SlaveSendString_Smart(slaveDataBuffer, isDataReady);
    311e:	20 91 96 01 	lds	r18, 0x0196
    3122:	8b eb       	ldi	r24, 0xBB	; 187
    3124:	91 e0       	ldi	r25, 0x01	; 1
    3126:	62 2f       	mov	r22, r18
    3128:	0e 94 c5 06 	call	0xd8a	; 0xd8a <I2C_SlaveSendString_Smart>
        // ---  :     ---

        //         
        I2C_SlaveReceiveString_Smart(receivedBuffer, 32);
    312c:	8b e9       	ldi	r24, 0x9B	; 155
    312e:	91 e0       	ldi	r25, 0x01	; 1
    3130:	60 e2       	ldi	r22, 0x20	; 32
    3132:	0e 94 23 07 	call	0xe46	; 0xe46 <I2C_SlaveReceiveString_Smart>

        //    (Parsing)   
        if (strstr(receivedBuffer, "AR:ON") != NULL)       LED_On(DIO_PORTA, DIO_PIN1);
    3136:	8b e9       	ldi	r24, 0x9B	; 155
    3138:	91 e0       	ldi	r25, 0x01	; 1
    313a:	26 e6       	ldi	r18, 0x66	; 102
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	b9 01       	movw	r22, r18
    3140:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    3144:	00 97       	sbiw	r24, 0x00	; 0
    3146:	29 f0       	breq	.+10     	; 0x3152 <main+0x100>
    3148:	81 e0       	ldi	r24, 0x01	; 1
    314a:	61 e0       	ldi	r22, 0x01	; 1
    314c:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <LED_On>
    3150:	0d c0       	rjmp	.+26     	; 0x316c <main+0x11a>
        else if (strstr(receivedBuffer, "AR:OFF") != NULL) LED_Off(DIO_PORTA, DIO_PIN1);
    3152:	8b e9       	ldi	r24, 0x9B	; 155
    3154:	91 e0       	ldi	r25, 0x01	; 1
    3156:	2c e6       	ldi	r18, 0x6C	; 108
    3158:	30 e0       	ldi	r19, 0x00	; 0
    315a:	b9 01       	movw	r22, r18
    315c:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    3160:	00 97       	sbiw	r24, 0x00	; 0
    3162:	21 f0       	breq	.+8      	; 0x316c <main+0x11a>
    3164:	81 e0       	ldi	r24, 0x01	; 1
    3166:	61 e0       	ldi	r22, 0x01	; 1
    3168:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <LED_Off>

        if (strstr(receivedBuffer, "L1:ON") != NULL)       LED_On(DIO_PORTA, DIO_PIN2);
    316c:	8b e9       	ldi	r24, 0x9B	; 155
    316e:	91 e0       	ldi	r25, 0x01	; 1
    3170:	23 e7       	ldi	r18, 0x73	; 115
    3172:	30 e0       	ldi	r19, 0x00	; 0
    3174:	b9 01       	movw	r22, r18
    3176:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    317a:	00 97       	sbiw	r24, 0x00	; 0
    317c:	29 f0       	breq	.+10     	; 0x3188 <main+0x136>
    317e:	81 e0       	ldi	r24, 0x01	; 1
    3180:	62 e0       	ldi	r22, 0x02	; 2
    3182:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <LED_On>
    3186:	0d c0       	rjmp	.+26     	; 0x31a2 <main+0x150>
        else if (strstr(receivedBuffer, "L1:OFF") != NULL) LED_Off(DIO_PORTA, DIO_PIN2);
    3188:	8b e9       	ldi	r24, 0x9B	; 155
    318a:	91 e0       	ldi	r25, 0x01	; 1
    318c:	29 e7       	ldi	r18, 0x79	; 121
    318e:	30 e0       	ldi	r19, 0x00	; 0
    3190:	b9 01       	movw	r22, r18
    3192:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    3196:	00 97       	sbiw	r24, 0x00	; 0
    3198:	21 f0       	breq	.+8      	; 0x31a2 <main+0x150>
    319a:	81 e0       	ldi	r24, 0x01	; 1
    319c:	62 e0       	ldi	r22, 0x02	; 2
    319e:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <LED_Off>

        if (strstr(receivedBuffer, "D1:ON") != NULL)       LED_On(DIO_PORTA, DIO_PIN3);
    31a2:	8b e9       	ldi	r24, 0x9B	; 155
    31a4:	91 e0       	ldi	r25, 0x01	; 1
    31a6:	20 e8       	ldi	r18, 0x80	; 128
    31a8:	30 e0       	ldi	r19, 0x00	; 0
    31aa:	b9 01       	movw	r22, r18
    31ac:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    31b0:	00 97       	sbiw	r24, 0x00	; 0
    31b2:	29 f0       	breq	.+10     	; 0x31be <main+0x16c>
    31b4:	81 e0       	ldi	r24, 0x01	; 1
    31b6:	63 e0       	ldi	r22, 0x03	; 3
    31b8:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <LED_On>
    31bc:	0d c0       	rjmp	.+26     	; 0x31d8 <main+0x186>
        else if (strstr(receivedBuffer, "D1:OFF") != NULL) LED_Off(DIO_PORTA, DIO_PIN3);
    31be:	8b e9       	ldi	r24, 0x9B	; 155
    31c0:	91 e0       	ldi	r25, 0x01	; 1
    31c2:	26 e8       	ldi	r18, 0x86	; 134
    31c4:	30 e0       	ldi	r19, 0x00	; 0
    31c6:	b9 01       	movw	r22, r18
    31c8:	0e 94 9d 19 	call	0x333a	; 0x333a <strstr>
    31cc:	00 97       	sbiw	r24, 0x00	; 0
    31ce:	21 f0       	breq	.+8      	; 0x31d8 <main+0x186>
    31d0:	81 e0       	ldi	r24, 0x01	; 1
    31d2:	63 e0       	ldi	r22, 0x03	; 3
    31d4:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <LED_Off>
    31d8:	80 e0       	ldi	r24, 0x00	; 0
    31da:	90 e0       	ldi	r25, 0x00	; 0
    31dc:	aa ef       	ldi	r26, 0xFA	; 250
    31de:	b3 e4       	ldi	r27, 0x43	; 67
    31e0:	8b 87       	std	Y+11, r24	; 0x0b
    31e2:	9c 87       	std	Y+12, r25	; 0x0c
    31e4:	ad 87       	std	Y+13, r26	; 0x0d
    31e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    31ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    31ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    31ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    31f0:	20 e0       	ldi	r18, 0x00	; 0
    31f2:	30 e0       	ldi	r19, 0x00	; 0
    31f4:	4a e7       	ldi	r20, 0x7A	; 122
    31f6:	53 e4       	ldi	r21, 0x43	; 67
    31f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31fc:	dc 01       	movw	r26, r24
    31fe:	cb 01       	movw	r24, r22
    3200:	8f 83       	std	Y+7, r24	; 0x07
    3202:	98 87       	std	Y+8, r25	; 0x08
    3204:	a9 87       	std	Y+9, r26	; 0x09
    3206:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3208:	6f 81       	ldd	r22, Y+7	; 0x07
    320a:	78 85       	ldd	r23, Y+8	; 0x08
    320c:	89 85       	ldd	r24, Y+9	; 0x09
    320e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3210:	20 e0       	ldi	r18, 0x00	; 0
    3212:	30 e0       	ldi	r19, 0x00	; 0
    3214:	40 e8       	ldi	r20, 0x80	; 128
    3216:	5f e3       	ldi	r21, 0x3F	; 63
    3218:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    321c:	88 23       	and	r24, r24
    321e:	2c f4       	brge	.+10     	; 0x322a <main+0x1d8>
		__ticks = 1;
    3220:	81 e0       	ldi	r24, 0x01	; 1
    3222:	90 e0       	ldi	r25, 0x00	; 0
    3224:	9e 83       	std	Y+6, r25	; 0x06
    3226:	8d 83       	std	Y+5, r24	; 0x05
    3228:	3f c0       	rjmp	.+126    	; 0x32a8 <main+0x256>
	else if (__tmp > 65535)
    322a:	6f 81       	ldd	r22, Y+7	; 0x07
    322c:	78 85       	ldd	r23, Y+8	; 0x08
    322e:	89 85       	ldd	r24, Y+9	; 0x09
    3230:	9a 85       	ldd	r25, Y+10	; 0x0a
    3232:	20 e0       	ldi	r18, 0x00	; 0
    3234:	3f ef       	ldi	r19, 0xFF	; 255
    3236:	4f e7       	ldi	r20, 0x7F	; 127
    3238:	57 e4       	ldi	r21, 0x47	; 71
    323a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    323e:	18 16       	cp	r1, r24
    3240:	4c f5       	brge	.+82     	; 0x3294 <main+0x242>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3242:	6b 85       	ldd	r22, Y+11	; 0x0b
    3244:	7c 85       	ldd	r23, Y+12	; 0x0c
    3246:	8d 85       	ldd	r24, Y+13	; 0x0d
    3248:	9e 85       	ldd	r25, Y+14	; 0x0e
    324a:	20 e0       	ldi	r18, 0x00	; 0
    324c:	30 e0       	ldi	r19, 0x00	; 0
    324e:	40 e2       	ldi	r20, 0x20	; 32
    3250:	51 e4       	ldi	r21, 0x41	; 65
    3252:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3256:	dc 01       	movw	r26, r24
    3258:	cb 01       	movw	r24, r22
    325a:	bc 01       	movw	r22, r24
    325c:	cd 01       	movw	r24, r26
    325e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3262:	dc 01       	movw	r26, r24
    3264:	cb 01       	movw	r24, r22
    3266:	9e 83       	std	Y+6, r25	; 0x06
    3268:	8d 83       	std	Y+5, r24	; 0x05
    326a:	0f c0       	rjmp	.+30     	; 0x328a <main+0x238>
    326c:	89 e1       	ldi	r24, 0x19	; 25
    326e:	90 e0       	ldi	r25, 0x00	; 0
    3270:	9c 83       	std	Y+4, r25	; 0x04
    3272:	8b 83       	std	Y+3, r24	; 0x03
    3274:	8b 81       	ldd	r24, Y+3	; 0x03
    3276:	9c 81       	ldd	r25, Y+4	; 0x04
    3278:	01 97       	sbiw	r24, 0x01	; 1
    327a:	f1 f7       	brne	.-4      	; 0x3278 <main+0x226>
    327c:	9c 83       	std	Y+4, r25	; 0x04
    327e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3280:	8d 81       	ldd	r24, Y+5	; 0x05
    3282:	9e 81       	ldd	r25, Y+6	; 0x06
    3284:	01 97       	sbiw	r24, 0x01	; 1
    3286:	9e 83       	std	Y+6, r25	; 0x06
    3288:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    328a:	8d 81       	ldd	r24, Y+5	; 0x05
    328c:	9e 81       	ldd	r25, Y+6	; 0x06
    328e:	00 97       	sbiw	r24, 0x00	; 0
    3290:	69 f7       	brne	.-38     	; 0x326c <main+0x21a>
    3292:	fb ce       	rjmp	.-522    	; 0x308a <main+0x38>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3294:	6f 81       	ldd	r22, Y+7	; 0x07
    3296:	78 85       	ldd	r23, Y+8	; 0x08
    3298:	89 85       	ldd	r24, Y+9	; 0x09
    329a:	9a 85       	ldd	r25, Y+10	; 0x0a
    329c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32a0:	dc 01       	movw	r26, r24
    32a2:	cb 01       	movw	r24, r22
    32a4:	9e 83       	std	Y+6, r25	; 0x06
    32a6:	8d 83       	std	Y+5, r24	; 0x05
    32a8:	8d 81       	ldd	r24, Y+5	; 0x05
    32aa:	9e 81       	ldd	r25, Y+6	; 0x06
    32ac:	9a 83       	std	Y+2, r25	; 0x02
    32ae:	89 83       	std	Y+1, r24	; 0x01
    32b0:	89 81       	ldd	r24, Y+1	; 0x01
    32b2:	9a 81       	ldd	r25, Y+2	; 0x02
    32b4:	01 97       	sbiw	r24, 0x01	; 1
    32b6:	f1 f7       	brne	.-4      	; 0x32b4 <main+0x262>
    32b8:	9a 83       	std	Y+2, r25	; 0x02
    32ba:	89 83       	std	Y+1, r24	; 0x01
    32bc:	e6 ce       	rjmp	.-564    	; 0x308a <main+0x38>

000032be <__prologue_saves__>:
    32be:	2f 92       	push	r2
    32c0:	3f 92       	push	r3
    32c2:	4f 92       	push	r4
    32c4:	5f 92       	push	r5
    32c6:	6f 92       	push	r6
    32c8:	7f 92       	push	r7
    32ca:	8f 92       	push	r8
    32cc:	9f 92       	push	r9
    32ce:	af 92       	push	r10
    32d0:	bf 92       	push	r11
    32d2:	cf 92       	push	r12
    32d4:	df 92       	push	r13
    32d6:	ef 92       	push	r14
    32d8:	ff 92       	push	r15
    32da:	0f 93       	push	r16
    32dc:	1f 93       	push	r17
    32de:	cf 93       	push	r28
    32e0:	df 93       	push	r29
    32e2:	cd b7       	in	r28, 0x3d	; 61
    32e4:	de b7       	in	r29, 0x3e	; 62
    32e6:	ca 1b       	sub	r28, r26
    32e8:	db 0b       	sbc	r29, r27
    32ea:	0f b6       	in	r0, 0x3f	; 63
    32ec:	f8 94       	cli
    32ee:	de bf       	out	0x3e, r29	; 62
    32f0:	0f be       	out	0x3f, r0	; 63
    32f2:	cd bf       	out	0x3d, r28	; 61
    32f4:	09 94       	ijmp

000032f6 <__epilogue_restores__>:
    32f6:	2a 88       	ldd	r2, Y+18	; 0x12
    32f8:	39 88       	ldd	r3, Y+17	; 0x11
    32fa:	48 88       	ldd	r4, Y+16	; 0x10
    32fc:	5f 84       	ldd	r5, Y+15	; 0x0f
    32fe:	6e 84       	ldd	r6, Y+14	; 0x0e
    3300:	7d 84       	ldd	r7, Y+13	; 0x0d
    3302:	8c 84       	ldd	r8, Y+12	; 0x0c
    3304:	9b 84       	ldd	r9, Y+11	; 0x0b
    3306:	aa 84       	ldd	r10, Y+10	; 0x0a
    3308:	b9 84       	ldd	r11, Y+9	; 0x09
    330a:	c8 84       	ldd	r12, Y+8	; 0x08
    330c:	df 80       	ldd	r13, Y+7	; 0x07
    330e:	ee 80       	ldd	r14, Y+6	; 0x06
    3310:	fd 80       	ldd	r15, Y+5	; 0x05
    3312:	0c 81       	ldd	r16, Y+4	; 0x04
    3314:	1b 81       	ldd	r17, Y+3	; 0x03
    3316:	aa 81       	ldd	r26, Y+2	; 0x02
    3318:	b9 81       	ldd	r27, Y+1	; 0x01
    331a:	ce 0f       	add	r28, r30
    331c:	d1 1d       	adc	r29, r1
    331e:	0f b6       	in	r0, 0x3f	; 63
    3320:	f8 94       	cli
    3322:	de bf       	out	0x3e, r29	; 62
    3324:	0f be       	out	0x3f, r0	; 63
    3326:	cd bf       	out	0x3d, r28	; 61
    3328:	ed 01       	movw	r28, r26
    332a:	08 95       	ret

0000332c <memset>:
    332c:	dc 01       	movw	r26, r24
    332e:	01 c0       	rjmp	.+2      	; 0x3332 <memset+0x6>
    3330:	6d 93       	st	X+, r22
    3332:	41 50       	subi	r20, 0x01	; 1
    3334:	50 40       	sbci	r21, 0x00	; 0
    3336:	e0 f7       	brcc	.-8      	; 0x3330 <memset+0x4>
    3338:	08 95       	ret

0000333a <strstr>:
    333a:	fb 01       	movw	r30, r22
    333c:	51 91       	ld	r21, Z+
    333e:	55 23       	and	r21, r21
    3340:	a9 f0       	breq	.+42     	; 0x336c <strstr+0x32>
    3342:	bf 01       	movw	r22, r30
    3344:	dc 01       	movw	r26, r24
    3346:	4d 91       	ld	r20, X+
    3348:	45 17       	cp	r20, r21
    334a:	41 11       	cpse	r20, r1
    334c:	e1 f7       	brne	.-8      	; 0x3346 <strstr+0xc>
    334e:	59 f4       	brne	.+22     	; 0x3366 <strstr+0x2c>
    3350:	cd 01       	movw	r24, r26
    3352:	01 90       	ld	r0, Z+
    3354:	00 20       	and	r0, r0
    3356:	49 f0       	breq	.+18     	; 0x336a <strstr+0x30>
    3358:	4d 91       	ld	r20, X+
    335a:	40 15       	cp	r20, r0
    335c:	41 11       	cpse	r20, r1
    335e:	c9 f3       	breq	.-14     	; 0x3352 <strstr+0x18>
    3360:	fb 01       	movw	r30, r22
    3362:	41 11       	cpse	r20, r1
    3364:	ef cf       	rjmp	.-34     	; 0x3344 <strstr+0xa>
    3366:	81 e0       	ldi	r24, 0x01	; 1
    3368:	90 e0       	ldi	r25, 0x00	; 0
    336a:	01 97       	sbiw	r24, 0x01	; 1
    336c:	08 95       	ret

0000336e <sprintf>:
    336e:	ae e0       	ldi	r26, 0x0E	; 14
    3370:	b0 e0       	ldi	r27, 0x00	; 0
    3372:	ed eb       	ldi	r30, 0xBD	; 189
    3374:	f9 e1       	ldi	r31, 0x19	; 25
    3376:	0c 94 6d 19 	jmp	0x32da	; 0x32da <__prologue_saves__+0x1c>
    337a:	0d 89       	ldd	r16, Y+21	; 0x15
    337c:	1e 89       	ldd	r17, Y+22	; 0x16
    337e:	86 e0       	ldi	r24, 0x06	; 6
    3380:	8c 83       	std	Y+4, r24	; 0x04
    3382:	1a 83       	std	Y+2, r17	; 0x02
    3384:	09 83       	std	Y+1, r16	; 0x01
    3386:	8f ef       	ldi	r24, 0xFF	; 255
    3388:	9f e7       	ldi	r25, 0x7F	; 127
    338a:	9e 83       	std	Y+6, r25	; 0x06
    338c:	8d 83       	std	Y+5, r24	; 0x05
    338e:	9e 01       	movw	r18, r28
    3390:	27 5e       	subi	r18, 0xE7	; 231
    3392:	3f 4f       	sbci	r19, 0xFF	; 255
    3394:	ce 01       	movw	r24, r28
    3396:	01 96       	adiw	r24, 0x01	; 1
    3398:	6f 89       	ldd	r22, Y+23	; 0x17
    339a:	78 8d       	ldd	r23, Y+24	; 0x18
    339c:	a9 01       	movw	r20, r18
    339e:	0e 94 db 19 	call	0x33b6	; 0x33b6 <vfprintf>
    33a2:	2f 81       	ldd	r18, Y+7	; 0x07
    33a4:	38 85       	ldd	r19, Y+8	; 0x08
    33a6:	02 0f       	add	r16, r18
    33a8:	13 1f       	adc	r17, r19
    33aa:	f8 01       	movw	r30, r16
    33ac:	10 82       	st	Z, r1
    33ae:	2e 96       	adiw	r28, 0x0e	; 14
    33b0:	e4 e0       	ldi	r30, 0x04	; 4
    33b2:	0c 94 89 19 	jmp	0x3312	; 0x3312 <__epilogue_restores__+0x1c>

000033b6 <vfprintf>:
    33b6:	ab e0       	ldi	r26, 0x0B	; 11
    33b8:	b0 e0       	ldi	r27, 0x00	; 0
    33ba:	e1 ee       	ldi	r30, 0xE1	; 225
    33bc:	f9 e1       	ldi	r31, 0x19	; 25
    33be:	0c 94 5f 19 	jmp	0x32be	; 0x32be <__prologue_saves__>
    33c2:	3c 01       	movw	r6, r24
    33c4:	2b 01       	movw	r4, r22
    33c6:	5a 01       	movw	r10, r20
    33c8:	fc 01       	movw	r30, r24
    33ca:	17 82       	std	Z+7, r1	; 0x07
    33cc:	16 82       	std	Z+6, r1	; 0x06
    33ce:	83 81       	ldd	r24, Z+3	; 0x03
    33d0:	81 fd       	sbrc	r24, 1
    33d2:	03 c0       	rjmp	.+6      	; 0x33da <vfprintf+0x24>
    33d4:	6f ef       	ldi	r22, 0xFF	; 255
    33d6:	7f ef       	ldi	r23, 0xFF	; 255
    33d8:	c6 c1       	rjmp	.+908    	; 0x3766 <vfprintf+0x3b0>
    33da:	9a e0       	ldi	r25, 0x0A	; 10
    33dc:	89 2e       	mov	r8, r25
    33de:	1e 01       	movw	r2, r28
    33e0:	08 94       	sec
    33e2:	21 1c       	adc	r2, r1
    33e4:	31 1c       	adc	r3, r1
    33e6:	f3 01       	movw	r30, r6
    33e8:	23 81       	ldd	r18, Z+3	; 0x03
    33ea:	f2 01       	movw	r30, r4
    33ec:	23 fd       	sbrc	r18, 3
    33ee:	85 91       	lpm	r24, Z+
    33f0:	23 ff       	sbrs	r18, 3
    33f2:	81 91       	ld	r24, Z+
    33f4:	2f 01       	movw	r4, r30
    33f6:	88 23       	and	r24, r24
    33f8:	09 f4       	brne	.+2      	; 0x33fc <vfprintf+0x46>
    33fa:	b2 c1       	rjmp	.+868    	; 0x3760 <vfprintf+0x3aa>
    33fc:	85 32       	cpi	r24, 0x25	; 37
    33fe:	39 f4       	brne	.+14     	; 0x340e <vfprintf+0x58>
    3400:	23 fd       	sbrc	r18, 3
    3402:	85 91       	lpm	r24, Z+
    3404:	23 ff       	sbrs	r18, 3
    3406:	81 91       	ld	r24, Z+
    3408:	2f 01       	movw	r4, r30
    340a:	85 32       	cpi	r24, 0x25	; 37
    340c:	29 f4       	brne	.+10     	; 0x3418 <vfprintf+0x62>
    340e:	90 e0       	ldi	r25, 0x00	; 0
    3410:	b3 01       	movw	r22, r6
    3412:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3416:	e7 cf       	rjmp	.-50     	; 0x33e6 <vfprintf+0x30>
    3418:	98 2f       	mov	r25, r24
    341a:	ff 24       	eor	r15, r15
    341c:	ee 24       	eor	r14, r14
    341e:	99 24       	eor	r9, r9
    3420:	ff e1       	ldi	r31, 0x1F	; 31
    3422:	ff 15       	cp	r31, r15
    3424:	d0 f0       	brcs	.+52     	; 0x345a <vfprintf+0xa4>
    3426:	9b 32       	cpi	r25, 0x2B	; 43
    3428:	69 f0       	breq	.+26     	; 0x3444 <vfprintf+0x8e>
    342a:	9c 32       	cpi	r25, 0x2C	; 44
    342c:	28 f4       	brcc	.+10     	; 0x3438 <vfprintf+0x82>
    342e:	90 32       	cpi	r25, 0x20	; 32
    3430:	59 f0       	breq	.+22     	; 0x3448 <vfprintf+0x92>
    3432:	93 32       	cpi	r25, 0x23	; 35
    3434:	91 f4       	brne	.+36     	; 0x345a <vfprintf+0xa4>
    3436:	0e c0       	rjmp	.+28     	; 0x3454 <vfprintf+0x9e>
    3438:	9d 32       	cpi	r25, 0x2D	; 45
    343a:	49 f0       	breq	.+18     	; 0x344e <vfprintf+0x98>
    343c:	90 33       	cpi	r25, 0x30	; 48
    343e:	69 f4       	brne	.+26     	; 0x345a <vfprintf+0xa4>
    3440:	41 e0       	ldi	r20, 0x01	; 1
    3442:	24 c0       	rjmp	.+72     	; 0x348c <vfprintf+0xd6>
    3444:	52 e0       	ldi	r21, 0x02	; 2
    3446:	f5 2a       	or	r15, r21
    3448:	84 e0       	ldi	r24, 0x04	; 4
    344a:	f8 2a       	or	r15, r24
    344c:	28 c0       	rjmp	.+80     	; 0x349e <vfprintf+0xe8>
    344e:	98 e0       	ldi	r25, 0x08	; 8
    3450:	f9 2a       	or	r15, r25
    3452:	25 c0       	rjmp	.+74     	; 0x349e <vfprintf+0xe8>
    3454:	e0 e1       	ldi	r30, 0x10	; 16
    3456:	fe 2a       	or	r15, r30
    3458:	22 c0       	rjmp	.+68     	; 0x349e <vfprintf+0xe8>
    345a:	f7 fc       	sbrc	r15, 7
    345c:	29 c0       	rjmp	.+82     	; 0x34b0 <vfprintf+0xfa>
    345e:	89 2f       	mov	r24, r25
    3460:	80 53       	subi	r24, 0x30	; 48
    3462:	8a 30       	cpi	r24, 0x0A	; 10
    3464:	70 f4       	brcc	.+28     	; 0x3482 <vfprintf+0xcc>
    3466:	f6 fe       	sbrs	r15, 6
    3468:	05 c0       	rjmp	.+10     	; 0x3474 <vfprintf+0xbe>
    346a:	98 9c       	mul	r9, r8
    346c:	90 2c       	mov	r9, r0
    346e:	11 24       	eor	r1, r1
    3470:	98 0e       	add	r9, r24
    3472:	15 c0       	rjmp	.+42     	; 0x349e <vfprintf+0xe8>
    3474:	e8 9c       	mul	r14, r8
    3476:	e0 2c       	mov	r14, r0
    3478:	11 24       	eor	r1, r1
    347a:	e8 0e       	add	r14, r24
    347c:	f0 e2       	ldi	r31, 0x20	; 32
    347e:	ff 2a       	or	r15, r31
    3480:	0e c0       	rjmp	.+28     	; 0x349e <vfprintf+0xe8>
    3482:	9e 32       	cpi	r25, 0x2E	; 46
    3484:	29 f4       	brne	.+10     	; 0x3490 <vfprintf+0xda>
    3486:	f6 fc       	sbrc	r15, 6
    3488:	6b c1       	rjmp	.+726    	; 0x3760 <vfprintf+0x3aa>
    348a:	40 e4       	ldi	r20, 0x40	; 64
    348c:	f4 2a       	or	r15, r20
    348e:	07 c0       	rjmp	.+14     	; 0x349e <vfprintf+0xe8>
    3490:	9c 36       	cpi	r25, 0x6C	; 108
    3492:	19 f4       	brne	.+6      	; 0x349a <vfprintf+0xe4>
    3494:	50 e8       	ldi	r21, 0x80	; 128
    3496:	f5 2a       	or	r15, r21
    3498:	02 c0       	rjmp	.+4      	; 0x349e <vfprintf+0xe8>
    349a:	98 36       	cpi	r25, 0x68	; 104
    349c:	49 f4       	brne	.+18     	; 0x34b0 <vfprintf+0xfa>
    349e:	f2 01       	movw	r30, r4
    34a0:	23 fd       	sbrc	r18, 3
    34a2:	95 91       	lpm	r25, Z+
    34a4:	23 ff       	sbrs	r18, 3
    34a6:	91 91       	ld	r25, Z+
    34a8:	2f 01       	movw	r4, r30
    34aa:	99 23       	and	r25, r25
    34ac:	09 f0       	breq	.+2      	; 0x34b0 <vfprintf+0xfa>
    34ae:	b8 cf       	rjmp	.-144    	; 0x3420 <vfprintf+0x6a>
    34b0:	89 2f       	mov	r24, r25
    34b2:	85 54       	subi	r24, 0x45	; 69
    34b4:	83 30       	cpi	r24, 0x03	; 3
    34b6:	18 f0       	brcs	.+6      	; 0x34be <vfprintf+0x108>
    34b8:	80 52       	subi	r24, 0x20	; 32
    34ba:	83 30       	cpi	r24, 0x03	; 3
    34bc:	38 f4       	brcc	.+14     	; 0x34cc <vfprintf+0x116>
    34be:	44 e0       	ldi	r20, 0x04	; 4
    34c0:	50 e0       	ldi	r21, 0x00	; 0
    34c2:	a4 0e       	add	r10, r20
    34c4:	b5 1e       	adc	r11, r21
    34c6:	5f e3       	ldi	r21, 0x3F	; 63
    34c8:	59 83       	std	Y+1, r21	; 0x01
    34ca:	0f c0       	rjmp	.+30     	; 0x34ea <vfprintf+0x134>
    34cc:	93 36       	cpi	r25, 0x63	; 99
    34ce:	31 f0       	breq	.+12     	; 0x34dc <vfprintf+0x126>
    34d0:	93 37       	cpi	r25, 0x73	; 115
    34d2:	79 f0       	breq	.+30     	; 0x34f2 <vfprintf+0x13c>
    34d4:	93 35       	cpi	r25, 0x53	; 83
    34d6:	09 f0       	breq	.+2      	; 0x34da <vfprintf+0x124>
    34d8:	56 c0       	rjmp	.+172    	; 0x3586 <vfprintf+0x1d0>
    34da:	20 c0       	rjmp	.+64     	; 0x351c <vfprintf+0x166>
    34dc:	f5 01       	movw	r30, r10
    34de:	80 81       	ld	r24, Z
    34e0:	89 83       	std	Y+1, r24	; 0x01
    34e2:	42 e0       	ldi	r20, 0x02	; 2
    34e4:	50 e0       	ldi	r21, 0x00	; 0
    34e6:	a4 0e       	add	r10, r20
    34e8:	b5 1e       	adc	r11, r21
    34ea:	61 01       	movw	r12, r2
    34ec:	01 e0       	ldi	r16, 0x01	; 1
    34ee:	10 e0       	ldi	r17, 0x00	; 0
    34f0:	12 c0       	rjmp	.+36     	; 0x3516 <vfprintf+0x160>
    34f2:	f5 01       	movw	r30, r10
    34f4:	c0 80       	ld	r12, Z
    34f6:	d1 80       	ldd	r13, Z+1	; 0x01
    34f8:	f6 fc       	sbrc	r15, 6
    34fa:	03 c0       	rjmp	.+6      	; 0x3502 <vfprintf+0x14c>
    34fc:	6f ef       	ldi	r22, 0xFF	; 255
    34fe:	7f ef       	ldi	r23, 0xFF	; 255
    3500:	02 c0       	rjmp	.+4      	; 0x3506 <vfprintf+0x150>
    3502:	69 2d       	mov	r22, r9
    3504:	70 e0       	ldi	r23, 0x00	; 0
    3506:	42 e0       	ldi	r20, 0x02	; 2
    3508:	50 e0       	ldi	r21, 0x00	; 0
    350a:	a4 0e       	add	r10, r20
    350c:	b5 1e       	adc	r11, r21
    350e:	c6 01       	movw	r24, r12
    3510:	0e 94 c3 1b 	call	0x3786	; 0x3786 <strnlen>
    3514:	8c 01       	movw	r16, r24
    3516:	5f e7       	ldi	r21, 0x7F	; 127
    3518:	f5 22       	and	r15, r21
    351a:	14 c0       	rjmp	.+40     	; 0x3544 <vfprintf+0x18e>
    351c:	f5 01       	movw	r30, r10
    351e:	c0 80       	ld	r12, Z
    3520:	d1 80       	ldd	r13, Z+1	; 0x01
    3522:	f6 fc       	sbrc	r15, 6
    3524:	03 c0       	rjmp	.+6      	; 0x352c <vfprintf+0x176>
    3526:	6f ef       	ldi	r22, 0xFF	; 255
    3528:	7f ef       	ldi	r23, 0xFF	; 255
    352a:	02 c0       	rjmp	.+4      	; 0x3530 <vfprintf+0x17a>
    352c:	69 2d       	mov	r22, r9
    352e:	70 e0       	ldi	r23, 0x00	; 0
    3530:	42 e0       	ldi	r20, 0x02	; 2
    3532:	50 e0       	ldi	r21, 0x00	; 0
    3534:	a4 0e       	add	r10, r20
    3536:	b5 1e       	adc	r11, r21
    3538:	c6 01       	movw	r24, r12
    353a:	0e 94 b8 1b 	call	0x3770	; 0x3770 <strnlen_P>
    353e:	8c 01       	movw	r16, r24
    3540:	50 e8       	ldi	r21, 0x80	; 128
    3542:	f5 2a       	or	r15, r21
    3544:	f3 fe       	sbrs	r15, 3
    3546:	07 c0       	rjmp	.+14     	; 0x3556 <vfprintf+0x1a0>
    3548:	1a c0       	rjmp	.+52     	; 0x357e <vfprintf+0x1c8>
    354a:	80 e2       	ldi	r24, 0x20	; 32
    354c:	90 e0       	ldi	r25, 0x00	; 0
    354e:	b3 01       	movw	r22, r6
    3550:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3554:	ea 94       	dec	r14
    3556:	8e 2d       	mov	r24, r14
    3558:	90 e0       	ldi	r25, 0x00	; 0
    355a:	08 17       	cp	r16, r24
    355c:	19 07       	cpc	r17, r25
    355e:	a8 f3       	brcs	.-22     	; 0x354a <vfprintf+0x194>
    3560:	0e c0       	rjmp	.+28     	; 0x357e <vfprintf+0x1c8>
    3562:	f6 01       	movw	r30, r12
    3564:	f7 fc       	sbrc	r15, 7
    3566:	85 91       	lpm	r24, Z+
    3568:	f7 fe       	sbrs	r15, 7
    356a:	81 91       	ld	r24, Z+
    356c:	6f 01       	movw	r12, r30
    356e:	90 e0       	ldi	r25, 0x00	; 0
    3570:	b3 01       	movw	r22, r6
    3572:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3576:	e1 10       	cpse	r14, r1
    3578:	ea 94       	dec	r14
    357a:	01 50       	subi	r16, 0x01	; 1
    357c:	10 40       	sbci	r17, 0x00	; 0
    357e:	01 15       	cp	r16, r1
    3580:	11 05       	cpc	r17, r1
    3582:	79 f7       	brne	.-34     	; 0x3562 <vfprintf+0x1ac>
    3584:	ea c0       	rjmp	.+468    	; 0x375a <vfprintf+0x3a4>
    3586:	94 36       	cpi	r25, 0x64	; 100
    3588:	11 f0       	breq	.+4      	; 0x358e <vfprintf+0x1d8>
    358a:	99 36       	cpi	r25, 0x69	; 105
    358c:	69 f5       	brne	.+90     	; 0x35e8 <vfprintf+0x232>
    358e:	f7 fe       	sbrs	r15, 7
    3590:	08 c0       	rjmp	.+16     	; 0x35a2 <vfprintf+0x1ec>
    3592:	f5 01       	movw	r30, r10
    3594:	20 81       	ld	r18, Z
    3596:	31 81       	ldd	r19, Z+1	; 0x01
    3598:	42 81       	ldd	r20, Z+2	; 0x02
    359a:	53 81       	ldd	r21, Z+3	; 0x03
    359c:	84 e0       	ldi	r24, 0x04	; 4
    359e:	90 e0       	ldi	r25, 0x00	; 0
    35a0:	0a c0       	rjmp	.+20     	; 0x35b6 <vfprintf+0x200>
    35a2:	f5 01       	movw	r30, r10
    35a4:	80 81       	ld	r24, Z
    35a6:	91 81       	ldd	r25, Z+1	; 0x01
    35a8:	9c 01       	movw	r18, r24
    35aa:	44 27       	eor	r20, r20
    35ac:	37 fd       	sbrc	r19, 7
    35ae:	40 95       	com	r20
    35b0:	54 2f       	mov	r21, r20
    35b2:	82 e0       	ldi	r24, 0x02	; 2
    35b4:	90 e0       	ldi	r25, 0x00	; 0
    35b6:	a8 0e       	add	r10, r24
    35b8:	b9 1e       	adc	r11, r25
    35ba:	9f e6       	ldi	r25, 0x6F	; 111
    35bc:	f9 22       	and	r15, r25
    35be:	57 ff       	sbrs	r21, 7
    35c0:	09 c0       	rjmp	.+18     	; 0x35d4 <vfprintf+0x21e>
    35c2:	50 95       	com	r21
    35c4:	40 95       	com	r20
    35c6:	30 95       	com	r19
    35c8:	21 95       	neg	r18
    35ca:	3f 4f       	sbci	r19, 0xFF	; 255
    35cc:	4f 4f       	sbci	r20, 0xFF	; 255
    35ce:	5f 4f       	sbci	r21, 0xFF	; 255
    35d0:	e0 e8       	ldi	r30, 0x80	; 128
    35d2:	fe 2a       	or	r15, r30
    35d4:	ca 01       	movw	r24, r20
    35d6:	b9 01       	movw	r22, r18
    35d8:	a1 01       	movw	r20, r2
    35da:	2a e0       	ldi	r18, 0x0A	; 10
    35dc:	30 e0       	ldi	r19, 0x00	; 0
    35de:	0e 94 fa 1b 	call	0x37f4	; 0x37f4 <__ultoa_invert>
    35e2:	d8 2e       	mov	r13, r24
    35e4:	d2 18       	sub	r13, r2
    35e6:	40 c0       	rjmp	.+128    	; 0x3668 <vfprintf+0x2b2>
    35e8:	95 37       	cpi	r25, 0x75	; 117
    35ea:	29 f4       	brne	.+10     	; 0x35f6 <vfprintf+0x240>
    35ec:	1f 2d       	mov	r17, r15
    35ee:	1f 7e       	andi	r17, 0xEF	; 239
    35f0:	2a e0       	ldi	r18, 0x0A	; 10
    35f2:	30 e0       	ldi	r19, 0x00	; 0
    35f4:	1d c0       	rjmp	.+58     	; 0x3630 <vfprintf+0x27a>
    35f6:	1f 2d       	mov	r17, r15
    35f8:	19 7f       	andi	r17, 0xF9	; 249
    35fa:	9f 36       	cpi	r25, 0x6F	; 111
    35fc:	61 f0       	breq	.+24     	; 0x3616 <vfprintf+0x260>
    35fe:	90 37       	cpi	r25, 0x70	; 112
    3600:	20 f4       	brcc	.+8      	; 0x360a <vfprintf+0x254>
    3602:	98 35       	cpi	r25, 0x58	; 88
    3604:	09 f0       	breq	.+2      	; 0x3608 <vfprintf+0x252>
    3606:	ac c0       	rjmp	.+344    	; 0x3760 <vfprintf+0x3aa>
    3608:	0f c0       	rjmp	.+30     	; 0x3628 <vfprintf+0x272>
    360a:	90 37       	cpi	r25, 0x70	; 112
    360c:	39 f0       	breq	.+14     	; 0x361c <vfprintf+0x266>
    360e:	98 37       	cpi	r25, 0x78	; 120
    3610:	09 f0       	breq	.+2      	; 0x3614 <vfprintf+0x25e>
    3612:	a6 c0       	rjmp	.+332    	; 0x3760 <vfprintf+0x3aa>
    3614:	04 c0       	rjmp	.+8      	; 0x361e <vfprintf+0x268>
    3616:	28 e0       	ldi	r18, 0x08	; 8
    3618:	30 e0       	ldi	r19, 0x00	; 0
    361a:	0a c0       	rjmp	.+20     	; 0x3630 <vfprintf+0x27a>
    361c:	10 61       	ori	r17, 0x10	; 16
    361e:	14 fd       	sbrc	r17, 4
    3620:	14 60       	ori	r17, 0x04	; 4
    3622:	20 e1       	ldi	r18, 0x10	; 16
    3624:	30 e0       	ldi	r19, 0x00	; 0
    3626:	04 c0       	rjmp	.+8      	; 0x3630 <vfprintf+0x27a>
    3628:	14 fd       	sbrc	r17, 4
    362a:	16 60       	ori	r17, 0x06	; 6
    362c:	20 e1       	ldi	r18, 0x10	; 16
    362e:	32 e0       	ldi	r19, 0x02	; 2
    3630:	17 ff       	sbrs	r17, 7
    3632:	08 c0       	rjmp	.+16     	; 0x3644 <vfprintf+0x28e>
    3634:	f5 01       	movw	r30, r10
    3636:	60 81       	ld	r22, Z
    3638:	71 81       	ldd	r23, Z+1	; 0x01
    363a:	82 81       	ldd	r24, Z+2	; 0x02
    363c:	93 81       	ldd	r25, Z+3	; 0x03
    363e:	44 e0       	ldi	r20, 0x04	; 4
    3640:	50 e0       	ldi	r21, 0x00	; 0
    3642:	08 c0       	rjmp	.+16     	; 0x3654 <vfprintf+0x29e>
    3644:	f5 01       	movw	r30, r10
    3646:	80 81       	ld	r24, Z
    3648:	91 81       	ldd	r25, Z+1	; 0x01
    364a:	bc 01       	movw	r22, r24
    364c:	80 e0       	ldi	r24, 0x00	; 0
    364e:	90 e0       	ldi	r25, 0x00	; 0
    3650:	42 e0       	ldi	r20, 0x02	; 2
    3652:	50 e0       	ldi	r21, 0x00	; 0
    3654:	a4 0e       	add	r10, r20
    3656:	b5 1e       	adc	r11, r21
    3658:	a1 01       	movw	r20, r2
    365a:	0e 94 fa 1b 	call	0x37f4	; 0x37f4 <__ultoa_invert>
    365e:	d8 2e       	mov	r13, r24
    3660:	d2 18       	sub	r13, r2
    3662:	8f e7       	ldi	r24, 0x7F	; 127
    3664:	f8 2e       	mov	r15, r24
    3666:	f1 22       	and	r15, r17
    3668:	f6 fe       	sbrs	r15, 6
    366a:	0b c0       	rjmp	.+22     	; 0x3682 <vfprintf+0x2cc>
    366c:	5e ef       	ldi	r21, 0xFE	; 254
    366e:	f5 22       	and	r15, r21
    3670:	d9 14       	cp	r13, r9
    3672:	38 f4       	brcc	.+14     	; 0x3682 <vfprintf+0x2cc>
    3674:	f4 fe       	sbrs	r15, 4
    3676:	07 c0       	rjmp	.+14     	; 0x3686 <vfprintf+0x2d0>
    3678:	f2 fc       	sbrc	r15, 2
    367a:	05 c0       	rjmp	.+10     	; 0x3686 <vfprintf+0x2d0>
    367c:	8f ee       	ldi	r24, 0xEF	; 239
    367e:	f8 22       	and	r15, r24
    3680:	02 c0       	rjmp	.+4      	; 0x3686 <vfprintf+0x2d0>
    3682:	1d 2d       	mov	r17, r13
    3684:	01 c0       	rjmp	.+2      	; 0x3688 <vfprintf+0x2d2>
    3686:	19 2d       	mov	r17, r9
    3688:	f4 fe       	sbrs	r15, 4
    368a:	0d c0       	rjmp	.+26     	; 0x36a6 <vfprintf+0x2f0>
    368c:	fe 01       	movw	r30, r28
    368e:	ed 0d       	add	r30, r13
    3690:	f1 1d       	adc	r31, r1
    3692:	80 81       	ld	r24, Z
    3694:	80 33       	cpi	r24, 0x30	; 48
    3696:	19 f4       	brne	.+6      	; 0x369e <vfprintf+0x2e8>
    3698:	99 ee       	ldi	r25, 0xE9	; 233
    369a:	f9 22       	and	r15, r25
    369c:	08 c0       	rjmp	.+16     	; 0x36ae <vfprintf+0x2f8>
    369e:	1f 5f       	subi	r17, 0xFF	; 255
    36a0:	f2 fe       	sbrs	r15, 2
    36a2:	05 c0       	rjmp	.+10     	; 0x36ae <vfprintf+0x2f8>
    36a4:	03 c0       	rjmp	.+6      	; 0x36ac <vfprintf+0x2f6>
    36a6:	8f 2d       	mov	r24, r15
    36a8:	86 78       	andi	r24, 0x86	; 134
    36aa:	09 f0       	breq	.+2      	; 0x36ae <vfprintf+0x2f8>
    36ac:	1f 5f       	subi	r17, 0xFF	; 255
    36ae:	0f 2d       	mov	r16, r15
    36b0:	f3 fc       	sbrc	r15, 3
    36b2:	14 c0       	rjmp	.+40     	; 0x36dc <vfprintf+0x326>
    36b4:	f0 fe       	sbrs	r15, 0
    36b6:	0f c0       	rjmp	.+30     	; 0x36d6 <vfprintf+0x320>
    36b8:	1e 15       	cp	r17, r14
    36ba:	10 f0       	brcs	.+4      	; 0x36c0 <vfprintf+0x30a>
    36bc:	9d 2c       	mov	r9, r13
    36be:	0b c0       	rjmp	.+22     	; 0x36d6 <vfprintf+0x320>
    36c0:	9d 2c       	mov	r9, r13
    36c2:	9e 0c       	add	r9, r14
    36c4:	91 1a       	sub	r9, r17
    36c6:	1e 2d       	mov	r17, r14
    36c8:	06 c0       	rjmp	.+12     	; 0x36d6 <vfprintf+0x320>
    36ca:	80 e2       	ldi	r24, 0x20	; 32
    36cc:	90 e0       	ldi	r25, 0x00	; 0
    36ce:	b3 01       	movw	r22, r6
    36d0:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    36d4:	1f 5f       	subi	r17, 0xFF	; 255
    36d6:	1e 15       	cp	r17, r14
    36d8:	c0 f3       	brcs	.-16     	; 0x36ca <vfprintf+0x314>
    36da:	04 c0       	rjmp	.+8      	; 0x36e4 <vfprintf+0x32e>
    36dc:	1e 15       	cp	r17, r14
    36de:	10 f4       	brcc	.+4      	; 0x36e4 <vfprintf+0x32e>
    36e0:	e1 1a       	sub	r14, r17
    36e2:	01 c0       	rjmp	.+2      	; 0x36e6 <vfprintf+0x330>
    36e4:	ee 24       	eor	r14, r14
    36e6:	04 ff       	sbrs	r16, 4
    36e8:	0f c0       	rjmp	.+30     	; 0x3708 <vfprintf+0x352>
    36ea:	80 e3       	ldi	r24, 0x30	; 48
    36ec:	90 e0       	ldi	r25, 0x00	; 0
    36ee:	b3 01       	movw	r22, r6
    36f0:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    36f4:	02 ff       	sbrs	r16, 2
    36f6:	1d c0       	rjmp	.+58     	; 0x3732 <vfprintf+0x37c>
    36f8:	01 fd       	sbrc	r16, 1
    36fa:	03 c0       	rjmp	.+6      	; 0x3702 <vfprintf+0x34c>
    36fc:	88 e7       	ldi	r24, 0x78	; 120
    36fe:	90 e0       	ldi	r25, 0x00	; 0
    3700:	0e c0       	rjmp	.+28     	; 0x371e <vfprintf+0x368>
    3702:	88 e5       	ldi	r24, 0x58	; 88
    3704:	90 e0       	ldi	r25, 0x00	; 0
    3706:	0b c0       	rjmp	.+22     	; 0x371e <vfprintf+0x368>
    3708:	80 2f       	mov	r24, r16
    370a:	86 78       	andi	r24, 0x86	; 134
    370c:	91 f0       	breq	.+36     	; 0x3732 <vfprintf+0x37c>
    370e:	01 ff       	sbrs	r16, 1
    3710:	02 c0       	rjmp	.+4      	; 0x3716 <vfprintf+0x360>
    3712:	8b e2       	ldi	r24, 0x2B	; 43
    3714:	01 c0       	rjmp	.+2      	; 0x3718 <vfprintf+0x362>
    3716:	80 e2       	ldi	r24, 0x20	; 32
    3718:	f7 fc       	sbrc	r15, 7
    371a:	8d e2       	ldi	r24, 0x2D	; 45
    371c:	90 e0       	ldi	r25, 0x00	; 0
    371e:	b3 01       	movw	r22, r6
    3720:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3724:	06 c0       	rjmp	.+12     	; 0x3732 <vfprintf+0x37c>
    3726:	80 e3       	ldi	r24, 0x30	; 48
    3728:	90 e0       	ldi	r25, 0x00	; 0
    372a:	b3 01       	movw	r22, r6
    372c:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3730:	9a 94       	dec	r9
    3732:	d9 14       	cp	r13, r9
    3734:	c0 f3       	brcs	.-16     	; 0x3726 <vfprintf+0x370>
    3736:	da 94       	dec	r13
    3738:	f1 01       	movw	r30, r2
    373a:	ed 0d       	add	r30, r13
    373c:	f1 1d       	adc	r31, r1
    373e:	80 81       	ld	r24, Z
    3740:	90 e0       	ldi	r25, 0x00	; 0
    3742:	b3 01       	movw	r22, r6
    3744:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3748:	dd 20       	and	r13, r13
    374a:	a9 f7       	brne	.-22     	; 0x3736 <vfprintf+0x380>
    374c:	06 c0       	rjmp	.+12     	; 0x375a <vfprintf+0x3a4>
    374e:	80 e2       	ldi	r24, 0x20	; 32
    3750:	90 e0       	ldi	r25, 0x00	; 0
    3752:	b3 01       	movw	r22, r6
    3754:	0e 94 ce 1b 	call	0x379c	; 0x379c <fputc>
    3758:	ea 94       	dec	r14
    375a:	ee 20       	and	r14, r14
    375c:	c1 f7       	brne	.-16     	; 0x374e <vfprintf+0x398>
    375e:	43 ce       	rjmp	.-890    	; 0x33e6 <vfprintf+0x30>
    3760:	f3 01       	movw	r30, r6
    3762:	66 81       	ldd	r22, Z+6	; 0x06
    3764:	77 81       	ldd	r23, Z+7	; 0x07
    3766:	cb 01       	movw	r24, r22
    3768:	2b 96       	adiw	r28, 0x0b	; 11
    376a:	e2 e1       	ldi	r30, 0x12	; 18
    376c:	0c 94 7b 19 	jmp	0x32f6	; 0x32f6 <__epilogue_restores__>

00003770 <strnlen_P>:
    3770:	fc 01       	movw	r30, r24
    3772:	05 90       	lpm	r0, Z+
    3774:	61 50       	subi	r22, 0x01	; 1
    3776:	70 40       	sbci	r23, 0x00	; 0
    3778:	01 10       	cpse	r0, r1
    377a:	d8 f7       	brcc	.-10     	; 0x3772 <strnlen_P+0x2>
    377c:	80 95       	com	r24
    377e:	90 95       	com	r25
    3780:	8e 0f       	add	r24, r30
    3782:	9f 1f       	adc	r25, r31
    3784:	08 95       	ret

00003786 <strnlen>:
    3786:	fc 01       	movw	r30, r24
    3788:	61 50       	subi	r22, 0x01	; 1
    378a:	70 40       	sbci	r23, 0x00	; 0
    378c:	01 90       	ld	r0, Z+
    378e:	01 10       	cpse	r0, r1
    3790:	d8 f7       	brcc	.-10     	; 0x3788 <strnlen+0x2>
    3792:	80 95       	com	r24
    3794:	90 95       	com	r25
    3796:	8e 0f       	add	r24, r30
    3798:	9f 1f       	adc	r25, r31
    379a:	08 95       	ret

0000379c <fputc>:
    379c:	0f 93       	push	r16
    379e:	1f 93       	push	r17
    37a0:	cf 93       	push	r28
    37a2:	df 93       	push	r29
    37a4:	8c 01       	movw	r16, r24
    37a6:	eb 01       	movw	r28, r22
    37a8:	8b 81       	ldd	r24, Y+3	; 0x03
    37aa:	81 ff       	sbrs	r24, 1
    37ac:	1b c0       	rjmp	.+54     	; 0x37e4 <fputc+0x48>
    37ae:	82 ff       	sbrs	r24, 2
    37b0:	0d c0       	rjmp	.+26     	; 0x37cc <fputc+0x30>
    37b2:	2e 81       	ldd	r18, Y+6	; 0x06
    37b4:	3f 81       	ldd	r19, Y+7	; 0x07
    37b6:	8c 81       	ldd	r24, Y+4	; 0x04
    37b8:	9d 81       	ldd	r25, Y+5	; 0x05
    37ba:	28 17       	cp	r18, r24
    37bc:	39 07       	cpc	r19, r25
    37be:	64 f4       	brge	.+24     	; 0x37d8 <fputc+0x3c>
    37c0:	e8 81       	ld	r30, Y
    37c2:	f9 81       	ldd	r31, Y+1	; 0x01
    37c4:	01 93       	st	Z+, r16
    37c6:	f9 83       	std	Y+1, r31	; 0x01
    37c8:	e8 83       	st	Y, r30
    37ca:	06 c0       	rjmp	.+12     	; 0x37d8 <fputc+0x3c>
    37cc:	e8 85       	ldd	r30, Y+8	; 0x08
    37ce:	f9 85       	ldd	r31, Y+9	; 0x09
    37d0:	80 2f       	mov	r24, r16
    37d2:	09 95       	icall
    37d4:	89 2b       	or	r24, r25
    37d6:	31 f4       	brne	.+12     	; 0x37e4 <fputc+0x48>
    37d8:	8e 81       	ldd	r24, Y+6	; 0x06
    37da:	9f 81       	ldd	r25, Y+7	; 0x07
    37dc:	01 96       	adiw	r24, 0x01	; 1
    37de:	9f 83       	std	Y+7, r25	; 0x07
    37e0:	8e 83       	std	Y+6, r24	; 0x06
    37e2:	02 c0       	rjmp	.+4      	; 0x37e8 <fputc+0x4c>
    37e4:	0f ef       	ldi	r16, 0xFF	; 255
    37e6:	1f ef       	ldi	r17, 0xFF	; 255
    37e8:	c8 01       	movw	r24, r16
    37ea:	df 91       	pop	r29
    37ec:	cf 91       	pop	r28
    37ee:	1f 91       	pop	r17
    37f0:	0f 91       	pop	r16
    37f2:	08 95       	ret

000037f4 <__ultoa_invert>:
    37f4:	fa 01       	movw	r30, r20
    37f6:	aa 27       	eor	r26, r26
    37f8:	28 30       	cpi	r18, 0x08	; 8
    37fa:	51 f1       	breq	.+84     	; 0x3850 <__ultoa_invert+0x5c>
    37fc:	20 31       	cpi	r18, 0x10	; 16
    37fe:	81 f1       	breq	.+96     	; 0x3860 <__ultoa_invert+0x6c>
    3800:	e8 94       	clt
    3802:	6f 93       	push	r22
    3804:	6e 7f       	andi	r22, 0xFE	; 254
    3806:	6e 5f       	subi	r22, 0xFE	; 254
    3808:	7f 4f       	sbci	r23, 0xFF	; 255
    380a:	8f 4f       	sbci	r24, 0xFF	; 255
    380c:	9f 4f       	sbci	r25, 0xFF	; 255
    380e:	af 4f       	sbci	r26, 0xFF	; 255
    3810:	b1 e0       	ldi	r27, 0x01	; 1
    3812:	3e d0       	rcall	.+124    	; 0x3890 <__ultoa_invert+0x9c>
    3814:	b4 e0       	ldi	r27, 0x04	; 4
    3816:	3c d0       	rcall	.+120    	; 0x3890 <__ultoa_invert+0x9c>
    3818:	67 0f       	add	r22, r23
    381a:	78 1f       	adc	r23, r24
    381c:	89 1f       	adc	r24, r25
    381e:	9a 1f       	adc	r25, r26
    3820:	a1 1d       	adc	r26, r1
    3822:	68 0f       	add	r22, r24
    3824:	79 1f       	adc	r23, r25
    3826:	8a 1f       	adc	r24, r26
    3828:	91 1d       	adc	r25, r1
    382a:	a1 1d       	adc	r26, r1
    382c:	6a 0f       	add	r22, r26
    382e:	71 1d       	adc	r23, r1
    3830:	81 1d       	adc	r24, r1
    3832:	91 1d       	adc	r25, r1
    3834:	a1 1d       	adc	r26, r1
    3836:	20 d0       	rcall	.+64     	; 0x3878 <__ultoa_invert+0x84>
    3838:	09 f4       	brne	.+2      	; 0x383c <__ultoa_invert+0x48>
    383a:	68 94       	set
    383c:	3f 91       	pop	r19
    383e:	2a e0       	ldi	r18, 0x0A	; 10
    3840:	26 9f       	mul	r18, r22
    3842:	11 24       	eor	r1, r1
    3844:	30 19       	sub	r19, r0
    3846:	30 5d       	subi	r19, 0xD0	; 208
    3848:	31 93       	st	Z+, r19
    384a:	de f6       	brtc	.-74     	; 0x3802 <__ultoa_invert+0xe>
    384c:	cf 01       	movw	r24, r30
    384e:	08 95       	ret
    3850:	46 2f       	mov	r20, r22
    3852:	47 70       	andi	r20, 0x07	; 7
    3854:	40 5d       	subi	r20, 0xD0	; 208
    3856:	41 93       	st	Z+, r20
    3858:	b3 e0       	ldi	r27, 0x03	; 3
    385a:	0f d0       	rcall	.+30     	; 0x387a <__ultoa_invert+0x86>
    385c:	c9 f7       	brne	.-14     	; 0x3850 <__ultoa_invert+0x5c>
    385e:	f6 cf       	rjmp	.-20     	; 0x384c <__ultoa_invert+0x58>
    3860:	46 2f       	mov	r20, r22
    3862:	4f 70       	andi	r20, 0x0F	; 15
    3864:	40 5d       	subi	r20, 0xD0	; 208
    3866:	4a 33       	cpi	r20, 0x3A	; 58
    3868:	18 f0       	brcs	.+6      	; 0x3870 <__ultoa_invert+0x7c>
    386a:	49 5d       	subi	r20, 0xD9	; 217
    386c:	31 fd       	sbrc	r19, 1
    386e:	40 52       	subi	r20, 0x20	; 32
    3870:	41 93       	st	Z+, r20
    3872:	02 d0       	rcall	.+4      	; 0x3878 <__ultoa_invert+0x84>
    3874:	a9 f7       	brne	.-22     	; 0x3860 <__ultoa_invert+0x6c>
    3876:	ea cf       	rjmp	.-44     	; 0x384c <__ultoa_invert+0x58>
    3878:	b4 e0       	ldi	r27, 0x04	; 4
    387a:	a6 95       	lsr	r26
    387c:	97 95       	ror	r25
    387e:	87 95       	ror	r24
    3880:	77 95       	ror	r23
    3882:	67 95       	ror	r22
    3884:	ba 95       	dec	r27
    3886:	c9 f7       	brne	.-14     	; 0x387a <__ultoa_invert+0x86>
    3888:	00 97       	sbiw	r24, 0x00	; 0
    388a:	61 05       	cpc	r22, r1
    388c:	71 05       	cpc	r23, r1
    388e:	08 95       	ret
    3890:	9b 01       	movw	r18, r22
    3892:	ac 01       	movw	r20, r24
    3894:	0a 2e       	mov	r0, r26
    3896:	06 94       	lsr	r0
    3898:	57 95       	ror	r21
    389a:	47 95       	ror	r20
    389c:	37 95       	ror	r19
    389e:	27 95       	ror	r18
    38a0:	ba 95       	dec	r27
    38a2:	c9 f7       	brne	.-14     	; 0x3896 <__ultoa_invert+0xa2>
    38a4:	62 0f       	add	r22, r18
    38a6:	73 1f       	adc	r23, r19
    38a8:	84 1f       	adc	r24, r20
    38aa:	95 1f       	adc	r25, r21
    38ac:	a0 1d       	adc	r26, r0
    38ae:	08 95       	ret

000038b0 <_exit>:
    38b0:	f8 94       	cli

000038b2 <__stop_program>:
    38b2:	ff cf       	rjmp	.-2      	; 0x38b2 <__stop_program>
