Wire
====

Wires define the relationship between logic blocks in PyRTL. They are treated like normal wires in traditional RTL systems except the :class:`.Register` wire.
Wires also provide the basic input and output interfaces from the generated :class:`.Block`.

.. automodule:: pyrtl.wire
   :members:
   :show-inheritance:
