/*
 * Copyright (C) 2018 Spreadtrum Communications Inc.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 * updated at 2018-06-28 19:05:48
 *
 */


#ifndef SLV_FW_AON0_H
#define SLV_FW_AON0_H



#define REG_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_0  (0x0000)
#define REG_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_1  (0x0004)
#define REG_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_0  (0x0008)
#define REG_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_1  (0x000C)
#define REG_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_0  (0x0010)
#define REG_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_1  (0x0014)
#define REG_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_0  (0x0018)
#define REG_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_1  (0x001C)
#define REG_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_0  (0x0020)
#define REG_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_1  (0x0024)
#define REG_SLV_FW_AON0_PORT_INT_EN              (0x0028)
#define REG_SLV_FW_AON0_PORT_INT_CLR             (0x002C)
#define REG_SLV_FW_AON0_PORT_INT_RAW             (0x0030)
#define REG_SLV_FW_AON0_PORT_INT_FIN             (0x0034)
#define REG_SLV_FW_AON0_RD_SEC_0                 (0x0038)
#define REG_SLV_FW_AON0_RD_SEC_1                 (0x003C)
#define REG_SLV_FW_AON0_RD_SEC_2                 (0x0040)
#define REG_SLV_FW_AON0_RD_SEC_3                 (0x0044)
#define REG_SLV_FW_AON0_RD_SEC_4                 (0x0048)
#define REG_SLV_FW_AON0_RD_SEC_5                 (0x004C)
#define REG_SLV_FW_AON0_WR_SEC_0                 (0x0050)
#define REG_SLV_FW_AON0_WR_SEC_1                 (0x0054)
#define REG_SLV_FW_AON0_WR_SEC_2                 (0x0058)
#define REG_SLV_FW_AON0_WR_SEC_3                 (0x005C)
#define REG_SLV_FW_AON0_WR_SEC_4                 (0x0060)
#define REG_SLV_FW_AON0_WR_SEC_5                 (0x0064)
#define REG_SLV_FW_AON0_ID0_FIRST_ADDR_0         (0x0068)
#define REG_SLV_FW_AON0_ID0_FIRST_ADDR_1         (0x006C)
#define REG_SLV_FW_AON0_ID0_LAST_ADDR_0          (0x0070)
#define REG_SLV_FW_AON0_ID0_LAST_ADDR_1          (0x0074)
#define REG_SLV_FW_AON0_ID0_MSTID_0              (0x0078)
#define REG_SLV_FW_AON0_ID0_MSTID_1              (0x007C)
#define REG_SLV_FW_AON0_ID0_MSTID_2              (0x0080)
#define REG_SLV_FW_AON0_ID0_MSTID_3              (0x0084)
#define REG_SLV_FW_AON0_ID0_MSTID_4              (0x0088)
#define REG_SLV_FW_AON0_ID0_MSTID_5              (0x008C)
#define REG_SLV_FW_AON0_ID0_MSTID_6              (0x0090)
#define REG_SLV_FW_AON0_ID0_MSTID_7              (0x0094)
#define REG_SLV_FW_AON0_ID1_FIRST_ADDR_0         (0x0098)
#define REG_SLV_FW_AON0_ID1_FIRST_ADDR_1         (0x009C)
#define REG_SLV_FW_AON0_ID1_LAST_ADDR_0          (0x00A0)
#define REG_SLV_FW_AON0_ID1_LAST_ADDR_1          (0x00A4)
#define REG_SLV_FW_AON0_ID1_MSTID_0              (0x00A8)
#define REG_SLV_FW_AON0_ID1_MSTID_1              (0x00AC)
#define REG_SLV_FW_AON0_ID1_MSTID_2              (0x00B0)
#define REG_SLV_FW_AON0_ID1_MSTID_3              (0x00B4)
#define REG_SLV_FW_AON0_ID1_MSTID_4              (0x00B8)
#define REG_SLV_FW_AON0_ID1_MSTID_5              (0x00BC)
#define REG_SLV_FW_AON0_ID1_MSTID_6              (0x00C0)
#define REG_SLV_FW_AON0_ID1_MSTID_7              (0x00C4)
#define REG_SLV_FW_AON0_ID2_FIRST_ADDR_0         (0x00C8)
#define REG_SLV_FW_AON0_ID2_FIRST_ADDR_1         (0x00CC)
#define REG_SLV_FW_AON0_ID2_LAST_ADDR_0          (0x00D0)
#define REG_SLV_FW_AON0_ID2_LAST_ADDR_1          (0x00D4)
#define REG_SLV_FW_AON0_ID2_MSTID_0              (0x00D8)
#define REG_SLV_FW_AON0_ID2_MSTID_1              (0x00DC)
#define REG_SLV_FW_AON0_ID2_MSTID_2              (0x00E0)
#define REG_SLV_FW_AON0_ID2_MSTID_3              (0x00E4)
#define REG_SLV_FW_AON0_ID2_MSTID_4              (0x00E8)
#define REG_SLV_FW_AON0_ID2_MSTID_5              (0x00EC)
#define REG_SLV_FW_AON0_ID2_MSTID_6              (0x00F0)
#define REG_SLV_FW_AON0_ID2_MSTID_7              (0x00F4)
#define REG_SLV_FW_AON0_ID3_FIRST_ADDR_0         (0x00F8)
#define REG_SLV_FW_AON0_ID3_FIRST_ADDR_1         (0x00FC)
#define REG_SLV_FW_AON0_ID3_LAST_ADDR_0          (0x0100)
#define REG_SLV_FW_AON0_ID3_LAST_ADDR_1          (0x0104)
#define REG_SLV_FW_AON0_ID3_MSTID_0              (0x0108)
#define REG_SLV_FW_AON0_ID3_MSTID_1              (0x010C)
#define REG_SLV_FW_AON0_ID3_MSTID_2              (0x0110)
#define REG_SLV_FW_AON0_ID3_MSTID_3              (0x0114)
#define REG_SLV_FW_AON0_ID3_MSTID_4              (0x0118)
#define REG_SLV_FW_AON0_ID3_MSTID_5              (0x011C)
#define REG_SLV_FW_AON0_ID3_MSTID_6              (0x0120)
#define REG_SLV_FW_AON0_ID3_MSTID_7              (0x0124)
#define REG_SLV_FW_AON0_ID4_FIRST_ADDR_0         (0x0128)
#define REG_SLV_FW_AON0_ID4_FIRST_ADDR_1         (0x012C)
#define REG_SLV_FW_AON0_ID4_LAST_ADDR_0          (0x0130)
#define REG_SLV_FW_AON0_ID4_LAST_ADDR_1          (0x0134)
#define REG_SLV_FW_AON0_ID4_MSTID_0              (0x0138)
#define REG_SLV_FW_AON0_ID4_MSTID_1              (0x013C)
#define REG_SLV_FW_AON0_ID4_MSTID_2              (0x0140)
#define REG_SLV_FW_AON0_ID4_MSTID_3              (0x0144)
#define REG_SLV_FW_AON0_ID4_MSTID_4              (0x0148)
#define REG_SLV_FW_AON0_ID4_MSTID_5              (0x014C)
#define REG_SLV_FW_AON0_ID4_MSTID_6              (0x0150)
#define REG_SLV_FW_AON0_ID4_MSTID_7              (0x0154)
#define REG_SLV_FW_AON0_ID5_FIRST_ADDR_0         (0x0158)
#define REG_SLV_FW_AON0_ID5_FIRST_ADDR_1         (0x015C)
#define REG_SLV_FW_AON0_ID5_LAST_ADDR_0          (0x0160)
#define REG_SLV_FW_AON0_ID5_LAST_ADDR_1          (0x0164)
#define REG_SLV_FW_AON0_ID5_MSTID_0              (0x0168)
#define REG_SLV_FW_AON0_ID5_MSTID_1              (0x016C)
#define REG_SLV_FW_AON0_ID5_MSTID_2              (0x0170)
#define REG_SLV_FW_AON0_ID5_MSTID_3              (0x0174)
#define REG_SLV_FW_AON0_ID5_MSTID_4              (0x0178)
#define REG_SLV_FW_AON0_ID5_MSTID_5              (0x017C)
#define REG_SLV_FW_AON0_ID5_MSTID_6              (0x0180)
#define REG_SLV_FW_AON0_ID5_MSTID_7              (0x0184)
#define REG_SLV_FW_AON0_ID6_FIRST_ADDR_0         (0x0188)
#define REG_SLV_FW_AON0_ID6_FIRST_ADDR_1         (0x018C)
#define REG_SLV_FW_AON0_ID6_LAST_ADDR_0          (0x0190)
#define REG_SLV_FW_AON0_ID6_LAST_ADDR_1          (0x0194)
#define REG_SLV_FW_AON0_ID6_MSTID_0              (0x0198)
#define REG_SLV_FW_AON0_ID6_MSTID_1              (0x019C)
#define REG_SLV_FW_AON0_ID6_MSTID_2              (0x01A0)
#define REG_SLV_FW_AON0_ID6_MSTID_3              (0x01A4)
#define REG_SLV_FW_AON0_ID6_MSTID_4              (0x01A8)
#define REG_SLV_FW_AON0_ID6_MSTID_5              (0x01AC)
#define REG_SLV_FW_AON0_ID6_MSTID_6              (0x01B0)
#define REG_SLV_FW_AON0_ID6_MSTID_7              (0x01B4)
#define REG_SLV_FW_AON0_ID7_FIRST_ADDR_0         (0x01B8)
#define REG_SLV_FW_AON0_ID7_FIRST_ADDR_1         (0x01BC)
#define REG_SLV_FW_AON0_ID7_LAST_ADDR_0          (0x01C0)
#define REG_SLV_FW_AON0_ID7_LAST_ADDR_1          (0x01C4)
#define REG_SLV_FW_AON0_ID7_MSTID_0              (0x01C8)
#define REG_SLV_FW_AON0_ID7_MSTID_1              (0x01CC)
#define REG_SLV_FW_AON0_ID7_MSTID_2              (0x01D0)
#define REG_SLV_FW_AON0_ID7_MSTID_3              (0x01D4)
#define REG_SLV_FW_AON0_ID7_MSTID_4              (0x01D8)
#define REG_SLV_FW_AON0_ID7_MSTID_5              (0x01DC)
#define REG_SLV_FW_AON0_ID7_MSTID_6              (0x01E0)
#define REG_SLV_FW_AON0_ID7_MSTID_7              (0x01E4)
#define REG_SLV_FW_AON0_ID8_FIRST_ADDR_0         (0x01E8)
#define REG_SLV_FW_AON0_ID8_FIRST_ADDR_1         (0x01EC)
#define REG_SLV_FW_AON0_ID8_LAST_ADDR_0          (0x01F0)
#define REG_SLV_FW_AON0_ID8_LAST_ADDR_1          (0x01F4)
#define REG_SLV_FW_AON0_ID8_MSTID_0              (0x01F8)
#define REG_SLV_FW_AON0_ID8_MSTID_1              (0x01FC)
#define REG_SLV_FW_AON0_ID8_MSTID_2              (0x0200)
#define REG_SLV_FW_AON0_ID8_MSTID_3              (0x0204)
#define REG_SLV_FW_AON0_ID8_MSTID_4              (0x0208)
#define REG_SLV_FW_AON0_ID8_MSTID_5              (0x020C)
#define REG_SLV_FW_AON0_ID8_MSTID_6              (0x0210)
#define REG_SLV_FW_AON0_ID8_MSTID_7              (0x0214)
#define REG_SLV_FW_AON0_ID9_FIRST_ADDR_0         (0x0218)
#define REG_SLV_FW_AON0_ID9_FIRST_ADDR_1         (0x021C)
#define REG_SLV_FW_AON0_ID9_LAST_ADDR_0          (0x0220)
#define REG_SLV_FW_AON0_ID9_LAST_ADDR_1          (0x0224)
#define REG_SLV_FW_AON0_ID9_MSTID_0              (0x0228)
#define REG_SLV_FW_AON0_ID9_MSTID_1              (0x022C)
#define REG_SLV_FW_AON0_ID9_MSTID_2              (0x0230)
#define REG_SLV_FW_AON0_ID9_MSTID_3              (0x0234)
#define REG_SLV_FW_AON0_ID9_MSTID_4              (0x0238)
#define REG_SLV_FW_AON0_ID9_MSTID_5              (0x023C)
#define REG_SLV_FW_AON0_ID9_MSTID_6              (0x0240)
#define REG_SLV_FW_AON0_ID9_MSTID_7              (0x0244)
#define REG_SLV_FW_AON0_ID10_FIRST_ADDR_0        (0x0248)
#define REG_SLV_FW_AON0_ID10_FIRST_ADDR_1        (0x024C)
#define REG_SLV_FW_AON0_ID10_LAST_ADDR_0         (0x0250)
#define REG_SLV_FW_AON0_ID10_LAST_ADDR_1         (0x0254)
#define REG_SLV_FW_AON0_ID10_MSTID_0             (0x0258)
#define REG_SLV_FW_AON0_ID10_MSTID_1             (0x025C)
#define REG_SLV_FW_AON0_ID10_MSTID_2             (0x0260)
#define REG_SLV_FW_AON0_ID10_MSTID_3             (0x0264)
#define REG_SLV_FW_AON0_ID10_MSTID_4             (0x0268)
#define REG_SLV_FW_AON0_ID10_MSTID_5             (0x026C)
#define REG_SLV_FW_AON0_ID10_MSTID_6             (0x0270)
#define REG_SLV_FW_AON0_ID10_MSTID_7             (0x0274)
#define REG_SLV_FW_AON0_ID11_FIRST_ADDR_0        (0x0278)
#define REG_SLV_FW_AON0_ID11_FIRST_ADDR_1        (0x027C)
#define REG_SLV_FW_AON0_ID11_LAST_ADDR_0         (0x0280)
#define REG_SLV_FW_AON0_ID11_LAST_ADDR_1         (0x0284)
#define REG_SLV_FW_AON0_ID11_MSTID_0             (0x0288)
#define REG_SLV_FW_AON0_ID11_MSTID_1             (0x028C)
#define REG_SLV_FW_AON0_ID11_MSTID_2             (0x0290)
#define REG_SLV_FW_AON0_ID11_MSTID_3             (0x0294)
#define REG_SLV_FW_AON0_ID11_MSTID_4             (0x0298)
#define REG_SLV_FW_AON0_ID11_MSTID_5             (0x029C)
#define REG_SLV_FW_AON0_ID11_MSTID_6             (0x02A0)
#define REG_SLV_FW_AON0_ID11_MSTID_7             (0x02A4)
#define REG_SLV_FW_AON0_ID12_FIRST_ADDR_0        (0x02A8)
#define REG_SLV_FW_AON0_ID12_FIRST_ADDR_1        (0x02AC)
#define REG_SLV_FW_AON0_ID12_LAST_ADDR_0         (0x02B0)
#define REG_SLV_FW_AON0_ID12_LAST_ADDR_1         (0x02B4)
#define REG_SLV_FW_AON0_ID12_MSTID_0             (0x02B8)
#define REG_SLV_FW_AON0_ID12_MSTID_1             (0x02BC)
#define REG_SLV_FW_AON0_ID12_MSTID_2             (0x02C0)
#define REG_SLV_FW_AON0_ID12_MSTID_3             (0x02C4)
#define REG_SLV_FW_AON0_ID12_MSTID_4             (0x02C8)
#define REG_SLV_FW_AON0_ID12_MSTID_5             (0x02CC)
#define REG_SLV_FW_AON0_ID12_MSTID_6             (0x02D0)
#define REG_SLV_FW_AON0_ID12_MSTID_7             (0x02D4)
#define REG_SLV_FW_AON0_ID13_FIRST_ADDR_0        (0x02D8)
#define REG_SLV_FW_AON0_ID13_FIRST_ADDR_1        (0x02DC)
#define REG_SLV_FW_AON0_ID13_LAST_ADDR_0         (0x02E0)
#define REG_SLV_FW_AON0_ID13_LAST_ADDR_1         (0x02E4)
#define REG_SLV_FW_AON0_ID13_MSTID_0             (0x02E8)
#define REG_SLV_FW_AON0_ID13_MSTID_1             (0x02EC)
#define REG_SLV_FW_AON0_ID13_MSTID_2             (0x02F0)
#define REG_SLV_FW_AON0_ID13_MSTID_3             (0x02F4)
#define REG_SLV_FW_AON0_ID13_MSTID_4             (0x02F8)
#define REG_SLV_FW_AON0_ID13_MSTID_5             (0x02FC)
#define REG_SLV_FW_AON0_ID13_MSTID_6             (0x0300)
#define REG_SLV_FW_AON0_ID13_MSTID_7             (0x0304)
#define REG_SLV_FW_AON0_ID14_FIRST_ADDR_0        (0x0308)
#define REG_SLV_FW_AON0_ID14_FIRST_ADDR_1        (0x030C)
#define REG_SLV_FW_AON0_ID14_LAST_ADDR_0         (0x0310)
#define REG_SLV_FW_AON0_ID14_LAST_ADDR_1         (0x0314)
#define REG_SLV_FW_AON0_ID14_MSTID_0             (0x0318)
#define REG_SLV_FW_AON0_ID14_MSTID_1             (0x031C)
#define REG_SLV_FW_AON0_ID14_MSTID_2             (0x0320)
#define REG_SLV_FW_AON0_ID14_MSTID_3             (0x0324)
#define REG_SLV_FW_AON0_ID14_MSTID_4             (0x0328)
#define REG_SLV_FW_AON0_ID14_MSTID_5             (0x032C)
#define REG_SLV_FW_AON0_ID14_MSTID_6             (0x0330)
#define REG_SLV_FW_AON0_ID14_MSTID_7             (0x0334)
#define REG_SLV_FW_AON0_ID15_FIRST_ADDR_0        (0x0338)
#define REG_SLV_FW_AON0_ID15_FIRST_ADDR_1        (0x033C)
#define REG_SLV_FW_AON0_ID15_LAST_ADDR_0         (0x0340)
#define REG_SLV_FW_AON0_ID15_LAST_ADDR_1         (0x0344)
#define REG_SLV_FW_AON0_ID15_MSTID_0             (0x0348)
#define REG_SLV_FW_AON0_ID15_MSTID_1             (0x034C)
#define REG_SLV_FW_AON0_ID15_MSTID_2             (0x0350)
#define REG_SLV_FW_AON0_ID15_MSTID_3             (0x0354)
#define REG_SLV_FW_AON0_ID15_MSTID_4             (0x0358)
#define REG_SLV_FW_AON0_ID15_MSTID_5             (0x035C)
#define REG_SLV_FW_AON0_ID15_MSTID_6             (0x0360)
#define REG_SLV_FW_AON0_ID15_MSTID_7             (0x0364)

/* REG_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_0 */

#define BIT_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_0_PORT0_DEFAULT_ADDRESS_0(x)  (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_1 */

#define BIT_SLV_FW_AON0_PORT0_DEFAULT_ADDRESS_1_PORT0_DEFAULT_ADDRESS_1(x)  (((x) & 0x3))

/* REG_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_0 */

#define BIT_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_0_PORT1_DEFAULT_ADDRESS_0(x)  (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_1 */

#define BIT_SLV_FW_AON0_PORT1_DEFAULT_ADDRESS_1_PORT1_DEFAULT_ADDRESS_1(x)  (((x) & 0x3))

/* REG_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_0 */

#define BIT_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_0_PORT2_DEFAULT_ADDRESS_0(x)  (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_1 */

#define BIT_SLV_FW_AON0_PORT2_DEFAULT_ADDRESS_1_PORT2_DEFAULT_ADDRESS_1(x)  (((x) & 0x3))

/* REG_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_0 */

#define BIT_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_0_PORT3_DEFAULT_ADDRESS_0(x)  (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_1 */

#define BIT_SLV_FW_AON0_PORT3_DEFAULT_ADDRESS_1_PORT3_DEFAULT_ADDRESS_1(x)  (((x) & 0x3))

/* REG_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_0 */

#define BIT_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_0_PORT4_DEFAULT_ADDRESS_0(x)  (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_1 */

#define BIT_SLV_FW_AON0_PORT4_DEFAULT_ADDRESS_1_PORT4_DEFAULT_ADDRESS_1(x)  (((x) & 0x3))

/* REG_SLV_FW_AON0_PORT_INT_EN */

#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_4_R_EN                             BIT(9)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_4_W_EN                             BIT(8)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_3_R_EN                             BIT(7)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_3_W_EN                             BIT(6)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_2_R_EN                             BIT(5)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_2_W_EN                             BIT(4)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_1_R_EN                             BIT(3)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_1_W_EN                             BIT(2)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_0_R_EN                             BIT(1)
#define BIT_SLV_FW_AON0_PORT_INT_EN_PORT_0_W_EN                             BIT(0)

/* REG_SLV_FW_AON0_PORT_INT_CLR */

#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_4_R_CLR                           BIT(9)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_4_W_CLR                           BIT(8)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_3_R_CLR                           BIT(7)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_3_W_CLR                           BIT(6)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_2_R_CLR                           BIT(5)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_2_W_CLR                           BIT(4)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_1_R_CLR                           BIT(3)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_1_W_CLR                           BIT(2)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_0_R_CLR                           BIT(1)
#define BIT_SLV_FW_AON0_PORT_INT_CLR_PORT_0_W_CLR                           BIT(0)

/* REG_SLV_FW_AON0_PORT_INT_RAW */

#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_4_R_RAW                           BIT(9)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_4_W_RAW                           BIT(8)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_3_R_RAW                           BIT(7)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_3_W_RAW                           BIT(6)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_2_R_RAW                           BIT(5)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_2_W_RAW                           BIT(4)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_1_R_RAW                           BIT(3)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_1_W_RAW                           BIT(2)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_0_R_RAW                           BIT(1)
#define BIT_SLV_FW_AON0_PORT_INT_RAW_PORT_0_W_RAW                           BIT(0)

/* REG_SLV_FW_AON0_PORT_INT_FIN */

#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_4_R_FIN                           BIT(9)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_4_W_FIN                           BIT(8)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_3_R_FIN                           BIT(7)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_3_W_FIN                           BIT(6)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_2_R_FIN                           BIT(5)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_2_W_FIN                           BIT(4)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_1_R_FIN                           BIT(3)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_1_W_FIN                           BIT(2)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_0_R_FIN                           BIT(1)
#define BIT_SLV_FW_AON0_PORT_INT_FIN_PORT_0_W_FIN                           BIT(0)

/* REG_SLV_FW_AON0_RD_SEC_0 */

#define BIT_SLV_FW_AON0_RD_SEC_0_CORESIGHT_SEC_RD_SEC(x)                    (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_RD_SEC_0_AON_SP_RAM_RD_SEC(x)                       (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_0_AP_AHB_REG_RD_SEC(x)                       (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_SYSTEM_TIMER_RD_SEC(x)                  (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_TIMER_RD_SEC(x)                         (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_EIC_GPIO_RD_SEC(x)                      (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_EIC_RD_SEC(x)                           (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_WDG_RD_SEC(x)                           (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_UART0_RD_SEC(x)                         (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_UART1_RD_SEC(x)                         (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_GPIO_RD_SEC(x)                          (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_I3C0_RD_SEC(x)                          (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_I3C1_RD_SEC(x)                          (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_SPI_RD_SEC(x)                           (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_0_SP_DMA_RD_SEC(x)                           (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_0_USBOTG_REG_RD_SEC(x)                       (((x) & 0x3))

/* REG_SLV_FW_AON0_RD_SEC_1 */

#define BIT_SLV_FW_AON0_RD_SEC_1_UFS_AO_REG_RD_SEC(x)                       (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_RD_SEC_1_BUSMONITOR3_RD_SEC(x)                      (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_1_USB_AUDIO_IIS_RD_SEC(x)                    (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_1_APCPU_TIME_STAMP_RD_SEC(x)                 (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_TZPC_RD_SEC(x)                    (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_EIC_RD_SEC(x)                     (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_1_CLK32K_DET_RD_SEC(x)                       (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_TMR_RD_SEC(x)                     (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_RTC_RD_SEC(x)                     (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_WDG_RD_SEC(x)                     (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_GPIO_RD_SEC(x)                    (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_REG_RD_SEC(x)                     (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_1_SECURITY_DEBUG_REG_RD_SEC(x)               (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_1_AUD_CP_PERI_RD_SEC(x)                      (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_1_CORESIGHT_STM_RD_SEC(x)                    (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_1_CORESIGHT_SYS_RD_SEC(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_RD_SEC_2 */

#define BIT_SLV_FW_AON0_RD_SEC_2_AP_INTC4_RD_SEC(x)                         (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_RD_SEC_2_AP_INTC5_RD_SEC(x)                         (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_2_ESE_RD_SEC(x)                              (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_2_ANALOG_REG_RD_SEC(x)                       (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_2_PIN_REG_RD_SEC(x)                          (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_2_RFTI_RD_SEC(x)                             (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_2_CPALL_EIC_RD_SEC(x)                        (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_2_PUBCP_WDG_RD_SEC(x)                        (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_2_PUBCP_SYST_RD_SEC(x)                       (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_2_PUBCP_TMR_RD_SEC(x)                        (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_2_BUS_MON_TIMER1_RD_SEC(x)                   (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_2_BUS_MON_TIMER2_RD_SEC(x)                   (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_2_AON_SCC_RD_SEC(x)                          (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_2_CENTRAL_DEBUG_CTRL_RD_SEC(x)               (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_2_SERDES_CTRL_RD_SEC(x)                      (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_2_SPINLOCK_REG_RD_SEC(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_RD_SEC_3 */

#define BIT_SLV_FW_AON0_RD_SEC_3_KEYPAD_RD_SEC(x)                           (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_RD_SEC_3_PWM_RD_SEC(x)                              (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_3_AON_EIC_EXT5_RD_SEC(x)                     (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_3_PMU_RD_SEC(x)                              (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_3_CHIP_RESET_REG_RD_SEC(x)                   (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_3_DVFS_TOP_RD_SEC(x)                         (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_TIMER0_RD_SEC(x)                        (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_TIMER1_RD_SEC(x)                        (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_TIMER2_RD_SEC(x)                        (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_SYSTEM_TIMER_RD_SEC(x)                  (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_3_APCPU_WDG_RD_SEC(x)                        (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_WDG_RD_SEC(x)                           (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_INTC0_RD_SEC(x)                         (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_INTC1_RD_SEC(x)                         (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_INTC2_RD_SEC(x)                         (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_3_AP_INTC3_RD_SEC(x)                         (((x) & 0x3))

/* REG_SLV_FW_AON0_RD_SEC_4 */

#define BIT_SLV_FW_AON0_RD_SEC_4_AON_GPIO_RD_SEC(x)                         (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_RD_SEC_4_AON_CKG_RD_SEC(x)                          (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_4_AON_APB_REG_RD_SEC(x)                      (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_4_MBOX_RD_SEC(x)                             (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_4_WTL_CP_INTC_RD_SEC(x)                      (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_4_WTL_CP_LDSP_INTC_RD_SEC(x)                 (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_4_WTLCP_TGDSP_INTC_RD_SEC(x)                 (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_4_PUBCP_INTC_RD_SEC(x)                       (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_4_AUDCP_INTC_RD_SEC(x)                       (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_4_ADI_MASTER_RD_SEC(x)                       (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_4_THM0_REG_RD_SEC(x)                         (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_4_THM1_REG_RD_SEC(x)                         (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_4_THM2_REG_RD_SEC(x)                         (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_4_THM3_REG_RD_SEC(x)                         (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_4_AON_EIC_EXT4_RD_SEC(x)                     (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_4_UID_EFUSE_RD_SEC(x)                        (((x) & 0x3))

/* REG_SLV_FW_AON0_RD_SEC_5 */

#define BIT_SLV_FW_AON0_RD_SEC_5_PUB_CRTL_REG_RD_SEC(x)                     (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_RD_SEC_5_DFI_MONITOR_RD_SEC(x)                      (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_RD_SEC_5_PUB_QOSC_AHB_REG_RD_SEC(x)                 (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_RD_SEC_5_PUB_AHB_REG_RD_SEC(x)                      (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_RD_SEC_5_PUB_APB_REG_RD_SEC(x)                      (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_RD_SEC_5_PERF_TRACE_MONITOR_RD_SEC(x)               (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_RD_SEC_5_PUB_BIST_TEST_REG_RD_SEC(x)                (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT0_RD_SEC(x)                     (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT1_RD_SEC(x)                     (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT2_RD_SEC(x)                     (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_EIC_EXT3_RD_SEC(x)                     (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_SYSTEM_TIMER_FRT_RD_SEC(x)             (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_TIMER_RD_SEC(x)                        (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_I2C_RD_SEC(x)                          (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_RD_SEC_5_AON_I2C1_RD_SEC(x)                         (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_0 */

#define BIT_SLV_FW_AON0_WR_SEC_0_CORESIGHT_SEC_WR_SEC(x)                    (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_WR_SEC_0_AON_SP_RAM_WR_SEC(x)                       (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_0_AP_AHB_REG_WR_SEC(x)                       (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_SYSTEM_TIMER_WR_SEC(x)                  (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_TIMER_WR_SEC(x)                         (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_EIC_GPIO_WR_SEC(x)                      (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_EIC_WR_SEC(x)                           (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_WDG_WR_SEC(x)                           (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_UART0_WR_SEC(x)                         (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_UART1_WR_SEC(x)                         (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_GPIO_WR_SEC(x)                          (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_I3C0_WR_SEC(x)                          (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_I3C1_WR_SEC(x)                          (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_SPI_WR_SEC(x)                           (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_0_SP_DMA_WR_SEC(x)                           (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_0_USBOTG_REG_WR_SEC(x)                       (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_1 */

#define BIT_SLV_FW_AON0_WR_SEC_1_UFS_AO_REG_WR_SEC(x)                       (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_WR_SEC_1_BUSMONITOR3_WR_SEC(x)                      (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_1_USB_AUDIO_IIS_WR_SEC(x)                    (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_1_APCPU_TIME_STAMP_WR_SEC(x)                 (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_TZPC_WR_SEC(x)                    (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_EIC_WR_SEC(x)                     (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_1_CLK32K_DET_WR_SEC(x)                       (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_TMR_WR_SEC(x)                     (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_RTC_WR_SEC(x)                     (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_WDG_WR_SEC(x)                     (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_GPIO_WR_SEC(x)                    (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_REG_WR_SEC(x)                     (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_1_SECURITY_DEBUG_REG_WR_SEC(x)               (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_1_AUD_CP_PERI_WR_SEC(x)                      (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_1_CORESIGHT_STM_WR_SEC(x)                    (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_1_CORESIGHT_SYS_WR_SEC(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_2 */

#define BIT_SLV_FW_AON0_WR_SEC_2_AP_INTC4_WR_SEC(x)                         (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_WR_SEC_2_AP_INTC5_WR_SEC(x)                         (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_2_ESE_WR_SEC(x)                              (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_2_ANALOG_REG_WR_SEC(x)                       (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_2_PIN_REG_WR_SEC(x)                          (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_2_RFTI_WR_SEC(x)                             (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_2_CPALL_EIC_WR_SEC(x)                        (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_2_PUBCP_WDG_WR_SEC(x)                        (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_2_PUBCP_SYST_WR_SEC(x)                       (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_2_PUBCP_TMR_WR_SEC(x)                        (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_2_BUS_MON_TIMER1_WR_SEC(x)                   (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_2_BUS_MON_TIMER2_WR_SEC(x)                   (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_2_AON_SCC_WR_SEC(x)                          (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_2_CENTRAL_DEBUG_CTRL_WR_SEC(x)               (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_2_SERDES_CTRL_WR_SEC(x)                      (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_2_SPINLOCK_REG_WR_SEC(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_3 */

#define BIT_SLV_FW_AON0_WR_SEC_3_KEYPAD_WR_SEC(x)                           (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_WR_SEC_3_PWM_WR_SEC(x)                              (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_3_AON_EIC_EXT5_WR_SEC(x)                     (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_3_PMU_WR_SEC(x)                              (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_3_CHIP_RESET_REG_WR_SEC(x)                   (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_3_DVFS_TOP_WR_SEC(x)                         (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_TIMER0_WR_SEC(x)                        (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_TIMER1_WR_SEC(x)                        (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_TIMER2_WR_SEC(x)                        (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_SYSTEM_TIMER_WR_SEC(x)                  (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_3_APCPU_WDG_WR_SEC(x)                        (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_WDG_WR_SEC(x)                           (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_INTC0_WR_SEC(x)                         (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_INTC1_WR_SEC(x)                         (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_INTC2_WR_SEC(x)                         (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_3_AP_INTC3_WR_SEC(x)                         (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_4 */

#define BIT_SLV_FW_AON0_WR_SEC_4_AON_GPIO_WR_SEC(x)                         (((x) & 0x3) << 30)
#define BIT_SLV_FW_AON0_WR_SEC_4_AON_CKG_WR_SEC(x)                          (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_4_AON_APB_REG_WR_SEC(x)                      (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_4_MBOX_WR_SEC(x)                             (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_4_WTL_CP_INTC_WR_SEC(x)                      (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_4_WTL_CP_LDSP_INTC_WR_SEC(x)                 (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_4_WTLCP_TGDSP_INTC_WR_SEC(x)                 (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_4_PUBCP_INTC_WR_SEC(x)                       (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_4_AUDCP_INTC_WR_SEC(x)                       (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_4_ADI_MASTER_WR_SEC(x)                       (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_4_THM0_REG_WR_SEC(x)                         (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_4_THM1_REG_WR_SEC(x)                         (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_4_THM2_REG_WR_SEC(x)                         (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_4_THM3_REG_WR_SEC(x)                         (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_4_AON_EIC_EXT4_WR_SEC(x)                     (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_4_UID_EFUSE_WR_SEC(x)                        (((x) & 0x3))

/* REG_SLV_FW_AON0_WR_SEC_5 */

#define BIT_SLV_FW_AON0_WR_SEC_5_PUB_CRTL_REG_WR_SEC(x)                     (((x) & 0x3) << 28)
#define BIT_SLV_FW_AON0_WR_SEC_5_DFI_MONITOR_WR_SEC(x)                      (((x) & 0x3) << 26)
#define BIT_SLV_FW_AON0_WR_SEC_5_PUB_QOSC_AHB_REG_WR_SEC(x)                 (((x) & 0x3) << 24)
#define BIT_SLV_FW_AON0_WR_SEC_5_PUB_AHB_REG_WR_SEC(x)                      (((x) & 0x3) << 22)
#define BIT_SLV_FW_AON0_WR_SEC_5_PUB_APB_REG_WR_SEC(x)                      (((x) & 0x3) << 20)
#define BIT_SLV_FW_AON0_WR_SEC_5_PERF_TRACE_MONITOR_WR_SEC(x)               (((x) & 0x3) << 18)
#define BIT_SLV_FW_AON0_WR_SEC_5_PUB_BIST_TEST_REG_WR_SEC(x)                (((x) & 0x3) << 16)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT0_WR_SEC(x)                     (((x) & 0x3) << 14)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT1_WR_SEC(x)                     (((x) & 0x3) << 12)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT2_WR_SEC(x)                     (((x) & 0x3) << 10)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_EIC_EXT3_WR_SEC(x)                     (((x) & 0x3) << 8)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_SYSTEM_TIMER_FRT_WR_SEC(x)             (((x) & 0x3) << 6)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_TIMER_WR_SEC(x)                        (((x) & 0x3) << 4)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_I2C_WR_SEC(x)                          (((x) & 0x3) << 2)
#define BIT_SLV_FW_AON0_WR_SEC_5_AON_I2C1_WR_SEC(x)                         (((x) & 0x3))

/* REG_SLV_FW_AON0_ID0_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID0_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID0_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID0_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID0_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID0_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID0_MSTID_0 */

#define BIT_SLV_FW_AON0_ID0_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_1 */

#define BIT_SLV_FW_AON0_ID0_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_2 */

#define BIT_SLV_FW_AON0_ID0_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_3 */

#define BIT_SLV_FW_AON0_ID0_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_4 */

#define BIT_SLV_FW_AON0_ID0_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_5 */

#define BIT_SLV_FW_AON0_ID0_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_6 */

#define BIT_SLV_FW_AON0_ID0_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID0_MSTID_7 */

#define BIT_SLV_FW_AON0_ID0_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID1_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID1_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID1_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID1_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID1_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID1_MSTID_0 */

#define BIT_SLV_FW_AON0_ID1_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_1 */

#define BIT_SLV_FW_AON0_ID1_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_2 */

#define BIT_SLV_FW_AON0_ID1_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_3 */

#define BIT_SLV_FW_AON0_ID1_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_4 */

#define BIT_SLV_FW_AON0_ID1_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_5 */

#define BIT_SLV_FW_AON0_ID1_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_6 */

#define BIT_SLV_FW_AON0_ID1_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID1_MSTID_7 */

#define BIT_SLV_FW_AON0_ID1_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID2_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID2_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID2_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID2_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID2_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID2_MSTID_0 */

#define BIT_SLV_FW_AON0_ID2_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_1 */

#define BIT_SLV_FW_AON0_ID2_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_2 */

#define BIT_SLV_FW_AON0_ID2_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_3 */

#define BIT_SLV_FW_AON0_ID2_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_4 */

#define BIT_SLV_FW_AON0_ID2_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_5 */

#define BIT_SLV_FW_AON0_ID2_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_6 */

#define BIT_SLV_FW_AON0_ID2_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID2_MSTID_7 */

#define BIT_SLV_FW_AON0_ID2_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID3_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID3_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID3_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID3_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID3_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID3_MSTID_0 */

#define BIT_SLV_FW_AON0_ID3_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_1 */

#define BIT_SLV_FW_AON0_ID3_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_2 */

#define BIT_SLV_FW_AON0_ID3_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_3 */

#define BIT_SLV_FW_AON0_ID3_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_4 */

#define BIT_SLV_FW_AON0_ID3_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_5 */

#define BIT_SLV_FW_AON0_ID3_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_6 */

#define BIT_SLV_FW_AON0_ID3_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID3_MSTID_7 */

#define BIT_SLV_FW_AON0_ID3_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID4_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID4_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID4_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID4_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID4_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID4_MSTID_0 */

#define BIT_SLV_FW_AON0_ID4_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_1 */

#define BIT_SLV_FW_AON0_ID4_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_2 */

#define BIT_SLV_FW_AON0_ID4_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_3 */

#define BIT_SLV_FW_AON0_ID4_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_4 */

#define BIT_SLV_FW_AON0_ID4_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_5 */

#define BIT_SLV_FW_AON0_ID4_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_6 */

#define BIT_SLV_FW_AON0_ID4_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID4_MSTID_7 */

#define BIT_SLV_FW_AON0_ID4_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID5_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID5_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID5_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID5_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID5_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID5_MSTID_0 */

#define BIT_SLV_FW_AON0_ID5_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_1 */

#define BIT_SLV_FW_AON0_ID5_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_2 */

#define BIT_SLV_FW_AON0_ID5_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_3 */

#define BIT_SLV_FW_AON0_ID5_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_4 */

#define BIT_SLV_FW_AON0_ID5_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_5 */

#define BIT_SLV_FW_AON0_ID5_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_6 */

#define BIT_SLV_FW_AON0_ID5_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID5_MSTID_7 */

#define BIT_SLV_FW_AON0_ID5_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID6_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID6_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID6_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID6_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID6_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID6_MSTID_0 */

#define BIT_SLV_FW_AON0_ID6_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_1 */

#define BIT_SLV_FW_AON0_ID6_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_2 */

#define BIT_SLV_FW_AON0_ID6_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_3 */

#define BIT_SLV_FW_AON0_ID6_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_4 */

#define BIT_SLV_FW_AON0_ID6_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_5 */

#define BIT_SLV_FW_AON0_ID6_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_6 */

#define BIT_SLV_FW_AON0_ID6_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID6_MSTID_7 */

#define BIT_SLV_FW_AON0_ID6_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID7_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID7_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID7_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID7_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID7_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID7_MSTID_0 */

#define BIT_SLV_FW_AON0_ID7_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_1 */

#define BIT_SLV_FW_AON0_ID7_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_2 */

#define BIT_SLV_FW_AON0_ID7_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_3 */

#define BIT_SLV_FW_AON0_ID7_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_4 */

#define BIT_SLV_FW_AON0_ID7_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_5 */

#define BIT_SLV_FW_AON0_ID7_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_6 */

#define BIT_SLV_FW_AON0_ID7_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID7_MSTID_7 */

#define BIT_SLV_FW_AON0_ID7_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID8_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID8_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID8_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID8_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID8_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID8_MSTID_0 */

#define BIT_SLV_FW_AON0_ID8_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_1 */

#define BIT_SLV_FW_AON0_ID8_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_2 */

#define BIT_SLV_FW_AON0_ID8_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_3 */

#define BIT_SLV_FW_AON0_ID8_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_4 */

#define BIT_SLV_FW_AON0_ID8_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_5 */

#define BIT_SLV_FW_AON0_ID8_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_6 */

#define BIT_SLV_FW_AON0_ID8_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID8_MSTID_7 */

#define BIT_SLV_FW_AON0_ID8_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID9_FIRST_ADDR_0_FIRST_ADDR_0(x)                    (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID9_FIRST_ADDR_1_FIRST_ADDR_1(x)                    (((x) & 0x3))

/* REG_SLV_FW_AON0_ID9_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID9_LAST_ADDR_0_LAST_ADDR_0(x)                      (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID9_LAST_ADDR_1_LAST_ADDR_1(x)                      (((x) & 0x3))

/* REG_SLV_FW_AON0_ID9_MSTID_0 */

#define BIT_SLV_FW_AON0_ID9_MSTID_0_MSTID_0(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_1 */

#define BIT_SLV_FW_AON0_ID9_MSTID_1_MSTID_1(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_2 */

#define BIT_SLV_FW_AON0_ID9_MSTID_2_MSTID_2(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_3 */

#define BIT_SLV_FW_AON0_ID9_MSTID_3_MSTID_3(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_4 */

#define BIT_SLV_FW_AON0_ID9_MSTID_4_MSTID_4(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_5 */

#define BIT_SLV_FW_AON0_ID9_MSTID_5_MSTID_5(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_6 */

#define BIT_SLV_FW_AON0_ID9_MSTID_6_MSTID_6(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID9_MSTID_7 */

#define BIT_SLV_FW_AON0_ID9_MSTID_7_MSTID_7(x)                              (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID10_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID10_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID10_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID10_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID10_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID10_MSTID_0 */

#define BIT_SLV_FW_AON0_ID10_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_1 */

#define BIT_SLV_FW_AON0_ID10_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_2 */

#define BIT_SLV_FW_AON0_ID10_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_3 */

#define BIT_SLV_FW_AON0_ID10_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_4 */

#define BIT_SLV_FW_AON0_ID10_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_5 */

#define BIT_SLV_FW_AON0_ID10_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_6 */

#define BIT_SLV_FW_AON0_ID10_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID10_MSTID_7 */

#define BIT_SLV_FW_AON0_ID10_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID11_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID11_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID11_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID11_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID11_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID11_MSTID_0 */

#define BIT_SLV_FW_AON0_ID11_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_1 */

#define BIT_SLV_FW_AON0_ID11_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_2 */

#define BIT_SLV_FW_AON0_ID11_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_3 */

#define BIT_SLV_FW_AON0_ID11_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_4 */

#define BIT_SLV_FW_AON0_ID11_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_5 */

#define BIT_SLV_FW_AON0_ID11_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_6 */

#define BIT_SLV_FW_AON0_ID11_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID11_MSTID_7 */

#define BIT_SLV_FW_AON0_ID11_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID12_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID12_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID12_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID12_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID12_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID12_MSTID_0 */

#define BIT_SLV_FW_AON0_ID12_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_1 */

#define BIT_SLV_FW_AON0_ID12_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_2 */

#define BIT_SLV_FW_AON0_ID12_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_3 */

#define BIT_SLV_FW_AON0_ID12_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_4 */

#define BIT_SLV_FW_AON0_ID12_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_5 */

#define BIT_SLV_FW_AON0_ID12_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_6 */

#define BIT_SLV_FW_AON0_ID12_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID12_MSTID_7 */

#define BIT_SLV_FW_AON0_ID12_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID13_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID13_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID13_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID13_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID13_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID13_MSTID_0 */

#define BIT_SLV_FW_AON0_ID13_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_1 */

#define BIT_SLV_FW_AON0_ID13_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_2 */

#define BIT_SLV_FW_AON0_ID13_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_3 */

#define BIT_SLV_FW_AON0_ID13_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_4 */

#define BIT_SLV_FW_AON0_ID13_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_5 */

#define BIT_SLV_FW_AON0_ID13_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_6 */

#define BIT_SLV_FW_AON0_ID13_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID13_MSTID_7 */

#define BIT_SLV_FW_AON0_ID13_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID14_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID14_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID14_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID14_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID14_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID14_MSTID_0 */

#define BIT_SLV_FW_AON0_ID14_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_1 */

#define BIT_SLV_FW_AON0_ID14_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_2 */

#define BIT_SLV_FW_AON0_ID14_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_3 */

#define BIT_SLV_FW_AON0_ID14_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_4 */

#define BIT_SLV_FW_AON0_ID14_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_5 */

#define BIT_SLV_FW_AON0_ID14_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_6 */

#define BIT_SLV_FW_AON0_ID14_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID14_MSTID_7 */

#define BIT_SLV_FW_AON0_ID14_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_FIRST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID15_FIRST_ADDR_0_FIRST_ADDR_0(x)                   (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_FIRST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID15_FIRST_ADDR_1_FIRST_ADDR_1(x)                   (((x) & 0x3))

/* REG_SLV_FW_AON0_ID15_LAST_ADDR_0 */

#define BIT_SLV_FW_AON0_ID15_LAST_ADDR_0_LAST_ADDR_0(x)                     (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_LAST_ADDR_1 */

#define BIT_SLV_FW_AON0_ID15_LAST_ADDR_1_LAST_ADDR_1(x)                     (((x) & 0x3))

/* REG_SLV_FW_AON0_ID15_MSTID_0 */

#define BIT_SLV_FW_AON0_ID15_MSTID_0_MSTID_0(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_1 */

#define BIT_SLV_FW_AON0_ID15_MSTID_1_MSTID_1(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_2 */

#define BIT_SLV_FW_AON0_ID15_MSTID_2_MSTID_2(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_3 */

#define BIT_SLV_FW_AON0_ID15_MSTID_3_MSTID_3(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_4 */

#define BIT_SLV_FW_AON0_ID15_MSTID_4_MSTID_4(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_5 */

#define BIT_SLV_FW_AON0_ID15_MSTID_5_MSTID_5(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_6 */

#define BIT_SLV_FW_AON0_ID15_MSTID_6_MSTID_6(x)                             (((x) & 0xFFFFFFFF))

/* REG_SLV_FW_AON0_ID15_MSTID_7 */

#define BIT_SLV_FW_AON0_ID15_MSTID_7_MSTID_7(x)                             (((x) & 0xFFFFFFFF))


#endif /* SLV_FW_AON0_H */


