{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543689672694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543689672695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 16:41:12 2018 " "Processing started: Sat Dec 01 16:41:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543689672695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543689672695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV12LP -c RV12LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543689672695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543689673643 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_rom1rw.sv(164) " "Verilog HDL Expression warning at ahb3lite_rom1rw.sv(164): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543689673688 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_rom1rw.sv(165) " "Verilog HDL Expression warning at ahb3lite_rom1rw.sv(165): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543689673688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo/ahb3lite_rom1rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file memo/ahb3lite_rom1rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb3lite_rom1rw " "Found entity 1: ahb3lite_rom1rw" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memo/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "memo/rom.v" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo/topo.sv 1 1 " "Found 1 design units, including 1 entities, in source file topo/topo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo/topo.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/topo/topo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673696 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_sram1rw.sv(164) " "Verilog HDL Expression warning at ahb3lite_sram1rw.sv(164): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543689673698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 ahb3lite_sram1rw.sv(165) " "Verilog HDL Expression warning at ahb3lite_sram1rw.sv(165): truncated literal to match 32 bits" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543689673698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo/ahb3lite_sram1rw.sv 1 1 " "Found 1 design units, including 1 entities, in source file memo/ahb3lite_sram1rw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb3lite_sram1rw " "Found entity 1: ahb3lite_sram1rw" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static/rl_ram_1r1w_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file static/rl_ram_1r1w_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_ram_1r1w_generic " "Found entity 1: rl_ram_1r1w_generic" {  } { { "static/rl_ram_1r1w_generic.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/static/rl_ram_1r1w_generic.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static/rl_ram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file static/rl_ram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_ram_1r1w " "Found entity 1: rl_ram_1r1w" {  } { { "static/rl_ram_1r1w.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/static/rl_ram_1r1w.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "static/rl_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file static/rl_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rl_queue " "Found entity 1: rl_queue" {  } { { "static/rl_queue.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/static/rl_queue.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/riscv_top_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_top_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top_ahb3lite " "Found entity 1: riscv_top_ahb3lite" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_top_ahb3lite.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673711 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "riscv_icache_ahb3lite.sv(165) " "Verilog HDL Module Instantiation warning at riscv_icache_ahb3lite.sv(165): ignored dangling comma in List of Port Connections" {  } { { "proc/ahb3lite/riscv_icache_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_icache_ahb3lite.sv" 165 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1543689673713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/riscv_icache_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/riscv_icache_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_icache_ahb3lite " "Found entity 1: riscv_icache_ahb3lite" {  } { { "proc/ahb3lite/riscv_icache_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_icache_ahb3lite.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/ahb3lite/biu_ahb3lite.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/ahb3lite/biu_ahb3lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 biu_ahb3lite " "Found entity 1: biu_ahb3lite" {  } { { "proc/ahb3lite/biu_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/biu_ahb3lite.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_wbuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_wbuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wbuf " "Found entity 1: riscv_wbuf" {  } { { "proc/core/memory/riscv_wbuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_wbuf.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673719 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(220) " "Verilog HDL warning at riscv_pmpchk.sv(220): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmpchk.sv" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673722 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_pmpchk.sv(229) " "Verilog HDL warning at riscv_pmpchk.sv(229): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmpchk.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_pmpchk.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmpchk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pmpchk " "Found entity 1: riscv_pmpchk" {  } { { "proc/core/memory/riscv_pmpchk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmpchk.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_pmachk.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_pmachk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pmachk " "Found entity 1: riscv_pmachk" {  } { { "proc/core/memory/riscv_pmachk.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_pmachk.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_mmu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_mmu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mmu " "Found entity 1: riscv_mmu" {  } { { "proc/core/memory/riscv_mmu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_mmu.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_memmisaligned.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_memmisaligned.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_memmisaligned " "Found entity 1: riscv_memmisaligned" {  } { { "proc/core/memory/riscv_memmisaligned.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_memmisaligned.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_membuf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_membuf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_membuf " "Found entity 1: riscv_membuf" {  } { { "proc/core/memory/riscv_membuf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_membuf.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_imem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_imem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_imem_ctrl " "Found entity 1: riscv_imem_ctrl" {  } { { "proc/core/memory/riscv_imem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_imem_ctrl.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/riscv_dmem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/riscv_dmem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dmem_ctrl " "Found entity 1: riscv_dmem_ctrl" {  } { { "proc/core/memory/riscv_dmem_ctrl.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/riscv_dmem_ctrl.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673740 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(233) " "Verilog HDL warning at biu_mux.sv(233): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(234) " "Verilog HDL warning at biu_mux.sv(234): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(235) " "Verilog HDL warning at biu_mux.sv(235): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(236) " "Verilog HDL warning at biu_mux.sv(236): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(237) " "Verilog HDL warning at biu_mux.sv(237): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(238) " "Verilog HDL warning at biu_mux.sv(238): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu_mux.sv(239) " "Verilog HDL warning at biu_mux.sv(239): extended using \"x\" or \"z\"" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/memory/biu_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/memory/biu_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 biu_mux " "Found entity 1: biu_mux" {  } { { "proc/core/memory/biu_mux.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/memory/biu_mux.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673744 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(227) " "Verilog HDL warning at riscv_noicache_core.sv(227): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673746 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(228) " "Verilog HDL warning at riscv_noicache_core.sv(228): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(252) " "Verilog HDL warning at riscv_noicache_core.sv(252): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(253) " "Verilog HDL warning at riscv_noicache_core.sv(253): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(261) " "Verilog HDL warning at riscv_noicache_core.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(262) " "Verilog HDL warning at riscv_noicache_core.sv(262): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(263) " "Verilog HDL warning at riscv_noicache_core.sv(263): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_noicache_core.sv(264) " "Verilog HDL warning at riscv_noicache_core.sv(264): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_noicache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_noicache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_noicache_core " "Found entity 1: riscv_noicache_core" {  } { { "proc/core/cache/riscv_noicache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_noicache_core.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673747 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(783) " "Verilog HDL warning at riscv_icache_core.sv(783): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 783 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(800) " "Verilog HDL warning at riscv_icache_core.sv(800): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 800 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_icache_core.sv(805) " "Verilog HDL warning at riscv_icache_core.sv(805): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 805 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_icache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_icache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_icache_core " "Found entity 1: riscv_icache_core" {  } { { "proc/core/cache/riscv_icache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_icache_core.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_dext.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dext " "Found entity 1: riscv_dext" {  } { { "proc/core/cache/riscv_dext.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dext.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1046) " "Verilog HDL warning at riscv_dcache_core.sv(1046): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1046 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1047) " "Verilog HDL warning at riscv_dcache_core.sv(1047): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1047 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1054) " "Verilog HDL warning at riscv_dcache_core.sv(1054): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1054 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1076) " "Verilog HDL warning at riscv_dcache_core.sv(1076): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1076 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1083) " "Verilog HDL warning at riscv_dcache_core.sv(1083): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1083 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_dcache_core.sv(1084) " "Verilog HDL warning at riscv_dcache_core.sv(1084): extended using \"x\" or \"z\"" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 1084 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/cache/riscv_dcache_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/cache/riscv_dcache_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_dcache_core " "Found entity 1: riscv_dcache_core" {  } { { "proc/core/cache/riscv_dcache_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/cache/riscv_dcache_core.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_state1.10_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_state1.10_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_state_pkg (SystemVerilog) " "Found design unit 1: riscv_state_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_state1.10_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/riscv_state1.10_pkg.sv" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_rv12_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_rv12_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_rv12_pkg (SystemVerilog) " "Found design unit 1: riscv_rv12_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_rv12_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/riscv_rv12_pkg.sv" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_pma_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_pma_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pma_pkg (SystemVerilog) " "Found design unit 1: riscv_pma_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_pma_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/riscv_pma_pkg.sv" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_opcodes_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_opcodes_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_opcodes_pkg (SystemVerilog) " "Found design unit 1: riscv_opcodes_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_opcodes_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/riscv_opcodes_pkg.sv" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/riscv_du_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/riscv_du_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_du_pkg (SystemVerilog) " "Found design unit 1: riscv_du_pkg (SystemVerilog)" {  } { { "proc/pkg/riscv_du_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/riscv_du_pkg.sv" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/biu_constants_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file proc/pkg/biu_constants_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 biu_constants_pkg (SystemVerilog) " "Found design unit 1: biu_constants_pkg (SystemVerilog)" {  } { { "proc/pkg/biu_constants_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/biu_constants_pkg.sv" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_mul.sv(203) " "Verilog HDL warning at riscv_mul.sv(203): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_mul.sv" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mul " "Found entity 1: riscv_mul" {  } { { "proc/core/ex/riscv_mul.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_mul.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(194) " "Verilog HDL warning at riscv_lsu.sv(194): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(208) " "Verilog HDL warning at riscv_lsu.sv(208): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(209) " "Verilog HDL warning at riscv_lsu.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(261) " "Verilog HDL warning at riscv_lsu.sv(261): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_lsu.sv(286) " "Verilog HDL warning at riscv_lsu.sv(286): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_lsu " "Found entity 1: riscv_lsu" {  } { { "proc/core/ex/riscv_lsu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_lsu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673781 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(175) " "Verilog HDL warning at riscv_div.sv(175): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(177) " "Verilog HDL warning at riscv_div.sv(177): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(178) " "Verilog HDL warning at riscv_div.sv(178): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_div.sv(418) " "Verilog HDL warning at riscv_div.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_div " "Found entity 1: riscv_div" {  } { { "proc/core/ex/riscv_div.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_div.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_bu.sv(38) " "Verilog HDL Declaration information at riscv_bu.sv(38): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_bu.sv" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_bu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_bu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_bu " "Found entity 1: riscv_bu" {  } { { "proc/core/ex/riscv_bu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_bu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673789 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(179) " "Verilog HDL warning at riscv_alu.sv(179): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_alu.sv(268) " "Verilog HDL warning at riscv_alu.sv(268): extended using \"x\" or \"z\"" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 268 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_alu.sv(36) " "Verilog HDL Declaration information at riscv_alu.sv(36): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/ex/riscv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/ex/riscv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "proc/core/ex/riscv_alu.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/ex/riscv_alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(193) " "Verilog HDL warning at riscv_wb.sv(193): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_wb.sv" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_wb.sv(209) " "Verilog HDL warning at riscv_wb.sv(209): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_wb.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wb " "Found entity 1: riscv_wb" {  } { { "proc/core/riscv_wb.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_wb.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IS_RV32E is_rv32e riscv_state1.10.sv(39) " "Verilog HDL Declaration information at riscv_state1.10.sv(39): object \"IS_RV32E\" differs only in case from object \"is_rv32e\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_RVC has_rvc riscv_state1.10.sv(41) " "Verilog HDL Declaration information at riscv_state1.10.sv(41): object \"HAS_RVC\" differs only in case from object \"has_rvc\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_state1.10.sv(42) " "Verilog HDL Declaration information at riscv_state1.10.sv(42): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_MMU has_mmu riscv_state1.10.sv(43) " "Verilog HDL Declaration information at riscv_state1.10.sv(43): object \"HAS_MMU\" differs only in case from object \"has_mmu\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_EXT has_ext riscv_state1.10.sv(49) " "Verilog HDL Declaration information at riscv_state1.10.sv(49): object \"HAS_EXT\" differs only in case from object \"has_ext\" in the same scope" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_state1.10.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_state1.10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_state1_10 " "Found entity 1: riscv_state1_10" {  } { { "proc/core/riscv_state1.10.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_state1.10.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_rf " "Found entity 1: riscv_rf" {  } { { "proc/core/riscv_rf.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_rf.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_mem " "Found entity 1: riscv_mem" {  } { { "proc/core/riscv_mem.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_mem.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_if.sv(257) " "Verilog HDL warning at riscv_if.sv(257): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_if.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_if " "Found entity 1: riscv_if" {  } { { "proc/core/riscv_if.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_if.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673809 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(417) " "Verilog HDL warning at riscv_id.sv(417): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscv_id.sv(418) " "Verilog HDL warning at riscv_id.sv(418): extended using \"x\" or \"z\"" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1543689673812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "XLEN xlen riscv_id.sv(40) " "Verilog HDL Declaration information at riscv_id.sv(40): object \"XLEN\" differs only in case from object \"xlen\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HAS_FPU has_fpu riscv_id.sv(45) " "Verilog HDL Declaration information at riscv_id.sv(45): object \"HAS_FPU\" differs only in case from object \"has_fpu\" in the same scope" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543689673813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_id " "Found entity 1: riscv_id" {  } { { "proc/core/riscv_id.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_id.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_ex " "Found entity 1: riscv_ex" {  } { { "proc/core/riscv_ex.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_ex.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_du.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_du.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_du " "Found entity 1: riscv_du" {  } { { "proc/core/riscv_du.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_du.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_core " "Found entity 1: riscv_core" {  } { { "proc/core/riscv_core.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_core.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/core/riscv_bp.sv 1 1 " "Found 1 design units, including 1 entities, in source file proc/core/riscv_bp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_bp " "Found entity 1: riscv_bp" {  } { { "proc/core/riscv_bp.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/core/riscv_bp.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc/pkg/ahb3lite_pkg.sv 3 2 " "Found 3 design units, including 2 entities, in source file proc/pkg/ahb3lite_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ahb3lite_pkg (SystemVerilog) " "Found design unit 1: ahb3lite_pkg (SystemVerilog)" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/ahb3lite_pkg.sv" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ahb3lite_bus " "Found entity 1: ahb3lite_bus" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/ahb3lite_pkg.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673829 ""} { "Info" "ISGN_ENTITY_NAME" "2 apb_bus " "Found entity 2: apb_bus" {  } { { "proc/pkg/ahb3lite_pkg.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/pkg/ahb3lite_pkg.sv" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689673829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689673829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "if_parcel_error riscv_top_ahb3lite.sv(292) " "Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(292): created implicit net for \"if_parcel_error\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_top_ahb3lite.sv" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543689673832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_lock riscv_top_ahb3lite.sv(344) " "Verilog HDL Implicit Net warning at riscv_top_ahb3lite.sv(344): created implicit net for \"dmem_lock\"" {  } { { "proc/ahb3lite/riscv_top_ahb3lite.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/proc/ahb3lite/riscv_top_ahb3lite.sv" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543689673832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543689673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb3lite_sram1rw ahb3lite_sram1rw:dataRAM " "Elaborating entity \"ahb3lite_sram1rw\" for hierarchy \"ahb3lite_sram1rw:dataRAM\"" {  } { { "topo/topo.sv" "dataRAM" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/topo/topo.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689673984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ahb3lite_sram1rw.sv(175) " "Verilog HDL assignment warning at ahb3lite_sram1rw.sv(175): truncated value with size 32 to match size of target (7)" {  } { { "memo/ahb3lite_sram1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543689673985 "|topo|ahb3lite_sram1rw:dataRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_ram_1r1w ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst " "Elaborating entity \"rl_ram_1r1w\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\"" {  } { { "memo/ahb3lite_sram1rw.sv" "ram_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_sram1rw.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689673988 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "INFO   : No memory technology specified. Using generic inferred memory (...\|rl_ram_1r1w) rl_ram_1r1w.sv(155) " "Verilog HDL Display System Task info at rl_ram_1r1w.sv(155): INFO   : No memory technology specified. Using generic inferred memory (...\|rl_ram_1r1w)" {  } { { "static/rl_ram_1r1w.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/static/rl_ram_1r1w.sv" 155 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1543689673989 "|topo|ahb3lite_sram1rw:dataRAM|rl_ram_1r1w:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl_ram_1r1w_generic ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst " "Elaborating entity \"rl_ram_1r1w_generic\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\"" {  } { { "static/rl_ram_1r1w.sv" "ram_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/static/rl_ram_1r1w.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689673992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543689675613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1 " "Instantiated megafunction \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675614 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543689675614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uug1 " "Found entity 1: altsyncram_uug1" {  } { { "db/altsyncram_uug1.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/altsyncram_uug1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689675681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689675681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uug1 ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated " "Elaborating entity \"altsyncram_uug1\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689675746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689675746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_uug1.tdf" "decode2" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/altsyncram_uug1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689675811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689675811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated\|mux_hib:mux3 " "Elaborating entity \"mux_hib\" for hierarchy \"ahb3lite_sram1rw:dataRAM\|rl_ram_1r1w:ram_inst\|rl_ram_1r1w_generic:ram_inst\|altsyncram:mem_array\[0\]\[31\]__1\|altsyncram_uug1:auto_generated\|mux_hib:mux3\"" {  } { { "db/altsyncram_uug1.tdf" "mux3" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/altsyncram_uug1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb3lite_rom1rw ahb3lite_rom1rw:instROM " "Elaborating entity \"ahb3lite_rom1rw\" for hierarchy \"ahb3lite_rom1rw:instROM\"" {  } { { "topo/topo.sv" "instROM" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/topo/topo.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ahb3lite_rom1rw.sv(175) " "Verilog HDL assignment warning at ahb3lite_rom1rw.sv(175): truncated value with size 32 to match size of target (7)" {  } { { "memo/ahb3lite_rom1rw.sv" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543689675883 "|topo|ahb3lite_rom1rw:instROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ahb3lite_rom1rw:instROM\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"ahb3lite_rom1rw:instROM\|rom:rom_inst\"" {  } { { "memo/ahb3lite_rom1rw.sv" "rom_inst" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/ahb3lite_rom1rw.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "memo/rom.v" "altsyncram_component" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/rom.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689675967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "memo/rom.v" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/rom.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rv32ui-p-addi.hex " "Parameter \"init_file\" = \"rv32ui-p-addi.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676035 ""}  } { { "memo/rom.v" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/rom.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543689676035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f81 " "Found entity 1: altsyncram_9f81" {  } { { "db/altsyncram_9f81.tdf" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/db/altsyncram_9f81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543689676103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543689676103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f81 ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9f81:auto_generated " "Elaborating entity \"altsyncram_9f81\" for hierarchy \"ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9f81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543689676107 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "rv32ui-p-addi.hex  " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File rv32ui-p-addi.hex for ROM instance . If the file exists, it is not in correct format." {  } { { "memo/rom.v" "" { Text "D:/Documentos/UFMG/Matérias/ArqComp/final/memo/rom.v" 87 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Quartus II" 0 -1 1543689676139 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9f81:auto_generated " "Can't elaborate user hierarchy \"ahb3lite_rom1rw:instROM\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9f81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543689676196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/Matérias/ArqComp/final/output_files/RV12LP.map.smsg " "Generated suppressed messages file D:/Documentos/UFMG/Matérias/ArqComp/final/output_files/RV12LP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1543689676378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543689677160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 01 16:41:17 2018 " "Processing ended: Sat Dec 01 16:41:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543689677160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543689677160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543689677160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543689677160 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543689677760 ""}
