# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Convert_Code_To_IP.srcs/sources_1/new/Full_Add_My_IP.v" \
"../../../../Convert_Code_To_IP.srcs/sim_1/new/Full_Add_My_IP_Tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
