
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003602                       # Number of seconds simulated
sim_ticks                                  3602457579                       # Number of ticks simulated
final_tick                               530568820764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56583                       # Simulator instruction rate (inst/s)
host_op_rate                                    71559                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 101000                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915624                       # Number of bytes of host memory used
host_seconds                                 35667.87                       # Real time elapsed on the host
sim_insts                                  2018182561                       # Number of instructions simulated
sim_ops                                    2552351625                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       156288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               181888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            123392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1221                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          171                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1421                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             964                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  964                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       497438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43383717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       532969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6075852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50489977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       497438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       532969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1030408                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34252173                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34252173                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34252173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       497438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43383717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       532969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6075852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84742150                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8638988                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120271                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535809                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214255                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1283964                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212179                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328182                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9184                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3125582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17281524                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120271                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3798563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1144179                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        653956                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1530985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8503374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.511029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4704811     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335440      3.94%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269399      3.17%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          652190      7.67%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175666      2.07%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228458      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165378      1.94%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92070      1.08%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879962     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8503374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361185                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3271180                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       635417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3651296                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24800                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        920679                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532887                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4661                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20651814                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10340                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        920679                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3512293                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       142753                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3429377                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358747                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19914627                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148900                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          240                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27883308                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92941012                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92941012                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10813998                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4108                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2326                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987842                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1858424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       321544                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18827050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14939114                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29949                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6517676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19936425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          662                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8503374                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756845                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2966845     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823393     21.44%     56.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200352     14.12%     70.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885296     10.41%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759557      8.93%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394124      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338384      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63407      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72016      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8503374                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87251     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17544     14.34%     85.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17583     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12448050     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212551      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483317      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793543      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14939114                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729267                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122379                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008192                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38533926                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25348765                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14557144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15061493                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56836                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735066                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          295                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242012                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        920679                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63543                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8321                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18831016                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1858424                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944627                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2314                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247913                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391889                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164591                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074702                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772702                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701727                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14566968                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14557144                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9481115                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26764319                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685052                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354245                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6550418                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214266                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7582695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2957252     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098485     27.67%     66.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852198     11.24%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479653      6.33%     84.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392168      5.17%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159452      2.10%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189893      2.50%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95142      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358452      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7582695                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358452                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26055401                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38583633                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 135614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.157543                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.157543                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66128234                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20124507                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19059500                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8638988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3208651                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2617042                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215460                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1363975                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1252207                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345503                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9649                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3210736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17626322                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3208651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1597710                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3914316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1141967                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        519839                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1584651                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104282                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8568757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4654441     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259352      3.03%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          483137      5.64%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          481448      5.62%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          297595      3.47%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          238602      2.78%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149836      1.75%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139448      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1864898     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8568757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371415                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.040323                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3348623                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       514066                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3759266                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23157                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        923641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       541603                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21144292                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        923641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3592664                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99772                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        81388                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3533781                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       337507                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20381526                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140514                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28625965                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95081897                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95081897                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17666606                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10959228                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3592                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1742                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           941574                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1886377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960027                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12243                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       339071                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19207828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15290766                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30525                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6512659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19920562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8568757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2922431     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1865098     21.77%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1237477     14.44%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       807803      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       850742      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       411516      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       324369      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        74025      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75296      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8568757                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95224     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18079     13.78%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17885     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12789426     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205054      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1480994      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       813552      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15290766                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131188                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39312001                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25724007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14939099                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15421954                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47279                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734308                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230157                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        923641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50797                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9082                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19211312                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1886377                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960027                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1742                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254111                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15086712                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1412526                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       204053                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2206789                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2138112                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            794263                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746352                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14943776                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14939099                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9519119                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27317931                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729265                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348457                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10289899                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12670469                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6540825                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217848                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7645116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2887882     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2147393     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       892999     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       444940      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       443692      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180121      2.36%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180541      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96745      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370803      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7645116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10289899                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12670469                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1881939                       # Number of memory references committed
system.switch_cpus1.commit.loads              1152069                       # Number of loads committed
system.switch_cpus1.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1828979                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11415151                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261415                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370803                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26485607                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39346882                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  70231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10289899                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12670469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10289899                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839560                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839560                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191100                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191100                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67775945                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20753441                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19424468                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3484                       # number of misc regfile writes
system.l20.replacements                          1235                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          906997                       # Total number of references to valid blocks.
system.l20.sampled_refs                         66771                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.583697                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        38500.785993                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.957487                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   639.713014                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26270.543506                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.587475                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.009761                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.400857                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6070                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6070                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2582                       # number of Writeback hits
system.l20.Writeback_hits::total                 2582                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6070                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6070                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6070                       # number of overall hits
system.l20.overall_hits::total                   6070                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1221                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1235                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1221                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1235                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1221                       # number of overall misses
system.l20.overall_misses::total                 1235                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1312752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    112710667                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      114023419                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1312752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    112710667                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       114023419                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1312752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    112710667                       # number of overall miss cycles
system.l20.overall_miss_latency::total      114023419                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7291                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7305                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2582                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2582                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7291                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7305                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7291                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7305                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.167467                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169062                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.167467                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169062                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.167467                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169062                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        93768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92310.128583                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92326.655061                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92310.128583                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92326.655061                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92310.128583                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92326.655061                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 778                       # number of writebacks
system.l20.writebacks::total                      778                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1221                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1235                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1221                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1235                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1221                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1235                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    103620484                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    104830338                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    103620484                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    104830338                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    103620484                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    104830338                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169062                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169062                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.167467                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169062                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84865.261261                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84882.864777                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84865.261261                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84882.864777                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84865.261261                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84882.864777                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           186                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          440515                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65722                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.702702                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43136.218528                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.973190                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    78.410683                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22111.397599                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.658206                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001196                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.337393                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3809                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3809                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1195                       # number of Writeback hits
system.l21.Writeback_hits::total                 1195                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3809                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3809                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3809                       # number of overall hits
system.l21.overall_hits::total                   3809                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          171                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  186                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          171                       # number of demand (read+write) misses
system.l21.demand_misses::total                   186                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          171                       # number of overall misses
system.l21.overall_misses::total                  186                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1001108                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     15743799                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       16744907                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1001108                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     15743799                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        16744907                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1001108                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     15743799                       # number of overall miss cycles
system.l21.overall_miss_latency::total       16744907                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3980                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3995                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1195                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1195                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3980                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3995                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3980                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3995                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.042965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.046558                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.042965                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.046558                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.042965                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.046558                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data        92069                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90026.381720                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data        92069                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90026.381720                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data        92069                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90026.381720                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 186                       # number of writebacks
system.l21.writebacks::total                      186                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             186                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              186                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             186                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       884523                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     14420513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     15305036                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       884523                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     14420513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     15305036                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       884523                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     14420513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     15305036                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.046558                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.042965                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.046558                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.042965                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.046558                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84330.485380                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82285.139785                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 84330.485380                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82285.139785                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58968.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 84330.485380                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82285.139785                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957456                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538586                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015168.181087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957456                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1530969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1530969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1530969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1530969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1530969                       # number of overall hits
system.cpu0.icache.overall_hits::total        1530969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1521022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1521022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1530985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1530985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1530985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1530985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1530985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1530985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7291                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720138                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7547                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21825.909368                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.457425                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.542575                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872881                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127119                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755762                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755762                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15755                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15755                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15755                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15755                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15755                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15755                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    576378547                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    576378547                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    576378547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    576378547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    576378547                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    576378547                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014694                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014694                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008894                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36583.849381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36583.849381                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36583.849381                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36583.849381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36583.849381                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36583.849381                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2582                       # number of writebacks
system.cpu0.dcache.writebacks::total             2582                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8464                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8464                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8464                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8464                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8464                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7291                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7291                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7291                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    163016525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    163016525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    163016525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    163016525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    163016525                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    163016525                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22358.596215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22358.596215                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22358.596215                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22358.596215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22358.596215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22358.596215                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973158                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999484942                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154062.375000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973158                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1584633                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1584633                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1584633                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1584633                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1584633                       # number of overall hits
system.cpu1.icache.overall_hits::total        1584633                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1300531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1300531                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1584651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1584651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1584651                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1584651                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1584651                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1584651                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3980                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153136504                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4236                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36151.204910                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.674495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.325505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1078874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1078874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726448                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726448                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1805322                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1805322                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1805322                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1805322                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10268                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10268                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10268                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    288566156                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    288566156                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    288566156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    288566156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    288566156                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    288566156                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1089142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1089142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726448                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1815590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1815590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1815590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1815590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009428                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28103.443319                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28103.443319                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28103.443319                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28103.443319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28103.443319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28103.443319                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1195                       # number of writebacks
system.cpu1.dcache.writebacks::total             1195                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6288                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6288                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6288                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3980                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3980                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     41451502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     41451502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     41451502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     41451502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     41451502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     41451502                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10414.950251                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10414.950251                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10414.950251                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10414.950251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10414.950251                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10414.950251                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
