
*** Running vivado
    with args -log synth_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source synth_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source synth_top.tcl -notrace
Command: synth_design -top synth_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 948.168 ; gain = 136.520 ; free physical = 331 ; free virtual = 6971
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synth_top' [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/new/synth_top.v:6]
INFO: [Synth 8-638] synthesizing module 'oscillator' [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/imports/new/oscillator.v:6]
INFO: [Synth 8-256] done synthesizing module 'oscillator' (1#1) [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/imports/new/oscillator.v:6]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/imports/new/i2s_tx.v:28]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (2#1) [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/imports/new/i2s_tx.v:28]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/new/clk_div.v:5]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 57.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 14 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (3#1) [/opt/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:16119]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 6 given [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/new/clk_div.v:47]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (4#1) [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/new/clk_div.v:5]
INFO: [Synth 8-256] done synthesizing module 'synth_top' (5#1) [/home/julian3/Vivado/Synth/Synth.srcs/sources_1/new/synth_top.v:6]
WARNING: [Synth 8-3917] design synth_top has port dp driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port seg[6] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port seg[5] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port SD_2518 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 983.457 ; gain = 171.809 ; free physical = 294 ; free virtual = 6934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 983.457 ; gain = 171.809 ; free physical = 294 ; free virtual = 6934
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/julian3/Vivado/Synth/Synth.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [/home/julian3/Vivado/Synth/Synth.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1250.480 ; gain = 0.000 ; free physical = 157 ; free virtual = 6743
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 159 ; free virtual = 6740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 159 ; free virtual = 6740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 159 ; free virtual = 6740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 158 ; free virtual = 6739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module oscillator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 158 ; free virtual = 6739
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design synth_top has port dp driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port seg[6] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port seg[5] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design synth_top has port SD_2518 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 158 ; free virtual = 6739
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.484 ; gain = 438.836 ; free physical = 158 ; free virtual = 6739

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Osc1/sawtooth_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[8] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[9] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[10] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[11] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[12] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\sclkdiv/mclk_count_reg[13] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[0] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[1] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[2] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[3] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[4] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\Osc1/sawtooth_reg[5] ) is unused and will be removed from module synth_top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.488 ; gain = 438.840 ; free physical = 155 ; free virtual = 6736
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.488 ; gain = 438.840 ; free physical = 155 ; free virtual = 6736

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1250.488 ; gain = 438.840 ; free physical = 155 ; free virtual = 6736
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1250.488 ; gain = 438.840 ; free physical = 122 ; free virtual = 6703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1250.488 ; gain = 438.840 ; free physical = 121 ; free virtual = 6702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[5] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[4] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[3] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[2] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[1] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/left_reg[0] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[5] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[4] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[3] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[2] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[1] ) is unused and will be removed from module synth_top.
WARNING: [Synth 8-3332] Sequential element (\i2stx/right_reg[0] ) is unused and will be removed from module synth_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |     5|
|3     |LUT1        |    19|
|4     |LUT2        |     3|
|5     |LUT3        |    21|
|6     |LUT4        |     1|
|7     |LUT5        |     2|
|8     |LUT6        |    13|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |     5|
|11    |FDRE        |    46|
|12    |IBUF        |    22|
|13    |OBUF        |    33|
+------+------------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   172|
|2     |  Osc1    |oscillator |    24|
|3     |  i2stx   |i2s_tx     |    72|
|4     |  sclkdiv |clk_div    |    20|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1269.512 ; gain = 74.316 ; free physical = 144 ; free virtual = 6685
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.512 ; gain = 457.863 ; free physical = 144 ; free virtual = 6685
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.516 ; gain = 349.348 ; free physical = 143 ; free virtual = 6683
report_utilization: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1301.531 ; gain = 0.000 ; free physical = 141 ; free virtual = 6681
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 14:18:35 2016...
