$comment
	File created using the following command:
		vcd file ffulladd_clg.msim.vcd -direction
$end
$date
	Sun Jun 08 13:12:36 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ffulladd_clg_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 cout~output_o $end
$var wire 1 1 s[0]~output_o $end
$var wire 1 2 s[1]~output_o $end
$var wire 1 3 s[2]~output_o $end
$var wire 1 4 s[3]~output_o $end
$var wire 1 5 a[1]~input_o $end
$var wire 1 6 b[1]~input_o $end
$var wire 1 7 b[0]~input_o $end
$var wire 1 8 a[0]~input_o $end
$var wire 1 9 cin~input_o $end
$var wire 1 : clg0|cout~0_combout $end
$var wire 1 ; clg0|cout~1_combout $end
$var wire 1 < a[2]~input_o $end
$var wire 1 = b[2]~input_o $end
$var wire 1 > clg0|cout~2_combout $end
$var wire 1 ? b[3]~input_o $end
$var wire 1 @ a[3]~input_o $end
$var wire 1 A clg0|cout~3_combout $end
$var wire 1 B f0|s~0_combout $end
$var wire 1 C f1|s~combout $end
$var wire 1 D f1|p~combout $end
$var wire 1 E clg0|c1~0_combout $end
$var wire 1 F clg0|c1~1_combout $end
$var wire 1 G f2|s~combout $end
$var wire 1 H clg0|c2~1_combout $end
$var wire 1 I clg0|c2~0_combout $end
$var wire 1 J f3|s~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
$end
#10000
b1000 !
b1000 "
1?
1@
0)
1A
10
1$
#20000
b0 !
b0 "
0?
0@
1)
0A
00
0$
#1000000
