Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3000418f0f78408a921f755dd028cac7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cfg_tb_spi_to_serial_behav xil_defaultlib.cfg_tb_spi_to_serial xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture ibufg_v of entity unisim.IBUFG [\IBUFG(1,9)(1,1)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=50.0...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=50....]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(g_clks_per_bit=868)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TRANSMITTER [\UART_TRANSMITTER(g_clks_per_bit...]
Compiling architecture rtl of entity xil_defaultlib.SPI_Master [spi_master_default]
Compiling architecture rtl of entity xil_defaultlib.SPI_Master_With_Single_CS [\SPI_Master_With_Single_CS(cs_in...]
Compiling architecture rtl of entity xil_defaultlib.spi_to_serial [spi_to_serial_default]
Compiling architecture tb of entity xil_defaultlib.tb_spi_to_serial [tb_spi_to_serial]
Built simulation snapshot cfg_tb_spi_to_serial_behav
