//GIC configuration:
void config_GIC(void) {
    // you need to change the interrupt configuration based on what you need
    // KEYBOARD: 78
    config_interrupt (73, 1); // configure the FPGA KEYs interrupt (73)
    // Set Interrupt Priority Mask Register (ICCPMR). Enable interrupts of all
    // priorities
    *((int *) 0xFFFEC104) = 0xFFFF;
    // Set CPU Interface Control Register (ICCICR). Enable signaling of
    // interrupts
    *((int *) 0xFFFEC100) = 1;
    // Configure the Distributor Control Register (ICDDCR) to send pending
    // interrupts to CPUs
    *((int *) 0xFFFED000) = 1;
}

/*
* Configure Set Enable Registers (ICDISERn) and Interrupt Processor Target
* Registers (ICDIPTRn). The default (reset) values are used for other registers
* in the GIC.
*/
void config_interrupt(int N, int CPU_target) {
    int reg_offset, index, value, address;
        /* Configure the Interrupt Set-Enable Registers (ICDISERn).
        * reg_offset = (integer_div(N / 32) * 4
        * value = 1 << (N mod 32) */
    reg_offset = (N >> 3) & 0xFFFFFFFC;
    index = N & 0x1F;
    value = 0x1 << index;
    address = 0xFFFED100 + reg_offset;
        /* Now that we know the register address and value, set the appropriate bit */
        *(int *)address |= value;
        /* Configure the Interrupt Processor Targets Register (ICDIPTRn)
        * reg_offset = integer_div(N / 4) * 4
        * index = N mod 4 */
    reg_offset = (N & 0xFFFFFFFC);
    index = N & 0x3;
    address = 0xFFFED800 + reg_offset + index;
        /* Now that we know the register address and value, write to (only) the
        * appropriate byte */
    *(char *)address = (char)CPU_target;
}
