register
registers
smt
deallocation
fsr
threads
pasr
renaming
file
thread
opcode
instruction
mask
r21
r20
applu
contexts
hydro2d
instructions
files
tomcatv
dead
radix
swim
architectural
physical
opcodes
264
addl
multithreading
hardware
compiler
deallocated
ldl
multithreaded
water
352
idle
cache
deallocate
cdi
fft
processor
nsquared
r24
isa
multiflow
freed
deallocating
promptly
lu
0x1
r25
free
cycles
superscalar
simultaneous
mechanisms
retired
processors
terminated
21264
hierarchy
active
hierarchies
288
r12
redefined
stl
utilization
organization
redefinition
lifetimes
retirement
speedups
fp
allocated
tera
operand
smallregsregsregsregs50
addr3
threads1
operating
0150
bit
fetch
operands
suif
frees
redstone
retires
gaudiot
r22
saved
alpha
bold
addr1
mean1
pool
parallelism
instrs
r10000
predictor
deallocates
resident
permitting
latencies
spec
executing
pressure
cycle
shared
sharing
tlbs
caches
allocation
dec
lda
retire
timesteps
squashed
branch
tullsen
eggers
sigarch
stalling
partitioned
mudge
microarchitecture
sohi
os
joshua
inefficiencies
splash
levy
map
gonzalez
trevor
commits
entries
256
molecules
schemes
p1
susan
executables
luc
dynamically
henry
exposing
bar
invalidated
dean
pipeline
scheduling
die
outperformed
throughput
bottlenecks
stalls
kiyohara
addr4
promptness
0x1000
0hydro2dregsregsregsregs50
64x64x64
r31
warmed
288352
ttas
recouped
0swimregsregsregsregs100
0swim
regsregsregsregs50
bitregsregsregsregs100
capitanio
nuth
chulho
threadthreadthreadthreadrenaming
ldah
competed
0tomcatv
sprangle
fcmov
stt
interthread
threadthreadthreadthread
bothregsregsregsregs50
oehmke
relativelyregsregsregsregs50
dedicated
terminates
hybrid
severe
eight
news
speedup
conservatively
height
mapping
register deallocation
register file
free register
physical registers
free opcode
renaming hardware
register files
free mask
last use
an smt
register bit
applu hydro2d
the register
smt processor
architectural registers
last uses
physical register
register renaming
dead registers
the renaming
tomcatv fft
idle contexts
lu radix
hydro2d swim
radix water
smt register
of registers
registers to
registers are
swim tomcatv
fft lu
opcode mask
a register
registers in
smaller register
active threads
architectural register
water n
simultaneous multithreading
s physical
registers were
large register
the compiler
264 registers
terminated thread
dead register
small register
be deallocated
the free
map table
registers for
operating system
water nsquared
with register
execution cycles
deallocating registers
addl r20
352 registers
directed register
deallocation schemes
r20 r21
saved map
thread contexts
the terminated
the hardware
new thread
instruction overhead
cache hierarchy
of order
and free
renaming registers
no registers
register use
deallocation for
fully shared
hardware context
thread s
8 threads
order processor
file management
hardware contexts
bold entries
register values
of dead
s register
thread terminates
4 threads
simultaneous multithreaded
of register
small cache
register and
order processors
smaller cache
thread are
cache hierarchies
use information
register s
registers and
context smt
addl r21
register mask
r24 addl
registers should
pasr by
hardware register
ldl r20
when registers
fp applu
active contexts
over pasr
multiple thread
for 264
renaming register
an fsr
registers allocated
r21 0x1
hierarchy 288
a pasr
fsr register
with 352
register utilization
r21 stl
0x1 r21
r21 r24
threads fsr
and pasr
ldl addl
mask instruction
pasr for
the instruction
file sizes
for register
the processor
out of
the operating
per thread
processor with
a thread
file is
registers more
the smt
0150 0
register state
the cdi
low register
that register
the architectural
registers only
larger register
register mapping
and radix
its architectural
register lifetimes
smt processors
file design
software directed
multiple threads
to deallocate
registers because
partitioned register
integer fp
register pressure
memory hierarchy
03 0
compiler to
of free
renaming and
to idle
register usage
multiple register
among threads
opcode and
shared register
of physical
hardware to
file to
contexts and
all physical
their last
multithreaded architectures
files can
free list
multithreaded architecture
the isa
processors with
register is
new instructions
be freed
the saved
multithreaded programs
all contexts
register allocation
the registers
and renaming
execution time
each cycle
mask is
registers can
file size
wide issue
free register bit
an smt processor
hydro2d swim tomcatv
lu radix water
tomcatv fft lu
fft lu radix
swim tomcatv fft
applu hydro2d swim
the renaming hardware
smaller register files
the register file
s physical registers
out of order
number of registers
free opcode mask
smt register file
small register files
last use information
radix water n
of dead registers
of free register
the free register
use information to
registers to the
last use of
the last use
processors with register
the terminated thread
register file management
register renaming hardware
directed register deallocation
radix water nsquared
thread s physical
register deallocation schemes
addl r20 r21
of physical registers
large register files
register file sizes
of order processor
of a register
of order processors
physical registers are
the operating system
register file to
a register file
ldl addl r20
techniques that increase
renaming hardware to
and free mask
identify the last
no registers were
r20 r21 r24
hardware register deallocation
register files can
free register mask
free mask instruction
free register and
the register deallocation
compiler directed register
allocated to idle
addl r21 0x1
last uses in
physical registers for
an smt register
r21 0x1 r21
for free opcode
registers allocated to
multiple thread contexts
r21 r24 addl
fsr register file
0x1 r21 stl
free opcode and
registers should be
all physical registers
r24 addl r21
cache hierarchy 288
physical registers should
a thread terminates
register deallocation for
the saved map
small cache hierarchy
register and free
physical register allocation
of the register
to the free
can be deallocated
of an smt
registers in an
register file design
register files for
large register file
in an smt
registers were available
information to the
numbers of threads
the free list
number of dead
register file is
mechanisms that allow
a new thread
register file in
physical registers to
the compiler to
registers can be
to the hardware
they are redefined
threads bold entries
n large cache
bold entries are
state register file
architectural register to
register usage free
like a partitioned
where no registers
allow the operating
compiler can identify
for register deallocation
water n applu
free mask is
deallocating registers in
a register s
last use has
support for deallocating
mean1 03 0
water nsquared mean
mask free register
the free mask
hydro2d tomcatv and
new map table
and free register
large cache hierarchy
using register renaming
registers number of
second or both
in applu hydro2d
smaller cache hierarchies
map table is
processor using register
or both operands
outperformed pasr by
benefit any out
file management techniques
to insufficient registers
would free the
those where no
terminated thread s
are last uses
fsr and pasr
registers because it
10 of execution
operands are last
registers integer fp
register deallocation should
could be deallocated
larger register files
every cycle by
register bit for
register deallocation by
files can achieve
register deallocation 1
water nsquared mean1
processor with 352
addr3 r21 ldl
executing 8 threads
ldl r20 addr1
registers are shared
nsquared mean applu
with 352 registers
physical register deallocation
context deallocation instruction
addr1 r22 ldl
of threads1 03
on small register
03 0 normalized
new instructions or
applications with low
entries are those
with an fsr
for dead register
mask instruction at
effective register use
thread terminates the
an 8 context
performance of free
physical registers could
free register opcode
with low register
deallocation for a
register mask free
more effective register
an fsr register
0150 0 execution
register values by
the architectural register
and renaming register
of register deallocation
registers in idle
fp applu hydro2d
the isa defined
4 threads are
