SCHM0103

HEADER
{
 FREEID 1022
 VARIABLES
 {
  #ARCHITECTURE="contador"
  #BLOCKTABLE_FILE="#LARC.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="contador"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="LARC-EPUSP"
  CREATIONDATE="20/11/2008"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="D(NB - 1:0)"
    #SYMBOL="BusInput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (480,480)
   ORIENTATION 3
   VERTEXES ( (2,796) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (260,462,409,497)
   ALIGN 6
   MARGINS (1,1)
   PARENT 15
   ORIENTATION 3
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #DECLARATION="(NB - 1:0)"
    #LIBRARY="#terminals"
    #REFERENCE="Q(NB - 1:0)"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1720,480)
   VERTEXES ( (2,157) )
  }
  TEXT  21, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1792,463,1943,498)
   ALIGN 4
   MARGINS (1,1)
   PARENT 20
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="C"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (480,720)
   VERTEXES ( (2,828) )
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (386,703,409,738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 25
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="R"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (480,780)
   VERTEXES ( (2,852) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (386,763,409,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 30
  }
  INSTANCE  35, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="LC"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (460,580)
   VERTEXES ( (2,798) )
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (350,563,389,598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 35
  }
  INSTANCE  40, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="UD"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (460,940)
   VERTEXES ( (2,862) )
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (345,923,389,958)
   ALIGN 6
   MARGINS (1,1)
   PARENT 40
  }
  INSTANCE  45, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="Z"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1880,920)
   VERTEXES ( (2,903) )
  }
  TEXT  46, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,903,1972,938)
   ALIGN 4
   MARGINS (1,1)
   PARENT 45
  }
  INSTANCE  50, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="U"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (1880,1000)
   VERTEXES ( (2,905) )
  }
  TEXT  51, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1952,983,1975,1018)
   ALIGN 4
   MARGINS (1,1)
   PARENT 50
  }
  GENERIC  55, 0, 0
  {
   LABEL "Generic_1"
   TEXT "NB: integer := 8"
   RECT (260,240,640,360)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  56, 0, 0
  {
   LABEL "Generic_2"
   TEXT "Tsetup: time := 2 ns"
   RECT (680,240,1060,360)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  57, 0, 0
  {
   LABEL "Generic_3"
   TEXT "Tcarga: time := 5 ns"
   RECT (1100,240,1480,360)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  58, 0, 0
  {
   LABEL "Generic_4"
   TEXT "Tcount: time := 3 ns"
   RECT (1520,240,1900,360)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  PROCESS  60, 0, 0
  {
   LABEL "count"
   TEXT 
"count :\n"+
"process (C, R)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"begin \n"+
"\tif R = '1' then\n"+
"\t\tQi <= (others => '0') after Tcarga; -- Reset do contador\n"+
"\telsif c'event and c = '1' then\t-- Atua na borda de subida\n"+
"\t\t\n"+
"\t\tcase LC is\n"+
"\t\t\twhen '0' => -- Carrega\n"+
"\t\t\t\tif D'last_event < Tsetup then -- Violação de Set-up time\n"+
"\t\t\t\t\tQi <= (others => 'X') after Tcarga;\n"+
"\t\t\t\telse\n"+
"\t\t\t\t\tQi <= D after Tcarga;\n"+
"\t\t\t\tend if;\n"+
"\t\t\twhen '1' => -- Conta\n"+
"\t\t\t\tcase UD is\n"+
"\t\t\t\t\twhen '0' => -- Conta para cima\n"+
"\t\t\t\t\t\tQi <= (Qi + 1) after Tcount;\n"+
"\t\t\t\t\twhen '1' => -- Conta para baixo\n"+
"\t\t\t\t\t\tQi <= (Qi - 1) after Tcount;\n"+
"\t\t\t\t\twhen others => -- Situação de erro\n"+
"\t\t\t\t\t\tQi <= Qi;\n"+
"\t\t\t\tend case;\n"+
"\t\t\twhen others => -- Situação de eroo\n"+
"\t\t\t\tQi <= Qi;\n"+
"\t\tend case;\n"+
"\tend if;\t\n"+
"end process;"
   RECT (580,400,800,1020)
   ALIGN 5
   MARGINS (20,20)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  797, 799, 807, 827, 851, 861 )
   VARIABLES
   {
    #DIRECTION_LIST="797 799 827 851 861 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  827, 851 )
  }
  NET BUS  77, 0, 0
  NET WIRE  85, 0, 0
  NET WIRE  93, 0, 0
  NET WIRE  97, 0, 0
  VHDLDESIGNUNITHDR  121, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.std_logic_arith.all;\n"+
"use IEEE.std_logic_signed.all;"
   RECT (1480,620,1980,820)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  151, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT "Q <= Qi;"
   RECT (1280,420,1480,540)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  156, 806 )
  }
  VTX  156, 0, 0
  {
   COORD (1480,480)
  }
  VTX  157, 0, 0
  {
   COORD (1720,480)
  }
  NET BUS  158, 0, 0
  BUS  159, 0, 0
  {
   NET 158
   VTX 156, 157
  }
  NET BUS  160, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(NB - 1:0)"
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Qi(NB - 1:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
  TEXT  161, 0, 0
  {
   TEXT "$#NAME"
   RECT (872,450,1002,479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 819
  }
  SIGNALASSIGN  225, 0, 0
  {
   LABEL "SignalAssignments_2"
   TEXT 
"Z <= '1' after  Tcount when Qi = Zero else\n"+
"\t\t\t'0' after Tcount;\n"+
"U <= '1' after Tcount when Qi = TudoUm   else\n"+
"\t\t\t'0' after Tcount;\n"+
""
   RECT (920,860,1820,1040)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  901, 902, 904, 906 )
  }
  VTX  796, 0, 0
  {
   COORD (480,480)
  }
  VTX  797, 0, 0
  {
   COORD (580,480)
  }
  VTX  798, 0, 0
  {
   COORD (460,580)
  }
  VTX  799, 0, 0
  {
   COORD (580,580)
  }
  VTX  806, 0, 0
  {
   COORD (1280,480)
  }
  VTX  807, 0, 0
  {
   COORD (800,480)
  }
  BUS  808, 0, 0
  {
   NET 77
   VTX 796, 797
  }
  WIRE  809, 0, 0
  {
   NET 85
   VTX 798, 799
  }
  VTX  814, 0, 0
  {
   COORD (1060,480)
  }
  BUS  818, 0, 0
  {
   NET 160
   VTX 806, 814
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  819, 0, 0
  {
   NET 160
   VTX 814, 807
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  827, 0, 0
  {
   COORD (580,720)
  }
  VTX  828, 0, 0
  {
   COORD (480,720)
  }
  WIRE  829, 0, 0
  {
   NET 93
   VTX 827, 828
  }
  VTX  851, 0, 0
  {
   COORD (580,780)
  }
  VTX  852, 0, 0
  {
   COORD (480,780)
  }
  WIRE  853, 0, 0
  {
   NET 97
   VTX 851, 852
  }
  VTX  861, 0, 0
  {
   COORD (580,940)
  }
  VTX  862, 0, 0
  {
   COORD (460,940)
  }
  VTX  864, 0, 0
  {
   COORD (500,940)
  }
  WIRE  868, 0, 0
  {
   NET 870
   VTX 861, 864
  }
  WIRE  869, 0, 0
  {
   NET 870
   VTX 864, 862
  }
  NET WIRE  870, 0, 0
  NET WIRE  877, 0, 0
  NET WIRE  881, 0, 0
  VTX  901, 0, 0
  {
   COORD (1060,860)
  }
  VTX  902, 0, 0
  {
   COORD (1060,1040)
  }
  VTX  903, 0, 0
  {
   COORD (1880,920)
  }
  VTX  904, 0, 0
  {
   COORD (1820,920)
  }
  VTX  905, 0, 0
  {
   COORD (1880,1000)
  }
  VTX  906, 0, 0
  {
   COORD (1820,1000)
  }
  BUS  907, 0, 0
  {
   NET 160
   VTX 814, 901
  }
  VTX  908, 0, 0
  {
   COORD (500,1160)
  }
  WIRE  909, 0, 0
  {
   NET 870
   VTX 864, 908
  }
  VTX  910, 0, 0
  {
   COORD (1060,1160)
  }
  WIRE  911, 0, 0
  {
   NET 870
   VTX 908, 910
  }
  WIRE  912, 0, 0
  {
   NET 870
   VTX 910, 902
  }
  WIRE  913, 0, 0
  {
   NET 877
   VTX 903, 904
  }
  WIRE  914, 0, 0
  {
   NET 881
   VTX 905, 906
  }
  ARCHITECTUREDECLARATIONS  929, 0, 0
  {
   LABEL "Architecture declarations"
   TEXT 
"constant Zero: std_logic_vector(NB - 1 downto 0) := (others => '0');\n"+
"constant TudoUm : std_logic_vector(NB - 1 downto 0) := (others => '1');"
   RECT (200,1200,1100,1320)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1282849448"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  1004, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Data:"
   RECT (1180,1384,1253,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1005, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1310,1393,1448,1428)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  TEXT  1006, 0, 0
  {
   PAGEALIGN 10
   TEXT "Titulo:"
   RECT (1179,1444,1268,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1007, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1453,1407,1488)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
  }
  LINE  1008, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (1170,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  1009, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  1010, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  1011, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1380), (1300,1500) )
  }
  LINE  1012, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1260), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  1013, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1260) )
   FILL (1,(0,0,0),0)
  }
  LINE  1014, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1170,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1015, 0, 0
  {
   PAGEALIGN 10
   TEXT "PCS-2307: Organização de Computadores"
   RECT (1420,1300,1986,1335)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  1016, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1400,1260), (1400,1380) )
  }
  LINE  1017, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1860,1380), (1860,1440) )
  }
  TEXT  1018, 0, 0
  {
   PAGEALIGN 10
   TEXT "Pagina:"
   RECT (1718,1384,1822,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1019, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT"
   RECT (1876,1382,1998,1442)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  1020, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1700,1380), (1700,1440) )
  }
  LINKBMPPICT  1021, 0, 0
  {
   FILENAME ".\\..\\..\\..\\DAT\\#LARC.bmp"
   RECT (1180,1280,1380,1360)
  }
 }
 
}

