vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/Full_Adder_VHDL.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/db/Full_Adder_VHDL.cbx.xml
design_name = hard_block
design_name = Full_Adder_VHDL
instance = comp, \Sum~output\, Sum~output, Full_Adder_VHDL, 1
instance = comp, \Cout~output\, Cout~output, Full_Adder_VHDL, 1
instance = comp, \B~input\, B~input, Full_Adder_VHDL, 1
instance = comp, \A~input\, A~input, Full_Adder_VHDL, 1
instance = comp, \Cin~input\, Cin~input, Full_Adder_VHDL, 1
instance = comp, \Sum~0\, Sum~0, Full_Adder_VHDL, 1
instance = comp, \Cout~0\, Cout~0, Full_Adder_VHDL, 1
