

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ed571f9300f8f30179105ef9c117947b  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=Scan.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Scan "
Parsing file _cuobjdump_complete_output_5pal9J
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: Scan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: Scan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: Scan.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: Scan.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i : hostFun 0x0x4065b0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIfLi256EET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIdLi256EET_S0_PVS0_" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIfLi256EET_S0_PVS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIfLi256EET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIfLi256EET_S0_PVS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIdLi256EET_S0_PVS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIdLi256EET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIdLi256EET_S0_PVS0_'.
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x490 (_1.ptx:274) @%p2 bra $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:302) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x528 (_1.ptx:296) @%p3 bra $Lt_2_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:297) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x530 (_1.ptx:297) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (_1.ptx:302) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x580 (_1.ptx:311) @%p4 bra $Lt_2_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (_1.ptx:319) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5c0 (_1.ptx:322) @%p5 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_1.ptx:329) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x600 (_1.ptx:332) @%p6 bra $Lt_2_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c8 (_1.ptx:364) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6d8 (_1.ptx:366) @%p7 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x710 (_1.ptx:376) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIfLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x730 (_1.ptx:393) @!%p1 bra $Lt_3_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:405) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x760 (_1.ptx:400) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:405) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x940 (_1.ptx:483) @!%p1 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x970 (_1.ptx:492) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_79804_31_non_const_s_seed" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:526) @%p1 bra $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:536) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa58 (_1.ptx:542) @%p3 bra $Lt_4_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (_1.ptx:687) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xae0 (_1.ptx:561) @!%p5 bra $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:577) add.f32 %f6, %f3, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb10 (_1.ptx:568) bra.uni $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb38 (_1.ptx:577) add.f32 %f6, %f3, %f2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd28 (_1.ptx:665) @!%p5 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd58 (_1.ptx:674) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd60 (_1.ptx:675) @!%p4 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:680) add.s32 %r13, %r13, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd88 (_1.ptx:684) @%p6 bra $Lt_4_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd90 (_1.ptx:687) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe38 (_1.ptx:724) @%p2 bra $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:752) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xed0 (_1.ptx:746) @%p3 bra $Lt_5_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed8 (_1.ptx:747) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xed8 (_1.ptx:747) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:752) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf28 (_1.ptx:761) @%p4 bra $Lt_5_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf50 (_1.ptx:769) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf68 (_1.ptx:772) @%p5 bra $Lt_5_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (_1.ptx:779) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xfa8 (_1.ptx:782) @%p6 bra $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1070 (_1.ptx:814) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1080 (_1.ptx:816) @%p7 bra $Lt_5_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_1.ptx:826) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIdLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10d8 (_1.ptx:843) @!%p1 bra $Lt_6_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:855) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1108 (_1.ptx:850) bra.uni $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:855) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12e8 (_1.ptx:933) @!%p1 bra $Lt_6_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1318 (_1.ptx:942) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_79804_31_non_const_s_seed" from 0x0 to 0x8 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1398 (_1.ptx:976) @%p1 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d0 (_1.ptx:986) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1400 (_1.ptx:992) @%p3 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1748 (_1.ptx:1139) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1488 (_1.ptx:1011) @!%p5 bra $Lt_7_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1028) add.f64 %fd6, %fd3, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1019) bra.uni $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1028) add.f64 %fd6, %fd3, %fd2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x16d8 (_1.ptx:1116) @!%p5 bra $Lt_7_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1710 (_1.ptx:1126) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1718 (_1.ptx:1127) @!%p4 bra $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_1.ptx:1132) add.s32 %r13, %r13, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1740 (_1.ptx:1136) @%p6 bra $Lt_7_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1748 (_1.ptx:1139) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_i6WPOT"
Running: cat _ptx_i6WPOT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eXGUv4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eXGUv4 --output-file  /dev/null 2> _ptx_i6WPOTinfo"
GPGPU-Sim PTX: Kernel '_Z11bottom_scanId7double4Li256EEvPKT_PS1_S3_i' : regs=18, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIdLi256EEvPT_i' : regs=8, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_i' : regs=17, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i' : regs=12, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIfLi256EEvPT_i' : regs=6, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_i' : regs=12, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_i6WPOT _ptx2_eXGUv4 _ptx_i6WPOTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIdLi256EEvPT_i : hostFun 0x0x406550, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_i : hostFun 0x0x4064d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i : hostFun 0x0x406440, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIfLi256EEvPT_i : hostFun 0x0x4063e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_i : hostFun 0x0x406360, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test
Initializing host memory.
Copying data to device.
event update
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
Running benchmark with size 262144
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x406360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceIfLi256EEvPKT_PS0_i' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel '_Z6reduceIfLi256EEvPKT_PS0_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:20:01 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(60,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(51,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 392000 (ipc=196.0) sim_rate=39200 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:20:08 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(33,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(32,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 755744 (ipc=251.9) sim_rate=68704 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:20:09 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1124512 (ipc=249.9) sim_rate=93709 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:20:10 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(52,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(60,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(62,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1491776 (ipc=248.6) sim_rate=114752 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:20:11 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1881696 (ipc=250.9) sim_rate=134406 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:20:12 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2301472 (ipc=255.7) sim_rate=153431 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:20:13 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(50,0,0) tid=(84,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(57,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9515,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9531,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9533,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9535,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9537,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9539,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9541,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9555,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9557,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9559,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9561,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9604,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9608,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9635,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9638,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9641,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9646,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9653,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9656,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9674,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9692,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9699,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9706,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9709,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9716,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9723,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9726,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9732,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9735,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9736,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9742,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9752,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9764,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9767,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9772,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9775,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9779,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9784,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9787,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9793,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9805,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9826,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9831,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9833,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9860,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9869,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9969,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10055,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10081,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10085,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10093,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10144,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10155,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10173,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10200,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10220,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10223,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10295,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10299,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6reduceIfLi256EEvPKT_PS0_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6reduceIfLi256EEvPKT_PS0_i' finished on shader 1.
kernel_name = _Z6reduceIfLi256EEvPKT_PS0_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 10357
gpu_sim_insn = 2541888
gpu_ipc =     245.4270
gpu_tot_sim_cycle = 10357
gpu_tot_sim_insn = 2541888
gpu_tot_ipc =     245.4270
gpu_tot_issued_cta = 64
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 37741
gpu_total_sim_rate=169459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49920
	L1I_total_cache_misses = 1609
	L1I_total_cache_miss_rate = 0.0322
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5252
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5365
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5361
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5249
	L1D_cache_core[5]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8256
	L1D_total_cache_misses = 8256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21227
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 1088
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 918
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21227
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 608
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48311
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1609
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 
gpgpu_n_tot_thrd_icount = 2600960
gpgpu_n_tot_w_icount = 81280
gpgpu_n_stall_shd_mem = 22145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 90176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 918
gpgpu_stall_shd_mem[c_mem][bk_conf] = 918
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13243	W0_Idle:48616	W0_Scoreboard:154567	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 16320 {136:120,}
maxmrqlatency = 212 
maxdqlatency = 0 
maxmflatency = 681 
averagemflatency = 334 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 10356 
mrq_lat_table:5255 	215 	262 	612 	1024 	613 	218 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67 	8037 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8007 	75 	95 	158 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1141 	5043 	1996 	27 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6         2         4         4         4         3         3         3         4         4         4         3         4         5         5 
dram[1]:         4         6         3         4         3         6         3         4         4         4         4         3         4         3         4         4 
dram[2]:         3         4         4         2         4         5         3         3         3         3         4         4         4         4         4         5 
dram[3]:         6         4         4         3         4         6         4         4         3         4         3         3         3         4         4         4 
dram[4]:         5         4         2         4         4         4         3         3         3         4         5         4         4         4         5         4 
dram[5]:         4         5         3         4         4         6         4         4         4         3         4         3         4         3         4         4 
maximum service time to same row:
dram[0]:      2024      2197      2253      2113      1969      1975      1932      1951      1946      1979      1991      1982      1963      2060      1919      1926 
dram[1]:      1991      2212      1944      1954      2032      1976      1987      1984      1960      1950      2140      2007      1947      1979      1926      1935 
dram[2]:      2004      2041      2072      2060      1996      1954      2042      1941      1950      1969      1979      2310      1988      1940      1924      1951 
dram[3]:      1769      2009      1957      1968      1966      2216      2051      1947      1996      2001      1962      2069      1951      1941      1922      1932 
dram[4]:      1297      2344      1956      2194      2125      2040      1928      1950      1978      1972      1991      2112      2097      1944      1940      1935 
dram[5]:      1647      2018      1960      1997      2078      2056      2057      2034      1956      2096      2010      2219      2038      1938      1929      1934 
average row accesses per activate:
dram[0]:  2.708333  1.571429  1.391304  1.684211  1.804878  1.804878  1.548387  1.523810  1.684211  1.500000  1.882353  1.548387  1.523810  1.600000  1.959184  1.684211 
dram[1]:  2.285714  2.600000  1.523810  2.000000  1.574468  1.897436  1.684211  1.920000  1.371429  1.684211  1.600000  1.573771  1.846154  1.352113  1.523810  1.627119 
dram[2]:  1.600000  2.461539  1.600000  1.306122  1.804878  1.767442  1.476923  1.600000  1.476923  1.777778  1.548387  1.811321  1.548387  1.600000  1.548387  1.959184 
dram[3]:  3.095238  2.461539  2.000000  1.600000  1.761905  1.461538  1.920000  1.655172  1.684211  1.411765  1.655172  1.500000  1.352113  1.777778  1.548387  1.548387 
dram[4]:  2.444444  1.454545  1.391304  1.600000  1.850000  1.688889  1.573771  1.371429  1.777778  1.523810  1.962963  1.573771  1.523810  1.523810  1.846154  1.655172 
dram[5]:  2.275862  2.461539  1.641026  1.882353  1.681818  1.900000  1.684211  1.846154  1.352113  1.745455  1.523810  1.523810  1.811321  1.371429  1.432836  1.745455 
average row locality = 8211/4940 = 1.662146
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        64        65        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        65        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        98        96        96        96        96        96 
dram[5]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8203
bank skew: 98/64 = 1.53
chip skew: 1370/1365 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        369       334       326       345       317       337       330       356       322       353       324       353       326       359       342       372
dram[1]:        339       308       350       322       354       327       363       333       364       331       357       332       366       336       365       336
dram[2]:        310       335       308       345       316       353       321       368       321       360       323       352       321       371       326       358
dram[3]:        337       315       367       324       368       326       372       327       372       328       376       338       377       335       379       338
dram[4]:        321       315       338       315       349       315       343       323       347       319       410       322       348       321       350       325
dram[5]:        290       306       304       310       306       302       311       308       310       307       311       308       304       309       314       309
maximum mf latency per bank:
dram[0]:        449       518       451       475       509       466       490       520       467       481       502       503       500       544       535       673
dram[1]:        424       392       490       391       541       403       503       448       502       469       530       521       504       412       526       417
dram[2]:        445       449       443       450       493       575       504       559       525       530       511       509       516       519       463       526
dram[3]:        490       416       571       428       567       428       604       421       636       433       597       502       599       490       681       484
dram[4]:        660       389       548       382       536       418       608       417       573       398       541       416       577       425       599       427
dram[5]:        357       359       379       407       361       405       400       375       368       383       368       390       343       407       394       393

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9310 n_act=821 n_pre=805 n_req=1367 n_rd=2734 n_write=0 bw_util=0.4
n_activity=9043 dram_eff=0.6047
bk0: 130a 12268i bk1: 132a 11713i bk2: 128a 11517i bk3: 128a 11861i bk4: 148a 11774i bk5: 148a 11629i bk6: 192a 10897i bk7: 192a 10403i bk8: 192a 11087i bk9: 192a 10708i bk10: 192a 11129i bk11: 192a 10638i bk12: 192a 10720i bk13: 192a 10585i bk14: 192a 10744i bk15: 192a 10137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54587
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9330 n_act=813 n_pre=797 n_req=1365 n_rd=2730 n_write=0 bw_util=0.3994
n_activity=9013 dram_eff=0.6058
bk0: 128a 12254i bk1: 130a 12449i bk2: 128a 11822i bk3: 128a 12251i bk4: 148a 11518i bk5: 148a 11883i bk6: 192a 10769i bk7: 192a 10882i bk8: 192a 10510i bk9: 192a 11104i bk10: 192a 10696i bk11: 192a 10817i bk12: 192a 10843i bk13: 192a 10240i bk14: 192a 10166i bk15: 192a 10459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.29612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9292 n_act=831 n_pre=815 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3997
n_activity=9059 dram_eff=0.6032
bk0: 128a 11940i bk1: 128a 12279i bk2: 128a 12126i bk3: 128a 11721i bk4: 148a 11881i bk5: 152a 11461i bk6: 192a 10608i bk7: 192a 10415i bk8: 192a 10901i bk9: 192a 11055i bk10: 192a 10866i bk11: 192a 10866i bk12: 192a 10685i bk13: 192a 10528i bk14: 192a 10656i bk15: 192a 10638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.37228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9318 n_act=817 n_pre=801 n_req=1367 n_rd=2734 n_write=0 bw_util=0.4
n_activity=9092 dram_eff=0.6014
bk0: 130a 12480i bk1: 128a 12361i bk2: 128a 12156i bk3: 128a 11885i bk4: 148a 11562i bk5: 152a 11371i bk6: 192a 10919i bk7: 192a 10927i bk8: 192a 11029i bk9: 192a 10625i bk10: 192a 10729i bk11: 192a 10537i bk12: 192a 10247i bk13: 192a 10699i bk14: 192a 10424i bk15: 192a 10156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.38939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9256 n_act=841 n_pre=825 n_req=1378 n_rd=2740 n_write=8 bw_util=0.402
n_activity=9312 dram_eff=0.5902
bk0: 132a 12454i bk1: 128a 11894i bk2: 128a 11711i bk3: 128a 12048i bk4: 148a 11826i bk5: 152a 11703i bk6: 192a 10770i bk7: 192a 10481i bk8: 192a 11150i bk9: 192a 10949i bk10: 196a 10979i bk11: 192a 10732i bk12: 192a 10783i bk13: 192a 10596i bk14: 192a 10660i bk15: 192a 10594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.14192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13670 n_nop=9314 n_act=818 n_pre=802 n_req=1368 n_rd=2736 n_write=0 bw_util=0.4003
n_activity=9068 dram_eff=0.6034
bk0: 132a 12344i bk1: 128a 12320i bk2: 128a 12167i bk3: 128a 12212i bk4: 148a 11842i bk5: 152a 11891i bk6: 192a 11146i bk7: 192a 11408i bk8: 192a 10855i bk9: 192a 11328i bk10: 192a 11020i bk11: 192a 10936i bk12: 192a 11133i bk13: 192a 10683i bk14: 192a 10518i bk15: 192a 10953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.65128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 105
L2_cache_bank[1]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 276
L2_cache_bank[2]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[3]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 241
L2_cache_bank[7]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 776, Miss = 686, Miss_rate = 0.884, Pending_hits = 12, Reservation_fails = 430
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 103
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8391
L2_total_cache_misses = 8203
L2_total_cache_miss_rate = 0.9776
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 1280
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 741
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.264

icnt_total_pkts_mem_to_simt=41669
icnt_total_pkts_simt_to_mem=8455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.131
	minimum = 6
	maximum = 82
Network latency average = 12.4701
	minimum = 6
	maximum = 75
Slowest packet = 358
Flit latency average = 12.3557
	minimum = 6
	maximum = 71
Slowest flit = 20858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0600131
	minimum = 0.0506904 (at node 0)
	maximum = 0.0749252 (at node 23)
Accepted packet rate average = 0.0600131
	minimum = 0.0506904 (at node 0)
	maximum = 0.0749252 (at node 23)
Injected flit rate average = 0.179245
	minimum = 0.0510766 (at node 0)
	maximum = 0.349908 (at node 23)
Accepted flit rate average= 0.179245
	minimum = 0.0658492 (at node 17)
	maximum = 0.313604 (at node 1)
Injected packet length average = 2.98677
Accepted packet length average = 2.98677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.131 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Network latency average = 12.4701 (1 samples)
	minimum = 6 (1 samples)
	maximum = 75 (1 samples)
Flit latency average = 12.3557 (1 samples)
	minimum = 6 (1 samples)
	maximum = 71 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0600131 (1 samples)
	minimum = 0.0506904 (1 samples)
	maximum = 0.0749252 (1 samples)
Accepted packet rate average = 0.0600131 (1 samples)
	minimum = 0.0506904 (1 samples)
	maximum = 0.0749252 (1 samples)
Injected flit rate average = 0.179245 (1 samples)
	minimum = 0.0510766 (1 samples)
	maximum = 0.349908 (1 samples)
Accepted flit rate average = 0.179245 (1 samples)
	minimum = 0.0658492 (1 samples)
	maximum = 0.313604 (1 samples)
Injected packet size average = 2.98677 (1 samples)
Accepted packet size average = 2.98677 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x4063e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17scan_single_blockIfLi256EEvPT_i' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 169459 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
kernel '_Z17scan_single_blockIfLi256EEvPT_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17scan_single_blockIfLi256EEvPT_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10357)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1682,10357), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17scan_single_blockIfLi256EEvPT_i').
GPGPU-Sim uArch: GPU detected kernel '_Z17scan_single_blockIfLi256EEvPT_i' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x406440 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11bottom_scanIf6float4Li256EEvPKT_PS1_S3_i' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
kernel_name = _Z17scan_single_blockIfLi256EEvPT_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1683
gpu_sim_insn = 17152
gpu_ipc =      10.1913
gpu_tot_sim_cycle = 12040
gpu_tot_sim_insn = 2559040
gpu_tot_ipc =     212.5448
gpu_tot_issued_cta = 65
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 37741
gpu_total_sim_rate=170602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50208
	L1I_total_cache_misses = 1641
	L1I_total_cache_miss_rate = 0.0327
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 990
L1D_cache:
	L1D_cache_core[0]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5252
	L1D_cache_core[2]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5365
	L1D_cache_core[3]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5361
	L1D_cache_core[4]: Access = 645, Miss = 645, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5249
	L1D_cache_core[5]: Access = 520, Miss = 518, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 516, Miss = 516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8260
	L1D_total_cache_misses = 8258
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21227
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 1100
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 918
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21227
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 620
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48567
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1641
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 190, 160, 156, 156, 152, 152, 152, 152, 
gpgpu_n_tot_thrd_icount = 2618240
gpgpu_n_tot_w_icount = 81820
gpgpu_n_stall_shd_mem = 22145
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8194
gpgpu_n_mem_write_global = 66
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262208
gpgpu_n_store_insn = 128
gpgpu_n_shmem_insn = 97088
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 918
gpgpu_stall_shd_mem[c_mem][bk_conf] = 918
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13321	W0_Idle:51146	W0_Scoreboard:154813	W1:384	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81436
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65552 {8:8194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2832 {40:64,136:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 992 {8:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114384 {136:8194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 528 {8:66,}
traffic_breakdown_memtocore[INST_ACC_R] = 16864 {136:124,}
maxmrqlatency = 212 
maxdqlatency = 0 
maxmflatency = 681 
averagemflatency = 334 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 12039 
mrq_lat_table:5259 	215 	262 	612 	1024 	613 	218 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71 	8037 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8014 	76 	95 	158 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1143 	5043 	1996 	27 	0 	0 	0 	0 	0 	0 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6         2         4         4         4         3         3         3         4         4         4         3         4         5         5 
dram[1]:         4         6         3         4         3         6         3         4         4         4         4         3         4         3         4         4 
dram[2]:         3         7         4         2         4         5         3         3         3         3         4         4         4         4         4         5 
dram[3]:         6         6         4         3         4         6         4         4         3         4         3         3         3         4         4         4 
dram[4]:         5         4         2         4         4         4         3         3         3         4         5         4         4         4         5         4 
dram[5]:         4         5         3         4         4         6         4         4         4         3         4         3         4         3         4         4 
maximum service time to same row:
dram[0]:      2024      2197      2253      2113      1969      1975      1932      1951      1946      1979      1991      1982      1963      2060      1919      1926 
dram[1]:      1991      2212      1944      1954      2032      1976      1987      1984      1960      1950      2140      2007      1947      1979      1926      1935 
dram[2]:      2004      2041      2072      2060      1996      1954      2042      1941      1950      1969      1979      2310      1988      1940      1924      1951 
dram[3]:      1769      2009      1957      1968      1966      2216      2051      1947      1996      2001      1962      2069      1951      1941      1922      1932 
dram[4]:      1297      2344      1956      2194      2125      2040      1928      1950      1978      1972      1991      2112      2097      1944      1940      1935 
dram[5]:      1647      2018      1960      1997      2078      2056      2057      2034      1956      2096      2010      2219      2038      1938      1929      1934 
average row accesses per activate:
dram[0]:  2.708333  1.571429  1.391304  1.684211  1.804878  1.804878  1.548387  1.523810  1.684211  1.500000  1.882353  1.548387  1.523810  1.600000  1.959184  1.684211 
dram[1]:  2.285714  2.640000  1.523810  2.000000  1.574468  1.897436  1.684211  1.920000  1.371429  1.684211  1.600000  1.573771  1.846154  1.352113  1.523810  1.627119 
dram[2]:  1.600000  2.444444  1.600000  1.306122  1.804878  1.767442  1.476923  1.600000  1.476923  1.777778  1.548387  1.811321  1.548387  1.600000  1.548387  1.959184 
dram[3]:  3.095238  2.407408  2.000000  1.600000  1.761905  1.461538  1.920000  1.655172  1.684211  1.411765  1.655172  1.500000  1.352113  1.777778  1.548387  1.548387 
dram[4]:  2.444444  1.454545  1.391304  1.600000  1.850000  1.688889  1.573771  1.371429  1.777778  1.523810  1.962963  1.573771  1.523810  1.523810  1.846154  1.655172 
dram[5]:  2.275862  2.461539  1.641026  1.882353  1.681818  1.900000  1.684211  1.846154  1.352113  1.745455  1.523810  1.523810  1.811321  1.371429  1.432836  1.745455 
average row locality = 8215/4942 = 1.662282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        64        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        64        66        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        65        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        98        96        96        96        96        96 
dram[5]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8207
bank skew: 98/64 = 1.53
chip skew: 1370/1366 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        369       334       326       345       317       337       330       356       322       353       324       353       326       359       342       372
dram[1]:        339       303       350       322       354       327       363       333       364       331       357       332       366       336       365       336
dram[2]:        310       325       308       345       316       353       321       368       321       360       323       352       321       371       326       358
dram[3]:        337       310       367       324       368       326       372       327       372       328       376       338       377       335       379       338
dram[4]:        321       315       338       315       349       315       343       323       347       319       415       322       348       321       350       325
dram[5]:        290       306       304       310       306       302       311       308       310       307       311       308       304       309       314       309
maximum mf latency per bank:
dram[0]:        449       518       451       475       509       466       490       520       467       481       502       503       500       544       535       673
dram[1]:        424       392       490       391       541       403       503       448       502       469       530       521       504       412       526       417
dram[2]:        445       449       443       450       493       575       504       559       525       530       511       509       516       519       463       526
dram[3]:        490       416       571       428       567       428       604       421       636       433       597       502       599       490       681       484
dram[4]:        660       389       548       382       536       418       608       417       573       398       541       416       577       425       599       427
dram[5]:        357       359       379       407       361       405       400       375       368       383       368       390       343       407       394       393

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11531 n_act=821 n_pre=805 n_req=1367 n_rd=2734 n_write=0 bw_util=0.3441
n_activity=9043 dram_eff=0.6047
bk0: 130a 14489i bk1: 132a 13934i bk2: 128a 13738i bk3: 128a 14082i bk4: 148a 13995i bk5: 148a 13850i bk6: 192a 13118i bk7: 192a 12624i bk8: 192a 13308i bk9: 192a 12929i bk10: 192a 13350i bk11: 192a 12859i bk12: 192a 12941i bk13: 192a 12806i bk14: 192a 12965i bk15: 192a 12358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.32981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11549 n_act=813 n_pre=797 n_req=1366 n_rd=2732 n_write=0 bw_util=0.3438
n_activity=9028 dram_eff=0.6052
bk0: 128a 14475i bk1: 132a 14666i bk2: 128a 14043i bk3: 128a 14472i bk4: 148a 13739i bk5: 148a 14104i bk6: 192a 12990i bk7: 192a 13103i bk8: 192a 12731i bk9: 192a 13325i bk10: 192a 12917i bk11: 192a 13038i bk12: 192a 13064i bk13: 192a 12461i bk14: 192a 12387i bk15: 192a 12680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.11497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11507 n_act=832 n_pre=816 n_req=1368 n_rd=2736 n_write=0 bw_util=0.3443
n_activity=9126 dram_eff=0.5996
bk0: 128a 14162i bk1: 132a 14468i bk2: 128a 14346i bk3: 128a 13941i bk4: 148a 14101i bk5: 152a 13681i bk6: 192a 12828i bk7: 192a 12635i bk8: 192a 13121i bk9: 192a 13276i bk10: 192a 13087i bk11: 192a 13088i bk12: 192a 12907i bk13: 192a 12750i bk14: 192a 12878i bk15: 192a 12860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.18048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11535 n_act=818 n_pre=802 n_req=1368 n_rd=2736 n_write=0 bw_util=0.3443
n_activity=9144 dram_eff=0.5984
bk0: 130a 14701i bk1: 130a 14554i bk2: 128a 14376i bk3: 128a 14106i bk4: 148a 13783i bk5: 152a 13592i bk6: 192a 13140i bk7: 192a 13148i bk8: 192a 13250i bk9: 192a 12846i bk10: 192a 12950i bk11: 192a 12758i bk12: 192a 12468i bk13: 192a 12920i bk14: 192a 12645i bk15: 192a 12377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.1952
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11477 n_act=841 n_pre=825 n_req=1378 n_rd=2740 n_write=8 bw_util=0.3459
n_activity=9312 dram_eff=0.5902
bk0: 132a 14675i bk1: 128a 14115i bk2: 128a 13932i bk3: 128a 14269i bk4: 148a 14047i bk5: 152a 13924i bk6: 192a 12991i bk7: 192a 12702i bk8: 192a 13371i bk9: 192a 13170i bk10: 196a 13200i bk11: 192a 12953i bk12: 192a 13004i bk13: 192a 12817i bk14: 192a 12881i bk15: 192a 12815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.982317
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15891 n_nop=11535 n_act=818 n_pre=802 n_req=1368 n_rd=2736 n_write=0 bw_util=0.3443
n_activity=9068 dram_eff=0.6034
bk0: 132a 14565i bk1: 128a 14541i bk2: 128a 14388i bk3: 128a 14433i bk4: 148a 14063i bk5: 152a 14112i bk6: 192a 13367i bk7: 192a 13629i bk8: 192a 13076i bk9: 192a 13549i bk10: 192a 13241i bk11: 192a 13157i bk12: 192a 13354i bk13: 192a 12904i bk14: 192a 12739i bk15: 192a 13174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.560254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 105
L2_cache_bank[1]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 276
L2_cache_bank[2]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[3]: Access = 698, Miss = 684, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 682, Miss = 682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 686, Miss = 686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 697, Miss = 683, Miss_rate = 0.980, Pending_hits = 3, Reservation_fails = 241
L2_cache_bank[7]: Access = 685, Miss = 685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 780, Miss = 686, Miss_rate = 0.879, Pending_hits = 12, Reservation_fails = 430
L2_cache_bank[9]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 6, Reservation_fails = 103
L2_cache_bank[11]: Access = 684, Miss = 684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8399
L2_total_cache_misses = 8207
L2_total_cache_miss_rate = 0.9771
L2_total_cache_pending_hits = 33
L2_total_cache_reservation_fails = 1280
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 741
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.227

icnt_total_pkts_mem_to_simt=41701
icnt_total_pkts_simt_to_mem=8471
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.375
	minimum = 6
	maximum = 14
Network latency average = 8.125
	minimum = 6
	maximum = 11
Slowest packet = 16786
Flit latency average = 6.20833
	minimum = 6
	maximum = 7
Slowest flit = 50132
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000352105
	minimum = 0 (at node 0)
	maximum = 0.00475342 (at node 5)
Accepted packet rate average = 0.000352105
	minimum = 0 (at node 0)
	maximum = 0.00475342 (at node 5)
Injected flit rate average = 0.00105631
	minimum = 0 (at node 0)
	maximum = 0.00950683 (at node 5)
Accepted flit rate average= 0.00105631
	minimum = 0 (at node 0)
	maximum = 0.0190137 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.753 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48 (2 samples)
Network latency average = 10.2975 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43 (2 samples)
Flit latency average = 9.28202 (2 samples)
	minimum = 6 (2 samples)
	maximum = 39 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0301826 (2 samples)
	minimum = 0.0253452 (2 samples)
	maximum = 0.0398393 (2 samples)
Accepted packet rate average = 0.0301826 (2 samples)
	minimum = 0.0253452 (2 samples)
	maximum = 0.0398393 (2 samples)
Injected flit rate average = 0.0901508 (2 samples)
	minimum = 0.0255383 (2 samples)
	maximum = 0.179708 (2 samples)
Accepted flit rate average = 0.0901508 (2 samples)
	minimum = 0.0329246 (2 samples)
	maximum = 0.166309 (2 samples)
Injected packet size average = 2.98685 (2 samples)
Accepted packet size average = 2.98685 (2 samples)
Hops average = 1 (2 samples)
