 
****************************************
Report : area
Design : TRAFFIC_lights
Version: H-2013.03-SP5-2
Date   : Wed Feb  3 16:42:28 2016
****************************************

Library(s) Used:

    saed32rvt_ff0p85v25c (File: /home/software/synopsys-2013/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff0p85v25c.db)

Number of ports:                           10
Number of nets:                            86
Number of cells:                           75
Number of combinational cells:             57
Number of sequential cells:                18
Number of macros/black boxes:               0
Number of buf/inv:                          9
Number of references:                      17

Combinational area:                117.414528
Buf/Inv area:                       11.436480
Noncombinational area:             106.740482
Macro/Black Box area:                0.000000
Net Interconnect area:              39.033909

Total cell area:                   224.155011
Total area:                        263.188920
1
