/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [9:0] _03_;
  wire [13:0] _04_;
  reg [4:0] _05_;
  reg [28:0] _06_;
  reg [15:0] _07_;
  wire [29:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [15:0] celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [24:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_4z[11] | _00_) & _01_);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[19] | celloutsig_1_1z[0]) & celloutsig_1_2z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_6z[6]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[6] | in_data[63]) & in_data[33]);
  assign celloutsig_0_9z = ~((celloutsig_0_6z[0] | celloutsig_0_7z) & celloutsig_0_7z);
  assign celloutsig_0_21z = ~((celloutsig_0_18z[4] | celloutsig_0_17z[1]) & celloutsig_0_19z[3]);
  assign celloutsig_0_30z = ~((celloutsig_0_6z[6] | celloutsig_0_6z[1]) & celloutsig_0_5z);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 10'h000;
    else _03_ <= { _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0] };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= celloutsig_0_11z[20:16];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 29'h00000000;
    else _06_ <= { celloutsig_0_1z, _04_[13], _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2:0], _04_[13], _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2:0] };
  reg [13:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_0_0z[17:6], celloutsig_0_1z, celloutsig_0_1z };
  assign { _04_[13], _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2:0] } = _18_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 16'h0000;
    else _07_ <= { _06_[27:14], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_33z = celloutsig_0_4z[11:9] & { celloutsig_0_8z[1:0], celloutsig_0_21z };
  assign celloutsig_0_41z = { celloutsig_0_10z[4:3], celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_22z } & { celloutsig_0_37z[8], celloutsig_0_30z, _05_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_0_67z = { celloutsig_0_51z, celloutsig_0_10z } & { celloutsig_0_44z[5:1], celloutsig_0_22z };
  assign celloutsig_1_11z = { in_data[179:177], celloutsig_1_5z, celloutsig_1_2z } & celloutsig_1_8z[9:2];
  assign celloutsig_0_6z = { _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2:0] } & in_data[15:3];
  assign celloutsig_1_13z = { in_data[186:181], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z } & in_data[173:156];
  assign celloutsig_0_10z = celloutsig_0_4z[4:0] & { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_12z = { _06_[25:21], celloutsig_0_1z, celloutsig_0_7z } & _06_[8:2];
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_10z } & { celloutsig_0_12z[6:1], celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_23z[3:0], celloutsig_0_20z, celloutsig_0_23z } & { celloutsig_0_4z[4:1], celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_39z = { _02_[7:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2:1], celloutsig_0_31z } <= { celloutsig_0_26z[3:1], 1'h1, celloutsig_0_26z[3:1], 1'h1, celloutsig_0_8z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:1] <= celloutsig_1_1z[4:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[19:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } <= { in_data[185:160], celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_6z[4:2], celloutsig_0_18z } <= { celloutsig_0_16z[10:6], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_31z = ! celloutsig_0_17z[6:4];
  assign celloutsig_0_51z = ! celloutsig_0_38z[6:1];
  assign celloutsig_1_4z = ! { in_data[109:107], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_13z = ! celloutsig_0_0z[25:16];
  assign celloutsig_0_14z = ! celloutsig_0_0z[11:7];
  assign celloutsig_0_0z = ~ in_data[75:46];
  assign celloutsig_0_44z = ~ _03_[6:0];
  assign celloutsig_1_1z = ~ celloutsig_1_0z[5:0];
  assign celloutsig_1_7z = ~ { in_data[189:174], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = ~ celloutsig_1_7z[15:5];
  assign celloutsig_0_40z = | { celloutsig_0_5z, _04_[2:1] };
  assign celloutsig_1_9z = | in_data[170:165];
  assign celloutsig_0_15z = | { celloutsig_0_12z, celloutsig_0_11z[21] };
  assign celloutsig_0_22z = | { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_3z } >> celloutsig_1_18z[8:1];
  assign celloutsig_0_8z = in_data[92:90] >> { celloutsig_0_0z[17], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_11z = _06_[27:6] >> { _06_[19:0], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_4z[7:4], celloutsig_0_15z, celloutsig_0_8z } >> { celloutsig_0_16z[7:6], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_19z = celloutsig_0_4z[8:5] >> celloutsig_0_6z[5:2];
  assign celloutsig_0_27z = celloutsig_0_11z[19:10] >> { _07_[3:1], celloutsig_0_12z };
  assign celloutsig_0_34z = _04_[2:0] ~^ _02_[9:7];
  assign celloutsig_0_38z = celloutsig_0_0z[12:0] ~^ { celloutsig_0_33z[1], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_34z };
  assign celloutsig_0_4z = { _04_[13], _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0], _04_[2] } ~^ { celloutsig_0_0z[25:15], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[190:171] ~^ in_data[177:158];
  assign celloutsig_1_2z = celloutsig_1_0z[16:13] ~^ in_data[187:184];
  assign celloutsig_0_35z = { celloutsig_0_33z[1:0], celloutsig_0_17z } ^ _03_;
  assign celloutsig_0_37z = { celloutsig_0_6z[5], celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_5z } ^ { _07_[9:8], celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_66z = { celloutsig_0_53z, celloutsig_0_8z } ^ { celloutsig_0_35z[6:0], celloutsig_0_28z, celloutsig_0_22z };
  assign celloutsig_1_15z = in_data[150:145] ^ celloutsig_1_7z[8:3];
  assign celloutsig_1_18z = { celloutsig_1_7z[23:20], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z } ^ celloutsig_1_13z[10:0];
  assign celloutsig_0_16z = celloutsig_0_6z[11:1] ^ { celloutsig_0_6z[10:3], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_18z = celloutsig_0_6z[10:6] ^ celloutsig_0_10z;
  assign celloutsig_0_28z = celloutsig_0_12z[6:3] ^ _06_[20:17];
  assign celloutsig_0_53z[0] = ~ celloutsig_0_12z[0];
  assign celloutsig_0_26z[3:1] = in_data[24:22] ~^ { celloutsig_0_4z[5:4], celloutsig_0_21z };
  assign celloutsig_0_53z[8:1] = { celloutsig_0_41z[20:19], celloutsig_0_12z[6:1] } ^ { celloutsig_0_29z[7:3], celloutsig_0_26z[3:1] };
  assign { _02_[5], _02_[2] } = { _00_, _01_ };
  assign _04_[12:3] = { _02_[9:6], _00_, _02_[4:3], _01_, _02_[1:0] };
  assign celloutsig_0_26z[0] = 1'h1;
  assign { out_data[138:128], out_data[103:96], out_data[43:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
