static int sta32x_coefficient_info(struct snd_kcontrol *kcontrol,\r\nstruct snd_ctl_elem_info *uinfo)\r\n{\r\nint numcoef = kcontrol->private_value >> 16;\r\nuinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;\r\nuinfo->count = 3 * numcoef;\r\nreturn 0;\r\n}\r\nstatic int sta32x_coefficient_get(struct snd_kcontrol *kcontrol,\r\nstruct snd_ctl_elem_value *ucontrol)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nint numcoef = kcontrol->private_value >> 16;\r\nint index = kcontrol->private_value & 0xffff;\r\nunsigned int cfud, val;\r\nint i, ret = 0;\r\nmutex_lock(&sta32x->coeff_lock);\r\nregmap_read(sta32x->regmap, STA32X_CFUD, &cfud);\r\ncfud &= 0xf0;\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud);\r\nregmap_write(sta32x->regmap, STA32X_CFADDR2, index);\r\nif (numcoef == 1) {\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud | 0x04);\r\n} else if (numcoef == 5) {\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud | 0x08);\r\n} else {\r\nret = -EINVAL;\r\ngoto exit_unlock;\r\n}\r\nfor (i = 0; i < 3 * numcoef; i++) {\r\nregmap_read(sta32x->regmap, STA32X_B1CF1 + i, &val);\r\nucontrol->value.bytes.data[i] = val;\r\n}\r\nexit_unlock:\r\nmutex_unlock(&sta32x->coeff_lock);\r\nreturn ret;\r\n}\r\nstatic int sta32x_coefficient_put(struct snd_kcontrol *kcontrol,\r\nstruct snd_ctl_elem_value *ucontrol)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nint numcoef = kcontrol->private_value >> 16;\r\nint index = kcontrol->private_value & 0xffff;\r\nunsigned int cfud;\r\nint i;\r\nregmap_read(sta32x->regmap, STA32X_CFUD, &cfud);\r\ncfud &= 0xf0;\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud);\r\nregmap_write(sta32x->regmap, STA32X_CFADDR2, index);\r\nfor (i = 0; i < numcoef && (index + i < STA32X_COEF_COUNT); i++)\r\nsta32x->coef_shadow[index + i] =\r\n(ucontrol->value.bytes.data[3 * i] << 16)\r\n| (ucontrol->value.bytes.data[3 * i + 1] << 8)\r\n| (ucontrol->value.bytes.data[3 * i + 2]);\r\nfor (i = 0; i < 3 * numcoef; i++)\r\nregmap_write(sta32x->regmap, STA32X_B1CF1 + i,\r\nucontrol->value.bytes.data[i]);\r\nif (numcoef == 1)\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud | 0x01);\r\nelse if (numcoef == 5)\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud | 0x02);\r\nelse\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int sta32x_sync_coef_shadow(struct snd_soc_codec *codec)\r\n{\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nunsigned int cfud;\r\nint i;\r\nregmap_read(sta32x->regmap, STA32X_CFUD, &cfud);\r\ncfud &= 0xf0;\r\nfor (i = 0; i < STA32X_COEF_COUNT; i++) {\r\nregmap_write(sta32x->regmap, STA32X_CFADDR2, i);\r\nregmap_write(sta32x->regmap, STA32X_B1CF1,\r\n(sta32x->coef_shadow[i] >> 16) & 0xff);\r\nregmap_write(sta32x->regmap, STA32X_B1CF2,\r\n(sta32x->coef_shadow[i] >> 8) & 0xff);\r\nregmap_write(sta32x->regmap, STA32X_B1CF3,\r\n(sta32x->coef_shadow[i]) & 0xff);\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud);\r\nregmap_write(sta32x->regmap, STA32X_CFUD, cfud | 0x01);\r\n}\r\nreturn 0;\r\n}\r\nstatic int sta32x_cache_sync(struct snd_soc_codec *codec)\r\n{\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nunsigned int mute;\r\nint rc;\r\nregmap_read(sta32x->regmap, STA32X_MMUTE, &mute);\r\nregmap_write(sta32x->regmap, STA32X_MMUTE, mute | STA32X_MMUTE_MMUTE);\r\nsta32x_sync_coef_shadow(codec);\r\nrc = regcache_sync(sta32x->regmap);\r\nregmap_write(sta32x->regmap, STA32X_MMUTE, mute);\r\nreturn rc;\r\n}\r\nstatic void sta32x_watchdog(struct work_struct *work)\r\n{\r\nstruct sta32x_priv *sta32x = container_of(work, struct sta32x_priv,\r\nwatchdog_work.work);\r\nstruct snd_soc_codec *codec = sta32x->codec;\r\nunsigned int confa, confa_cached;\r\nconfa_cached = snd_soc_read(codec, STA32X_CONFA);\r\nregcache_cache_bypass(sta32x->regmap, true);\r\nconfa = snd_soc_read(codec, STA32X_CONFA);\r\nregcache_cache_bypass(sta32x->regmap, false);\r\nif (confa != confa_cached) {\r\nregcache_mark_dirty(sta32x->regmap);\r\nsta32x_cache_sync(codec);\r\n}\r\nif (!sta32x->shutdown)\r\nqueue_delayed_work(system_power_efficient_wq,\r\n&sta32x->watchdog_work,\r\nround_jiffies_relative(HZ));\r\n}\r\nstatic void sta32x_watchdog_start(struct sta32x_priv *sta32x)\r\n{\r\nif (sta32x->pdata->needs_esd_watchdog) {\r\nsta32x->shutdown = 0;\r\nqueue_delayed_work(system_power_efficient_wq,\r\n&sta32x->watchdog_work,\r\nround_jiffies_relative(HZ));\r\n}\r\n}\r\nstatic void sta32x_watchdog_stop(struct sta32x_priv *sta32x)\r\n{\r\nif (sta32x->pdata->needs_esd_watchdog) {\r\nsta32x->shutdown = 1;\r\ncancel_delayed_work_sync(&sta32x->watchdog_work);\r\n}\r\n}\r\nstatic int sta32x_set_dai_sysclk(struct snd_soc_dai *codec_dai,\r\nint clk_id, unsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = codec_dai->codec;\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\ndev_dbg(codec->dev, "mclk=%u\n", freq);\r\nsta32x->mclk = freq;\r\nreturn 0;\r\n}\r\nstatic int sta32x_set_dai_fmt(struct snd_soc_dai *codec_dai,\r\nunsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = codec_dai->codec;\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nu8 confb = 0;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\ncase SND_SOC_DAIFMT_RIGHT_J:\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nsta32x->format = fmt & SND_SOC_DAIFMT_FORMAT_MASK;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\r\ncase SND_SOC_DAIFMT_NB_NF:\r\nconfb |= STA32X_CONFB_C2IM;\r\nbreak;\r\ncase SND_SOC_DAIFMT_NB_IF:\r\nconfb |= STA32X_CONFB_C1IM;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn regmap_update_bits(sta32x->regmap, STA32X_CONFB,\r\nSTA32X_CONFB_C1IM | STA32X_CONFB_C2IM, confb);\r\n}\r\nstatic int sta32x_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params,\r\nstruct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nint i, mcs = -EINVAL, ir = -EINVAL;\r\nunsigned int confa, confb;\r\nunsigned int rate, ratio;\r\nint ret;\r\nif (!sta32x->mclk) {\r\ndev_err(codec->dev,\r\n"sta32x->mclk is unset. Unable to determine ratio\n");\r\nreturn -EIO;\r\n}\r\nrate = params_rate(params);\r\nratio = sta32x->mclk / rate;\r\ndev_dbg(codec->dev, "rate: %u, ratio: %u\n", rate, ratio);\r\nfor (i = 0; i < ARRAY_SIZE(interpolation_ratios); i++) {\r\nif (interpolation_ratios[i].fs == rate) {\r\nir = interpolation_ratios[i].ir;\r\nbreak;\r\n}\r\n}\r\nif (ir < 0) {\r\ndev_err(codec->dev, "Unsupported samplerate: %u\n", rate);\r\nreturn -EINVAL;\r\n}\r\nfor (i = 0; i < 6; i++) {\r\nif (mcs_ratio_table[ir][i] == ratio) {\r\nmcs = i;\r\nbreak;\r\n}\r\n}\r\nif (mcs < 0) {\r\ndev_err(codec->dev, "Unresolvable ratio: %u\n", ratio);\r\nreturn -EINVAL;\r\n}\r\nconfa = (ir << STA32X_CONFA_IR_SHIFT) |\r\n(mcs << STA32X_CONFA_MCS_SHIFT);\r\nconfb = 0;\r\nswitch (params_width(params)) {\r\ncase 24:\r\ndev_dbg(codec->dev, "24bit\n");\r\ncase 32:\r\ndev_dbg(codec->dev, "24bit or 32bit\n");\r\nswitch (sta32x->format) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nconfb |= 0x0;\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nconfb |= 0x1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_RIGHT_J:\r\nconfb |= 0x2;\r\nbreak;\r\n}\r\nbreak;\r\ncase 20:\r\ndev_dbg(codec->dev, "20bit\n");\r\nswitch (sta32x->format) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nconfb |= 0x4;\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nconfb |= 0x5;\r\nbreak;\r\ncase SND_SOC_DAIFMT_RIGHT_J:\r\nconfb |= 0x6;\r\nbreak;\r\n}\r\nbreak;\r\ncase 18:\r\ndev_dbg(codec->dev, "18bit\n");\r\nswitch (sta32x->format) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nconfb |= 0x8;\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nconfb |= 0x9;\r\nbreak;\r\ncase SND_SOC_DAIFMT_RIGHT_J:\r\nconfb |= 0xa;\r\nbreak;\r\n}\r\nbreak;\r\ncase 16:\r\ndev_dbg(codec->dev, "16bit\n");\r\nswitch (sta32x->format) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nconfb |= 0x0;\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nconfb |= 0xd;\r\nbreak;\r\ncase SND_SOC_DAIFMT_RIGHT_J:\r\nconfb |= 0xe;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nret = regmap_update_bits(sta32x->regmap, STA32X_CONFA,\r\nSTA32X_CONFA_MCS_MASK | STA32X_CONFA_IR_MASK,\r\nconfa);\r\nif (ret < 0)\r\nreturn ret;\r\nret = regmap_update_bits(sta32x->regmap, STA32X_CONFB,\r\nSTA32X_CONFB_SAI_MASK | STA32X_CONFB_SAIFB,\r\nconfb);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int sta32x_startup_sequence(struct sta32x_priv *sta32x)\r\n{\r\nif (sta32x->gpiod_nreset) {\r\ngpiod_set_value(sta32x->gpiod_nreset, 0);\r\nmdelay(1);\r\ngpiod_set_value(sta32x->gpiod_nreset, 1);\r\nmdelay(1);\r\n}\r\nreturn 0;\r\n}\r\nstatic int sta32x_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nint ret;\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\ndev_dbg(codec->dev, "level = %d\n", level);\r\nswitch (level) {\r\ncase SND_SOC_BIAS_ON:\r\nbreak;\r\ncase SND_SOC_BIAS_PREPARE:\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFF,\r\nSTA32X_CONFF_PWDN | STA32X_CONFF_EAPD,\r\nSTA32X_CONFF_PWDN | STA32X_CONFF_EAPD);\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) {\r\nret = regulator_bulk_enable(ARRAY_SIZE(sta32x->supplies),\r\nsta32x->supplies);\r\nif (ret != 0) {\r\ndev_err(codec->dev,\r\n"Failed to enable supplies: %d\n", ret);\r\nreturn ret;\r\n}\r\nsta32x_startup_sequence(sta32x);\r\nsta32x_cache_sync(codec);\r\nsta32x_watchdog_start(sta32x);\r\n}\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFF,\r\nSTA32X_CONFF_PWDN | STA32X_CONFF_EAPD,\r\n0);\r\nbreak;\r\ncase SND_SOC_BIAS_OFF:\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFF,\r\nSTA32X_CONFF_PWDN | STA32X_CONFF_EAPD, 0);\r\nmsleep(300);\r\nsta32x_watchdog_stop(sta32x);\r\nif (sta32x->gpiod_nreset)\r\ngpiod_set_value(sta32x->gpiod_nreset, 0);\r\nregulator_bulk_disable(ARRAY_SIZE(sta32x->supplies),\r\nsta32x->supplies);\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int sta32x_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nstruct sta32x_platform_data *pdata = sta32x->pdata;\r\nint i, ret = 0, thermal = 0;\r\nret = regulator_bulk_enable(ARRAY_SIZE(sta32x->supplies),\r\nsta32x->supplies);\r\nif (ret != 0) {\r\ndev_err(codec->dev, "Failed to enable supplies: %d\n", ret);\r\nreturn ret;\r\n}\r\nret = sta32x_startup_sequence(sta32x);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Failed to startup device\n");\r\nreturn ret;\r\n}\r\nif (!pdata->thermal_warning_recovery)\r\nthermal |= STA32X_CONFA_TWAB;\r\nif (!pdata->thermal_warning_adjustment)\r\nthermal |= STA32X_CONFA_TWRB;\r\nif (!pdata->fault_detect_recovery)\r\nthermal |= STA32X_CONFA_FDRB;\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFA,\r\nSTA32X_CONFA_TWAB | STA32X_CONFA_TWRB |\r\nSTA32X_CONFA_FDRB,\r\nthermal);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFC,\r\nSTA32X_CONFC_CSZ_MASK,\r\npdata->drop_compensation_ns\r\n<< STA32X_CONFC_CSZ_SHIFT);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFE,\r\nSTA32X_CONFE_MPCV,\r\npdata->max_power_use_mpcc ?\r\nSTA32X_CONFE_MPCV : 0);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFE,\r\nSTA32X_CONFE_MPC,\r\npdata->max_power_correction ?\r\nSTA32X_CONFE_MPC : 0);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFE,\r\nSTA32X_CONFE_AME,\r\npdata->am_reduction_mode ?\r\nSTA32X_CONFE_AME : 0);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFE,\r\nSTA32X_CONFE_PWMS,\r\npdata->odd_pwm_speed_mode ?\r\nSTA32X_CONFE_PWMS : 0);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFF,\r\nSTA32X_CONFF_IDE,\r\npdata->invalid_input_detect_mute ?\r\nSTA32X_CONFF_IDE : 0);\r\nregmap_update_bits(sta32x->regmap, STA32X_CONFF,\r\nSTA32X_CONFF_OCFG_MASK,\r\npdata->output_conf\r\n<< STA32X_CONFF_OCFG_SHIFT);\r\nregmap_update_bits(sta32x->regmap, STA32X_C1CFG,\r\nSTA32X_CxCFG_OM_MASK,\r\npdata->ch1_output_mapping\r\n<< STA32X_CxCFG_OM_SHIFT);\r\nregmap_update_bits(sta32x->regmap, STA32X_C2CFG,\r\nSTA32X_CxCFG_OM_MASK,\r\npdata->ch2_output_mapping\r\n<< STA32X_CxCFG_OM_SHIFT);\r\nregmap_update_bits(sta32x->regmap, STA32X_C3CFG,\r\nSTA32X_CxCFG_OM_MASK,\r\npdata->ch3_output_mapping\r\n<< STA32X_CxCFG_OM_SHIFT);\r\nfor (i = 4; i <= 49; i += 5)\r\nsta32x->coef_shadow[i] = 0x400000;\r\nfor (i = 50; i <= 54; i++)\r\nsta32x->coef_shadow[i] = 0x7fffff;\r\nsta32x->coef_shadow[55] = 0x5a9df7;\r\nsta32x->coef_shadow[56] = 0x7fffff;\r\nsta32x->coef_shadow[59] = 0x7fffff;\r\nsta32x->coef_shadow[60] = 0x400000;\r\nsta32x->coef_shadow[61] = 0x400000;\r\nif (sta32x->pdata->needs_esd_watchdog)\r\nINIT_DELAYED_WORK(&sta32x->watchdog_work, sta32x_watchdog);\r\nsnd_soc_codec_force_bias_level(codec, SND_SOC_BIAS_STANDBY);\r\nregulator_bulk_disable(ARRAY_SIZE(sta32x->supplies), sta32x->supplies);\r\nreturn 0;\r\n}\r\nstatic int sta32x_remove(struct snd_soc_codec *codec)\r\n{\r\nstruct sta32x_priv *sta32x = snd_soc_codec_get_drvdata(codec);\r\nsta32x_watchdog_stop(sta32x);\r\nregulator_bulk_disable(ARRAY_SIZE(sta32x->supplies), sta32x->supplies);\r\nreturn 0;\r\n}\r\nstatic int sta32x_probe_dt(struct device *dev, struct sta32x_priv *sta32x)\r\n{\r\nstruct device_node *np = dev->of_node;\r\nstruct sta32x_platform_data *pdata;\r\nu16 tmp;\r\npdata = devm_kzalloc(dev, sizeof(*pdata), GFP_KERNEL);\r\nif (!pdata)\r\nreturn -ENOMEM;\r\nof_property_read_u8(np, "st,output-conf",\r\n&pdata->output_conf);\r\nof_property_read_u8(np, "st,ch1-output-mapping",\r\n&pdata->ch1_output_mapping);\r\nof_property_read_u8(np, "st,ch2-output-mapping",\r\n&pdata->ch2_output_mapping);\r\nof_property_read_u8(np, "st,ch3-output-mapping",\r\n&pdata->ch3_output_mapping);\r\nif (of_get_property(np, "st,thermal-warning-recovery", NULL))\r\npdata->thermal_warning_recovery = 1;\r\nif (of_get_property(np, "st,thermal-warning-adjustment", NULL))\r\npdata->thermal_warning_adjustment = 1;\r\nif (of_get_property(np, "st,needs_esd_watchdog", NULL))\r\npdata->needs_esd_watchdog = 1;\r\ntmp = 140;\r\nof_property_read_u16(np, "st,drop-compensation-ns", &tmp);\r\npdata->drop_compensation_ns = clamp_t(u16, tmp, 0, 300) / 20;\r\nif (of_get_property(np, "st,max-power-use-mpcc", NULL))\r\npdata->max_power_use_mpcc = 1;\r\nif (of_get_property(np, "st,max-power-correction", NULL))\r\npdata->max_power_correction = 1;\r\nif (of_get_property(np, "st,am-reduction-mode", NULL))\r\npdata->am_reduction_mode = 1;\r\nif (of_get_property(np, "st,odd-pwm-speed-mode", NULL))\r\npdata->odd_pwm_speed_mode = 1;\r\nif (of_get_property(np, "st,invalid-input-detect-mute", NULL))\r\npdata->invalid_input_detect_mute = 1;\r\nsta32x->pdata = pdata;\r\nreturn 0;\r\n}\r\nstatic int sta32x_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct device *dev = &i2c->dev;\r\nstruct sta32x_priv *sta32x;\r\nint ret, i;\r\nsta32x = devm_kzalloc(&i2c->dev, sizeof(struct sta32x_priv),\r\nGFP_KERNEL);\r\nif (!sta32x)\r\nreturn -ENOMEM;\r\nmutex_init(&sta32x->coeff_lock);\r\nsta32x->pdata = dev_get_platdata(dev);\r\n#ifdef CONFIG_OF\r\nif (dev->of_node) {\r\nret = sta32x_probe_dt(dev, sta32x);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\n#endif\r\nsta32x->gpiod_nreset = devm_gpiod_get_optional(dev, "reset",\r\nGPIOD_OUT_LOW);\r\nif (IS_ERR(sta32x->gpiod_nreset))\r\nreturn PTR_ERR(sta32x->gpiod_nreset);\r\nfor (i = 0; i < ARRAY_SIZE(sta32x->supplies); i++)\r\nsta32x->supplies[i].supply = sta32x_supply_names[i];\r\nret = devm_regulator_bulk_get(&i2c->dev, ARRAY_SIZE(sta32x->supplies),\r\nsta32x->supplies);\r\nif (ret != 0) {\r\ndev_err(&i2c->dev, "Failed to request supplies: %d\n", ret);\r\nreturn ret;\r\n}\r\nsta32x->regmap = devm_regmap_init_i2c(i2c, &sta32x_regmap);\r\nif (IS_ERR(sta32x->regmap)) {\r\nret = PTR_ERR(sta32x->regmap);\r\ndev_err(dev, "Failed to init regmap: %d\n", ret);\r\nreturn ret;\r\n}\r\ni2c_set_clientdata(i2c, sta32x);\r\nret = snd_soc_register_codec(dev, &sta32x_codec, &sta32x_dai, 1);\r\nif (ret < 0)\r\ndev_err(dev, "Failed to register codec (%d)\n", ret);\r\nreturn ret;\r\n}\r\nstatic int sta32x_i2c_remove(struct i2c_client *client)\r\n{\r\nsnd_soc_unregister_codec(&client->dev);\r\nreturn 0;\r\n}
