# Written By: Ken Ho (FA23)
# Contains tooling for EECS151

# Repoint on the instructional to match the latest stable build.
vlsi.core.technology: "hammer.technology.sky130"

technology.sky130:
  sky130_cds: "/home/ff/eecs151/fa23/sky130/sky130_prelim_release_091123"
  sky130A: "/home/ff/eecs151/fa23/pdk_final/sky130A"

vlsi.core.build_system: make

vlsi.inputs.power_spec_type: "cpf"
vlsi.inputs.power_spec_mode: "auto"

synthesis.inputs:
  top_module: "gcd"
  input_files: ["src/gcd.v"]

power.inputs:
  top_module: "gcd"
  tb_name: "gcd_tb"
  tb_dut: "gcd_dut"

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clk", period: "10ns", uncertainty: "0.1ns"}
]

sim.inputs:
  defines: ["CLOCK_PERIOD=10"]
  defines_meta: "append"

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "gcd"
    type: toplevel
    x: 0
    y: 0
    width: 1000
    height: 1000
    margins:
      left: 10
      right: 10
      top: 10
      bottom: 10

vlsi.inputs.delays: [
  {name: "reset",           clock: "clk", delay: "1", direction: "input"},
  {name: "operands_bits_A", clock: "clk", delay: "1", direction: "input"},
  {name: "operands_bits_B", clock: "clk", delay: "1", direction: "input"},
  {name: "operands_val",    clock: "clk", delay: "1", direction: "input"},
  {name: "operands_rdy",    clock: "clk", delay: "1", direction: "output"},
  {name: "result_bits_data",clock: "clk", delay: "1", direction: "output"},
  {name: "result_val",      clock: "clk", delay: "1", direction: "output"},
  {name: "result_rdy",      clock: "clk", delay: "1", direction: "input"} 
]

vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met4"], side: "bottom"}
]