Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading address_decoder/address_decoder_top.qsys
Progress: Reading input file
Progress: Adding csr_clk [altera_generic_component 1.0]
Progress: Parameterizing module csr_clk
Progress: Adding mac_clk [altera_generic_component 1.0]
Progress: Parameterizing module mac_clk
Progress: Adding master [altera_generic_component 1.0]
Progress: Parameterizing module master
Progress: Adding mm_clock_crossing_bridge [altera_generic_component 1.0]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding multi_channel [altera_generic_component 1.0]
Progress: Parameterizing module multi_channel
Progress: Adding traffic_controller_ch_0_1 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_0_1
Progress: Adding traffic_controller_ch_10_11 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_10_11
Progress: Adding traffic_controller_ch_2_3 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_2_3
Progress: Adding traffic_controller_ch_4_5 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_4_5
Progress: Adding traffic_controller_ch_6_7 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_6_7
Progress: Adding traffic_controller_ch_8_9 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_8_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: address_decoder_top.csr_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.mac_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.mm_clock_crossing_bridge: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.multi_channel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_0_1: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_10_11: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_2_3: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_4_5: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_6_7: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_8_9: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: address_decoder_top: "Transforming system: address_decoder_top"
Info: address_decoder_top: "Naming system components in system: address_decoder_top"
Info: address_decoder_top: "Processing generation queue"
Info: address_decoder_top: "Generating: address_decoder_top"
Info: address_decoder_top: "Generating: address_decoder_top_csr_clk"
Info: address_decoder_top: "Generating: address_decoder_top_mac_clk"
Info: address_decoder_top: "Generating: address_decoder_top_master"
Info: address_decoder_top: "Generating: address_decoder_top_mm_clock_crossing_bridge"
Info: address_decoder_top: "Generating: address_decoder_top_multi_channel"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_0_1"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_10_11"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_2_3"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_4_5"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_6_7"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_8_9"
Info: address_decoder_top: "Generating: address_decoder_top_altera_mm_interconnect_181_hhyhgxq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_mm_interconnect_181_mvzerxq"
Info: address_decoder_top: "Generating: altera_reset_controller"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_master_translator_181_mhudjri"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_slave_translator_181_5aswt6a"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_master_agent_181_t5eyqrq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_slave_agent_181_a7g37xa"
Info: address_decoder_top: "Generating: address_decoder_top_altera_avalon_sc_fifo_181_hseo73i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_2teq4gq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_5mbgx3i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_6ijft6i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_ckol5lq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_qvlxg5i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_jwtnfeq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_sejibda"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_igrmv7i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_qmou4ia"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq"
Info: address_decoder_top: "Generating: address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: address_decoder_top: Done "address_decoder_top" with 36 modules, 40 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top.qsys --output-directory=C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/address_decoder_top/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top.qsys --synthesis=VERILOG --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading address_decoder/address_decoder_top.qsys
Progress: Reading input file
Progress: Adding csr_clk [altera_generic_component 1.0]
Progress: Parameterizing module csr_clk
Progress: Adding mac_clk [altera_generic_component 1.0]
Progress: Parameterizing module mac_clk
Progress: Adding master [altera_generic_component 1.0]
Progress: Parameterizing module master
Progress: Adding mm_clock_crossing_bridge [altera_generic_component 1.0]
Progress: Parameterizing module mm_clock_crossing_bridge
Progress: Adding multi_channel [altera_generic_component 1.0]
Progress: Parameterizing module multi_channel
Progress: Adding traffic_controller_ch_0_1 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_0_1
Progress: Adding traffic_controller_ch_10_11 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_10_11
Progress: Adding traffic_controller_ch_2_3 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_2_3
Progress: Adding traffic_controller_ch_4_5 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_4_5
Progress: Adding traffic_controller_ch_6_7 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_6_7
Progress: Adding traffic_controller_ch_8_9 [altera_generic_component 1.0]
Progress: Parameterizing module traffic_controller_ch_8_9
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: address_decoder_top.csr_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.mac_clk: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.master: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.mm_clock_crossing_bridge: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.multi_channel: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_0_1: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_10_11: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_2_3: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_4_5: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_6_7: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: address_decoder_top.traffic_controller_ch_8_9: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Info: address_decoder_top: "Transforming system: address_decoder_top"
Info: address_decoder_top: "Naming system components in system: address_decoder_top"
Info: address_decoder_top: "Processing generation queue"
Info: address_decoder_top: "Generating: address_decoder_top"
Info: address_decoder_top: "Generating: address_decoder_top_csr_clk"
Info: address_decoder_top: "Generating: address_decoder_top_mac_clk"
Info: address_decoder_top: "Generating: address_decoder_top_master"
Info: address_decoder_top: "Generating: address_decoder_top_mm_clock_crossing_bridge"
Info: address_decoder_top: "Generating: address_decoder_top_multi_channel"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_0_1"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_10_11"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_2_3"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_4_5"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_6_7"
Info: address_decoder_top: "Generating: address_decoder_top_traffic_controller_ch_8_9"
Info: address_decoder_top: "Generating: address_decoder_top_altera_mm_interconnect_181_hhyhgxq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_mm_interconnect_181_mvzerxq"
Info: address_decoder_top: "Generating: altera_reset_controller"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_master_translator_181_mhudjri"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_slave_translator_181_5aswt6a"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_master_agent_181_t5eyqrq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_slave_agent_181_a7g37xa"
Info: address_decoder_top: "Generating: address_decoder_top_altera_avalon_sc_fifo_181_hseo73i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_2teq4gq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_5mbgx3i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_6ijft6i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_ckol5lq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_qvlxg5i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_router_181_jwtnfeq"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_sejibda"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_igrmv7i"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_multiplexer_181_qmou4ia"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua"
Info: address_decoder_top: "Generating: address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq"
Info: address_decoder_top: "Generating: address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: address_decoder_top: Done "address_decoder_top" with 36 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top.qsys --synthesis=VERILOG --ipxact --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\address_decoder_top --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: IP-XACT
