Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 23 01:24:05 2023
| Host         : FIRST-MICROSOFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                240         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (578)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/clkcnt_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/o_enable_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/sg/cnt_reg[16]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (578)
--------------------------------------------------
 There are 578 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.637        0.000                      0                  299        0.117        0.000                      0                  299        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
u_upg_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_upg_clk_wiz      {0.000 10.000}       20.000          50.000          
  upg_clk_o_upg_clk_wiz     {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_upg_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_upg_clk_wiz                                                                                                                                                       17.845        0.000                       0                     3  
  upg_clk_o_upg_clk_wiz          94.637        0.000                      0                  299        0.117        0.000                      0                  299       49.020        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clkfbout_upg_clk_wiz                          
(none)                 upg_clk_o_upg_clk_wiz                         
(none)                                        upg_clk_o_upg_clk_wiz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_upg_clk_wiz/inst/clk_in1
  To Clock:  u_upg_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_upg_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_upg_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  clkfbout_upg_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_upg_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    u_upg_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  upg_clk_o_upg_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       94.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.637ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.090ns (21.935%)  route 3.879ns (78.065%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.964     6.524    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X45Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.078   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X45Y53         FDCE (Setup_fdce_C_CE)      -0.205   101.162    u_uart0/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.162    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 94.637    

Slack (MET) :             94.882ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.090ns (23.007%)  route 3.648ns (76.993%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.733     6.293    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437   101.437    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.092   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X43Y53         FDCE (Setup_fdce_C_CE)      -0.205   101.175    u_uart0/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 94.882    

Slack (MET) :             94.882ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.090ns (23.007%)  route 3.648ns (76.993%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.733     6.293    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437   101.437    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.092   101.529    
                         clock uncertainty           -0.149   101.380    
    SLICE_X43Y53         FDCE (Setup_fdce_C_CE)      -0.205   101.175    u_uart0/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.175    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 94.882    

Slack (MET) :             94.964ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.090ns (23.284%)  route 3.591ns (76.716%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.676     6.236    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.117   101.555    
                         clock uncertainty           -0.149   101.406    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205   101.201    u_uart0/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 94.964    

Slack (MET) :             94.964ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.090ns (23.284%)  route 3.591ns (76.716%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.676     6.236    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.117   101.555    
                         clock uncertainty           -0.149   101.406    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205   101.201    u_uart0/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 94.964    

Slack (MET) :             94.964ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.090ns (23.284%)  route 3.591ns (76.716%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.622     5.436    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  u_uart0/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.676     6.236    u_uart0/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.117   101.555    
                         clock uncertainty           -0.149   101.406    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205   101.201    u_uart0/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.201    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 94.964    

Slack (MET) :             94.969ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.326ns (27.604%)  route 3.478ns (72.396%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 101.448 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 r  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 r  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 r  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.152     4.842 f  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           1.185     6.027    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.332     6.359 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     6.359    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448   101.448    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y48         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.000   101.448    
                         clock uncertainty           -0.149   101.299    
    SLICE_X40Y48         FDCE (Setup_fdce_C_D)        0.029   101.328    u_uart0/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                        101.328    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 94.969    

Slack (MET) :             95.018ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.184ns (24.464%)  route 3.656ns (75.536%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554     1.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     2.010 r  u_uart0/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.549     3.559    u_uart0/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.683 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_5/O
                         net (fo=1, routed)           0.796     4.478    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_5_n_0
    SLICE_X43Y53         LUT4 (Prop_lut4_I2_O)        0.153     4.631 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.740     5.371    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.327     5.698 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.571     6.270    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     6.394 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.394    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.092   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.031   101.412    u_uart0/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.412    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 95.018    

Slack (MET) :             95.064ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.090ns (23.920%)  route 3.467ns (76.080%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.491     5.304    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.428 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.683     6.112    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.092   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205   101.176    u_uart0/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.176    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 95.064    

Slack (MET) :             95.064ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.090ns (23.920%)  route 3.467ns (76.080%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.555     1.555    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.419     1.974 f  u_uart0/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.850     2.824    u_uart0/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.299     3.123 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.433     3.556    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.680 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           1.010     4.690    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.124     4.814 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.491     5.304    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.428 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.683     6.112    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438   101.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.092   101.530    
                         clock uncertainty           -0.149   101.381    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205   101.176    u_uart0/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.176    
                         arrival time                          -6.112    
  -------------------------------------------------------------------
                         slack                                 95.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.782%)  route 0.294ns (61.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     0.562    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.294     0.996    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.041 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_i_1/O
                         net (fo=1, routed)           0.000     1.041    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
    SLICE_X41Y48         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X41Y48         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.000     0.834    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.091     0.925    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.450%)  route 0.176ns (55.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     0.563    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X41Y46         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.176     0.880    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.762    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X43Y48         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.068     0.773    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/tx_Buffer_Full
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.818 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.818    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X42Y48         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X42Y48         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y48         FDSE (Hold_fdse_C_D)         0.120     0.697    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.185ns (36.865%)  route 0.317ns (63.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     0.562    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.317     1.020    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I2_O)        0.044     1.064 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000     1.064    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X41Y48         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X41Y48         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.000     0.834    
    SLICE_X41Y48         FDSE (Hold_fdse_C_D)         0.107     0.941    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.404%)  route 0.139ns (49.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X45Y46         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.139     0.843    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X42Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.708    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y47         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.058     0.763    u_uart0/inst/upg_inst/s_axi_rdata[2]
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.047     0.624    u_uart0/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.445%)  route 0.301ns (56.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X43Y48         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDSE (Prop_fdse_C_Q)         0.141     0.705 f  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=13, routed)          0.247     0.951    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X42Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.996 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_3__0/O
                         net (fo=1, routed)           0.054     1.050    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_3__0_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.095 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.095    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[4]
    SLICE_X42Y50         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X42Y50         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism              0.000     0.832    
    SLICE_X42Y50         FDSE (Hold_fdse_C_D)         0.121     0.953    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.563%)  route 0.122ns (46.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     0.563    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.122     0.826    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y46         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.681    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     0.563    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X41Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.069     0.773    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/clr_Status
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.818 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.818    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X40Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X40Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     0.668    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.543%)  route 0.390ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     0.562    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.390     1.093    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X42Y49         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y49         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.000     0.834    
    SLICE_X42Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.936    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_o_upg_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     u_uart0/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X38Y46     u_uart0/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y46     u_uart0/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y48     u_uart0/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y49     u_uart0/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y48     u_uart0/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y48     u_uart0/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y52     u_uart0/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y45     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y45     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y45     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y45     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y46     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           569 Endpoints
Min Delay           569 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rx_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 1.462ns (20.119%)  route 5.803ns (79.881%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         5.134     6.112    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.152     6.264 r  u_uart0/inst/upg_inst/upg_wen_o_i_3/O
                         net (fo=1, routed)           0.669     6.932    u_uart0/inst/upg_inst/rx_done
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.332     7.264 r  u_uart0/inst/upg_inst/rx_done_i_1/O
                         net (fo=1, routed)           0.000     7.264    u_uart0/inst/upg_inst/rx_done_i_1_n_0
    SLICE_X37Y50         FDCE                                         r  u_uart0/inst/upg_inst/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 1.102ns (15.373%)  route 6.063ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          1.106     7.165    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y57         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 1.102ns (15.373%)  route 6.063ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          1.106     7.165    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y57         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 1.102ns (15.373%)  route 6.063ns (84.627%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          1.106     7.165    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y57         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 1.102ns (15.680%)  route 5.924ns (84.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          0.966     7.025    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y56         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 1.102ns (15.680%)  route 5.924ns (84.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          0.966     7.025    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y56         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 1.102ns (15.680%)  route 5.924ns (84.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          0.966     7.025    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y56         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 1.102ns (15.680%)  route 5.924ns (84.320%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.958     5.935    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.059 r  u_uart0/inst/upg_inst/byte_cnt[31]_i_1/O
                         net (fo=32, routed)          0.966     7.025    u_uart0/inst/upg_inst/byte_cnt
    SLICE_X44Y56         FDCE                                         r  u_uart0/inst/upg_inst/byte_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 0.978ns (13.986%)  route 6.012ns (86.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.012     6.989    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X44Y57         FDCE                                         f  u_uart0/inst/upg_inst/byte_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/byte_cnt_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 0.978ns (13.986%)  route 6.012ns (86.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         6.012     6.989    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X44Y57         FDCE                                         f  u_uart0/inst/upg_inst/byte_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_keyboard_segtube/sg/cho_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_keyboard_segtube/sg/o_seg_cho_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE                         0.000     0.000 r  u_keyboard_segtube/sg/cho_reg[7]/C
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  u_keyboard_segtube/sg/cho_reg[7]/Q
                         net (fo=1, routed)           0.122     0.250    u_keyboard_segtube/sg/cho[7]
    SLICE_X0Y14          FDRE                                         r  u_keyboard_segtube/sg/o_seg_cho_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/my_data_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.792%)  route 0.134ns (51.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  u_keyboard_segtube/my_data_reg[26]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_keyboard_segtube/my_data_reg[26]/Q
                         net (fo=2, routed)           0.134     0.262    u_keyboard_segtube/p_1_in[30]
    SLICE_X4Y18          FDRE                                         r  u_keyboard_segtube/my_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.575%)  route 0.136ns (51.425%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[23]/C
    SLICE_X47Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/byte_num_reg[23]/Q
                         net (fo=9, routed)           0.136     0.264    u_uart0/inst/upg_inst/hex0[31]
    SLICE_X46Y54         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/my_data_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  u_keyboard_segtube/my_data_reg[16]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_keyboard_segtube/my_data_reg[16]/Q
                         net (fo=2, routed)           0.124     0.265    u_keyboard_segtube/p_1_in[20]
    SLICE_X3Y19          FDRE                                         r  u_keyboard_segtube/my_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[3]/C
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/byte_num_reg[3]/Q
                         net (fo=9, routed)           0.129     0.270    u_uart0/inst/upg_inst/hex0[11]
    SLICE_X45Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_keyboard_segtube/sg/cho_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.607%)  route 0.147ns (53.393%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE                         0.000     0.000 r  u_keyboard_segtube/sg/cho_reg[4]/C
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  u_keyboard_segtube/sg/cho_reg[4]/Q
                         net (fo=3, routed)           0.147     0.275    u_keyboard_segtube/sg/cho[4]
    SLICE_X0Y15          FDSE                                         r  u_keyboard_segtube/sg/cho_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/kb/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  u_keyboard_segtube/kb/o_data_reg[0]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_keyboard_segtube/kb/o_data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    u_keyboard_segtube/p_1_in[0]
    SLICE_X2Y19          FDRE                                         r  u_keyboard_segtube/my_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/my_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  u_keyboard_segtube/my_data_reg[14]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_keyboard_segtube/my_data_reg[14]/Q
                         net (fo=3, routed)           0.136     0.277    u_keyboard_segtube/p_0_in[2]
    SLICE_X3Y18          FDRE                                         r  u_keyboard_segtube/my_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/cho_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_keyboard_segtube/sg/cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.239%)  route 0.140ns (49.761%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDSE                         0.000     0.000 r  u_keyboard_segtube/sg/cho_reg[3]/C
    SLICE_X0Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_keyboard_segtube/sg/cho_reg[3]/Q
                         net (fo=3, routed)           0.140     0.281    u_keyboard_segtube/sg/cho[3]
    SLICE_X0Y15          FDSE                                         r  u_keyboard_segtube/sg/cho_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[21]/C
    SLICE_X47Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/byte_num_reg[21]/Q
                         net (fo=9, routed)           0.141     0.282    u_uart0/inst/upg_inst/hex0[29]
    SLICE_X46Y54         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575    11.575    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.000 f  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            upg_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.598ns  (logic 3.114ns (47.192%)  route 3.484ns (52.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X41Y49         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.456     2.023 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.484     5.508    u_uart0/inst/upg_inst/upg_tx_o_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         2.658     8.165 r  u_uart0/inst/upg_inst/upg_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.165    upg_tx
    AA19                                                              r  upg_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 1.187ns (33.095%)  route 2.400ns (66.905%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.541     5.154    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 1.187ns (33.095%)  route 2.400ns (66.905%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.541     5.154    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 1.187ns (33.095%)  route 2.400ns (66.905%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.541     5.154    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 1.187ns (33.095%)  route 2.400ns (66.905%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.541     5.154    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 1.187ns (33.095%)  route 2.400ns (66.905%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.541     5.154    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 1.187ns (34.470%)  route 2.257ns (65.530%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.398     5.011    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 1.187ns (34.470%)  route 2.257ns (65.530%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.398     5.011    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 1.187ns (34.470%)  route 2.257ns (65.530%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.398     5.011    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/wr_byte_len_done_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.444ns  (logic 1.187ns (34.470%)  route 2.257ns (65.530%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     1.567    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           1.159     3.146    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.322     3.468 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_2/O
                         net (fo=1, routed)           0.436     3.904    u_uart0/inst/upg_inst/wr_byte_len_done_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.230 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.263     4.493    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.120     4.613 r  u_uart0/inst/upg_inst/byte_len[7]_i_1/O
                         net (fo=9, routed)           0.398     5.011    u_uart0/inst/upg_inst/byte_len[7]_i_1_n_0
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/wr_byte_len_done_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.128ns (38.954%)  route 0.201ns (61.046%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=6, routed)           0.201     0.892    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.308%)  route 0.200ns (58.692%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=6, routed)           0.200     0.905    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.128ns (34.254%)  route 0.246ns (65.746%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           0.246     0.937    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X47Y50         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=9, routed)           0.247     0.952    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X45Y50         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.128ns (32.706%)  route 0.263ns (67.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=6, routed)           0.263     0.955    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X45Y50         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.695%)  route 0.254ns (64.305%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=9, routed)           0.254     0.959    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X42Y52         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/wr_byte_len_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.975%)  route 0.237ns (56.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=9, routed)           0.237     0.942    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  u_uart0/inst/upg_inst/wr_byte_len_done_i_1/O
                         net (fo=2, routed)           0.000     0.987    u_uart0/inst/upg_inst/wr_byte_len_done0
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/wr_byte_len_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.128ns (29.111%)  route 0.312ns (70.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=9, routed)           0.312     1.003    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X41Y51         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.141ns (31.541%)  route 0.306ns (68.459%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=6, routed)           0.306     1.011    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X45Y50         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/bn_ascii_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.226ns (48.191%)  route 0.243ns (51.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     0.564    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_uart0/inst/upg_inst/uart_rdat_reg[5]/Q
                         net (fo=9, routed)           0.243     0.935    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[5]
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.033 r  u_uart0/inst/upg_inst/bn_ascii[14]_i_1/O
                         net (fo=1, routed)           0.000     1.033    u_uart0/inst/upg_inst/hex2ascii_return[14]
    SLICE_X44Y49         FDCE                                         r  u_uart0/inst/upg_inst/bn_ascii_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  upg_clk_o_upg_clk_wiz

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 1.102ns (16.320%)  route 5.648ns (83.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.683     6.750    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 1.102ns (16.320%)  route 5.648ns (83.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.683     6.750    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 1.102ns (16.320%)  route 5.648ns (83.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.683     6.750    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/msg_indx_reg[2]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 0.978ns (14.564%)  route 5.734ns (85.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         5.734     6.712    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X45Y53         FDCE                                         f  u_uart0/inst/upg_inst/msg_indx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 0.978ns (14.643%)  route 5.698ns (85.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  rst_IBUF_inst/O
                         net (fo=275, routed)         5.698     6.676    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X44Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448     1.448    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.676ns  (logic 0.978ns (14.643%)  route 5.698ns (85.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 r  rst_IBUF_inst/O
                         net (fo=275, routed)         5.698     6.676    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn
    SLICE_X44Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448     1.448    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.102ns (16.691%)  route 5.498ns (83.309%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.533     6.599    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.102ns (16.691%)  route 5.498ns (83.309%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.533     6.599    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.599ns  (logic 1.102ns (16.691%)  route 5.498ns (83.309%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.533     6.599    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 1.102ns (16.790%)  route 5.459ns (83.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=275, routed)         4.965     5.942    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.494     6.560    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     1.438    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.272ns (53.972%)  route 0.232ns (46.028%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[8]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[8]/Q
                         net (fo=1, routed)           0.139     0.267    u_uart0/inst/upg_inst/data6[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.099     0.366 f  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.093     0.459    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.504 r  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.504    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.863%)  route 0.284ns (55.137%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[10]/C
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[10]/Q
                         net (fo=1, routed)           0.202     0.343    u_uart0/inst/upg_inst/data6[2]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3/O
                         net (fo=1, routed)           0.082     0.470    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.515 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.515    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.384%)  route 0.327ns (58.616%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[11]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[11]/Q
                         net (fo=1, routed)           0.052     0.193    u_uart0/inst/upg_inst/data6[3]
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.238 f  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_3/O
                         net (fo=1, routed)           0.275     0.513    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_3_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.558 r  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.558    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.272ns (48.114%)  route 0.293ns (51.886%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[38]/C
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[38]/Q
                         net (fo=1, routed)           0.140     0.268    u_uart0/inst/upg_inst/data3[6]
    SLICE_X47Y51         LUT6 (Prop_lut6_I3_O)        0.099     0.367 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_5/O
                         net (fo=1, routed)           0.153     0.520    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_5_n_0
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.565 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.565    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.448%)  route 0.370ns (61.552%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.204     0.345    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.165     0.556    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.601 r  u_uart0/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000     0.601    u_uart0/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  u_uart0/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  u_uart0/inst/upg_inst/uart_wen_reg/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.467%)  route 0.420ns (64.533%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[1]/C
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    u_uart0/inst/upg_inst/bn_ascii_reg_n_0_[1]
    SLICE_X43Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.344 f  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.262     0.606    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.651 r  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.681%)  route 0.435ns (65.319%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.204     0.345    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.231     0.621    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X39Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.666 r  u_uart0/inst/upg_inst/s_axi_awvalid_i_1/O
                         net (fo=1, routed)           0.000     0.666    u_uart0/inst/upg_inst/s_axi_awvalid_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     0.833    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_awvalid_reg/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.231ns (32.271%)  route 0.485ns (67.729%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.294     0.435    u_uart0/inst/upg_inst/data6[5]
    SLICE_X40Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.480 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.190     0.671    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.716 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.716    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.298ns (40.849%)  route 0.432ns (59.151%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.204     0.345    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.227     0.618    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.112     0.730 r  u_uart0/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.730    u_uart0/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X40Y49         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     0.834    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.296%)  route 0.585ns (71.704%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.204     0.345    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.211     0.601    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.646 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.170     0.816    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X40Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     0.832    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C





