INTSTYLE=ise
INFILE=C:\usr\FPGA3\Fsub\Fsub.ncd
OUTFILE=C:\usr\FPGA3\Fsub\Fsub.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\usr\FPGA3\Fsub
LICENSE=WebPack
USER_INFO=__0_0_0
