{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745285814850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745285814853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 21:36:54 2025 " "Processing started: Mon Apr 21 21:36:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745285814853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285814853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285814853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745285816354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745285816354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "N:/tm373proj/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "N:/tm373proj/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letter.v 1 1 " "Found 1 design units, including 1 entities, in source file letter.v" { { "Info" "ISGN_ENTITY_NAME" "1 letter " "Found entity 1: letter" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.v 1 1 " "Found 1 design units, including 1 entities, in source file digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.v" "" { Text "N:/tm373proj/ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826550 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(367) " "Verilog HDL Expression warning at display.v(367): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 367 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(368) " "Verilog HDL Expression warning at display.v(368): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 368 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(369) " "Verilog HDL Expression warning at display.v(369): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 369 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(378) " "Verilog HDL Expression warning at display.v(378): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 378 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(379) " "Verilog HDL Expression warning at display.v(379): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 379 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(380) " "Verilog HDL Expression warning at display.v(380): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 380 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(390) " "Verilog HDL Expression warning at display.v(390): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 390 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(391) " "Verilog HDL Expression warning at display.v(391): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 391 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(392) " "Verilog HDL Expression warning at display.v(392): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 392 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(402) " "Verilog HDL Expression warning at display.v(402): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 402 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(403) " "Verilog HDL Expression warning at display.v(403): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 403 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(404) " "Verilog HDL Expression warning at display.v(404): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 404 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(414) " "Verilog HDL Expression warning at display.v(414): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 414 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(415) " "Verilog HDL Expression warning at display.v(415): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 415 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(416) " "Verilog HDL Expression warning at display.v(416): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 416 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(426) " "Verilog HDL Expression warning at display.v(426): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 426 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(427) " "Verilog HDL Expression warning at display.v(427): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 427 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(428) " "Verilog HDL Expression warning at display.v(428): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 428 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826584 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(438) " "Verilog HDL Expression warning at display.v(438): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 438 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(439) " "Verilog HDL Expression warning at display.v(439): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 439 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(440) " "Verilog HDL Expression warning at display.v(440): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 440 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(450) " "Verilog HDL Expression warning at display.v(450): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 450 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(451) " "Verilog HDL Expression warning at display.v(451): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 451 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(452) " "Verilog HDL Expression warning at display.v(452): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 452 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(460) " "Verilog HDL Expression warning at display.v(460): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 460 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(461) " "Verilog HDL Expression warning at display.v(461): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 461 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 display.v(462) " "Verilog HDL Expression warning at display.v(462): truncated literal to match 8 bits" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 462 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1745285826585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 display.v(9) " "Verilog HDL Declaration information at display.v(9): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745285826587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285826590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285826590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745285827333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_1 display.v(76) " "Verilog HDL or VHDL warning at display.v(76): object \"gpio_1\" assigned a value but never read" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745285827335 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(45) " "Verilog HDL assignment warning at display.v(45): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827337 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(55) " "Verilog HDL assignment warning at display.v(55): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827338 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(64) " "Verilog HDL assignment warning at display.v(64): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827338 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(65) " "Verilog HDL assignment warning at display.v(65): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827338 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(136) " "Verilog HDL assignment warning at display.v(136): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827339 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(137) " "Verilog HDL assignment warning at display.v(137): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827340 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(143) " "Verilog HDL assignment warning at display.v(143): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827340 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(144) " "Verilog HDL assignment warning at display.v(144): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827341 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(145) " "Verilog HDL assignment warning at display.v(145): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827341 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(155) " "Verilog HDL assignment warning at display.v(155): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827342 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(156) " "Verilog HDL assignment warning at display.v(156): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827342 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(157) " "Verilog HDL assignment warning at display.v(157): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827342 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 display.v(231) " "Verilog HDL assignment warning at display.v(231): truncated value with size 32 to match size of target (20)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827348 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(232) " "Verilog HDL assignment warning at display.v(232): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827348 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 display.v(234) " "Verilog HDL assignment warning at display.v(234): truncated value with size 32 to match size of target (20)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(235) " "Verilog HDL assignment warning at display.v(235): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(237) " "Verilog HDL assignment warning at display.v(237): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(238) " "Verilog HDL assignment warning at display.v(238): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(239) " "Verilog HDL assignment warning at display.v(239): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(241) " "Verilog HDL assignment warning at display.v(241): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(242) " "Verilog HDL assignment warning at display.v(242): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(243) " "Verilog HDL assignment warning at display.v(243): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285827349 "|display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..2\] display.v(11) " "Output port \"LEDR\[7..2\]\" at display.v(11) has no driver" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745285827404 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:ip1 " "Elaborating entity \"ip\" for hierarchy \"ip:ip1\"" {  } { { "display.v" "ip1" { Text "N:/tm373proj/display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285827656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:ip1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "altpll_component" { Text "N:/tm373proj/ip.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285827831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:ip1\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:ip1\|altpll:altpll_component\"" {  } { { "ip.v" "" { Text "N:/tm373proj/ip.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285827842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:ip1\|altpll:altpll_component " "Instantiated megafunction \"ip:ip1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285827842 ""}  } { { "ip.v" "" { Text "N:/tm373proj/ip.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285827842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "N:/tm373proj/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285827988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285827988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285827988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "display.v" "uart_inst" { Text "N:/tm373proj/display.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285828011 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART.v(90) " "Verilog HDL Case Statement information at UART.v(90): all case item expressions in this case statement are onehot" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745285828021 "|display|UART:uart_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART:uart_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"UART:uart_inst\|uart_rx:uart_rx_inst\"" {  } { { "UART.v" "uart_rx_inst" { Text "N:/tm373proj/UART.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285828027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_rx.v(151) " "Verilog HDL assignment warning at uart_rx.v(151): truncated value with size 14 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "N:/tm373proj/uart_rx.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745285828038 "|display|UART:uart_inst|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit digit:digit1 " "Elaborating entity \"digit\" for hierarchy \"digit:digit1\"" {  } { { "display.v" "digit1" { Text "N:/tm373proj/display.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285828046 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "digit.v(8) " "Verilog HDL Case Statement warning at digit.v(8): incomplete case statement has no default case item" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745285828058 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[0\] digit.v(8) " "Inferred latch for \"digit\[3\]\[0\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828058 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[1\] digit.v(8) " "Inferred latch for \"digit\[3\]\[1\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828058 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[2\] digit.v(8) " "Inferred latch for \"digit\[3\]\[2\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828058 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[3\] digit.v(8) " "Inferred latch for \"digit\[3\]\[3\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[4\] digit.v(8) " "Inferred latch for \"digit\[3\]\[4\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[5\] digit.v(8) " "Inferred latch for \"digit\[3\]\[5\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[6\] digit.v(8) " "Inferred latch for \"digit\[3\]\[6\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[7\] digit.v(8) " "Inferred latch for \"digit\[3\]\[7\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[8\] digit.v(8) " "Inferred latch for \"digit\[3\]\[8\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[9\] digit.v(8) " "Inferred latch for \"digit\[3\]\[9\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[10\] digit.v(8) " "Inferred latch for \"digit\[3\]\[10\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[11\] digit.v(8) " "Inferred latch for \"digit\[3\]\[11\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[12\] digit.v(8) " "Inferred latch for \"digit\[3\]\[12\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[13\] digit.v(8) " "Inferred latch for \"digit\[3\]\[13\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[14\] digit.v(8) " "Inferred latch for \"digit\[3\]\[14\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[15\] digit.v(8) " "Inferred latch for \"digit\[3\]\[15\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828059 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[16\] digit.v(8) " "Inferred latch for \"digit\[3\]\[16\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[17\] digit.v(8) " "Inferred latch for \"digit\[3\]\[17\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[18\] digit.v(8) " "Inferred latch for \"digit\[3\]\[18\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[19\] digit.v(8) " "Inferred latch for \"digit\[3\]\[19\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[20\] digit.v(8) " "Inferred latch for \"digit\[3\]\[20\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[21\] digit.v(8) " "Inferred latch for \"digit\[3\]\[21\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[22\] digit.v(8) " "Inferred latch for \"digit\[3\]\[22\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[23\] digit.v(8) " "Inferred latch for \"digit\[3\]\[23\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[24\] digit.v(8) " "Inferred latch for \"digit\[3\]\[24\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[25\] digit.v(8) " "Inferred latch for \"digit\[3\]\[25\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[26\] digit.v(8) " "Inferred latch for \"digit\[3\]\[26\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[27\] digit.v(8) " "Inferred latch for \"digit\[3\]\[27\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[28\] digit.v(8) " "Inferred latch for \"digit\[3\]\[28\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828060 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[29\] digit.v(8) " "Inferred latch for \"digit\[3\]\[29\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[0\] digit.v(8) " "Inferred latch for \"digit\[2\]\[0\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[1\] digit.v(8) " "Inferred latch for \"digit\[2\]\[1\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[2\] digit.v(8) " "Inferred latch for \"digit\[2\]\[2\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[3\] digit.v(8) " "Inferred latch for \"digit\[2\]\[3\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[4\] digit.v(8) " "Inferred latch for \"digit\[2\]\[4\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[5\] digit.v(8) " "Inferred latch for \"digit\[2\]\[5\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[6\] digit.v(8) " "Inferred latch for \"digit\[2\]\[6\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[7\] digit.v(8) " "Inferred latch for \"digit\[2\]\[7\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[8\] digit.v(8) " "Inferred latch for \"digit\[2\]\[8\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[9\] digit.v(8) " "Inferred latch for \"digit\[2\]\[9\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[10\] digit.v(8) " "Inferred latch for \"digit\[2\]\[10\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[11\] digit.v(8) " "Inferred latch for \"digit\[2\]\[11\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[12\] digit.v(8) " "Inferred latch for \"digit\[2\]\[12\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[13\] digit.v(8) " "Inferred latch for \"digit\[2\]\[13\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828061 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[14\] digit.v(8) " "Inferred latch for \"digit\[2\]\[14\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[15\] digit.v(8) " "Inferred latch for \"digit\[2\]\[15\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[16\] digit.v(8) " "Inferred latch for \"digit\[2\]\[16\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[17\] digit.v(8) " "Inferred latch for \"digit\[2\]\[17\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[18\] digit.v(8) " "Inferred latch for \"digit\[2\]\[18\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[19\] digit.v(8) " "Inferred latch for \"digit\[2\]\[19\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[20\] digit.v(8) " "Inferred latch for \"digit\[2\]\[20\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[21\] digit.v(8) " "Inferred latch for \"digit\[2\]\[21\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[22\] digit.v(8) " "Inferred latch for \"digit\[2\]\[22\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[23\] digit.v(8) " "Inferred latch for \"digit\[2\]\[23\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[24\] digit.v(8) " "Inferred latch for \"digit\[2\]\[24\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[25\] digit.v(8) " "Inferred latch for \"digit\[2\]\[25\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[26\] digit.v(8) " "Inferred latch for \"digit\[2\]\[26\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[27\] digit.v(8) " "Inferred latch for \"digit\[2\]\[27\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[28\] digit.v(8) " "Inferred latch for \"digit\[2\]\[28\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[29\] digit.v(8) " "Inferred latch for \"digit\[2\]\[29\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[0\] digit.v(8) " "Inferred latch for \"digit\[1\]\[0\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828062 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[1\] digit.v(8) " "Inferred latch for \"digit\[1\]\[1\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[2\] digit.v(8) " "Inferred latch for \"digit\[1\]\[2\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[3\] digit.v(8) " "Inferred latch for \"digit\[1\]\[3\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[4\] digit.v(8) " "Inferred latch for \"digit\[1\]\[4\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[5\] digit.v(8) " "Inferred latch for \"digit\[1\]\[5\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[6\] digit.v(8) " "Inferred latch for \"digit\[1\]\[6\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[7\] digit.v(8) " "Inferred latch for \"digit\[1\]\[7\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[8\] digit.v(8) " "Inferred latch for \"digit\[1\]\[8\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[9\] digit.v(8) " "Inferred latch for \"digit\[1\]\[9\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[10\] digit.v(8) " "Inferred latch for \"digit\[1\]\[10\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[11\] digit.v(8) " "Inferred latch for \"digit\[1\]\[11\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[12\] digit.v(8) " "Inferred latch for \"digit\[1\]\[12\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828063 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[13\] digit.v(8) " "Inferred latch for \"digit\[1\]\[13\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[14\] digit.v(8) " "Inferred latch for \"digit\[1\]\[14\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[15\] digit.v(8) " "Inferred latch for \"digit\[1\]\[15\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[16\] digit.v(8) " "Inferred latch for \"digit\[1\]\[16\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[17\] digit.v(8) " "Inferred latch for \"digit\[1\]\[17\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[18\] digit.v(8) " "Inferred latch for \"digit\[1\]\[18\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[19\] digit.v(8) " "Inferred latch for \"digit\[1\]\[19\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[20\] digit.v(8) " "Inferred latch for \"digit\[1\]\[20\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[21\] digit.v(8) " "Inferred latch for \"digit\[1\]\[21\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[22\] digit.v(8) " "Inferred latch for \"digit\[1\]\[22\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[23\] digit.v(8) " "Inferred latch for \"digit\[1\]\[23\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[24\] digit.v(8) " "Inferred latch for \"digit\[1\]\[24\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[25\] digit.v(8) " "Inferred latch for \"digit\[1\]\[25\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[26\] digit.v(8) " "Inferred latch for \"digit\[1\]\[26\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[27\] digit.v(8) " "Inferred latch for \"digit\[1\]\[27\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828064 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[28\] digit.v(8) " "Inferred latch for \"digit\[1\]\[28\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[29\] digit.v(8) " "Inferred latch for \"digit\[1\]\[29\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[0\] digit.v(8) " "Inferred latch for \"digit\[0\]\[0\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[1\] digit.v(8) " "Inferred latch for \"digit\[0\]\[1\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[2\] digit.v(8) " "Inferred latch for \"digit\[0\]\[2\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[3\] digit.v(8) " "Inferred latch for \"digit\[0\]\[3\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[4\] digit.v(8) " "Inferred latch for \"digit\[0\]\[4\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[5\] digit.v(8) " "Inferred latch for \"digit\[0\]\[5\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[6\] digit.v(8) " "Inferred latch for \"digit\[0\]\[6\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[7\] digit.v(8) " "Inferred latch for \"digit\[0\]\[7\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[8\] digit.v(8) " "Inferred latch for \"digit\[0\]\[8\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[9\] digit.v(8) " "Inferred latch for \"digit\[0\]\[9\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828065 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[10\] digit.v(8) " "Inferred latch for \"digit\[0\]\[10\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[11\] digit.v(8) " "Inferred latch for \"digit\[0\]\[11\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[12\] digit.v(8) " "Inferred latch for \"digit\[0\]\[12\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[13\] digit.v(8) " "Inferred latch for \"digit\[0\]\[13\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[14\] digit.v(8) " "Inferred latch for \"digit\[0\]\[14\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[15\] digit.v(8) " "Inferred latch for \"digit\[0\]\[15\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[16\] digit.v(8) " "Inferred latch for \"digit\[0\]\[16\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[17\] digit.v(8) " "Inferred latch for \"digit\[0\]\[17\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[18\] digit.v(8) " "Inferred latch for \"digit\[0\]\[18\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[19\] digit.v(8) " "Inferred latch for \"digit\[0\]\[19\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[20\] digit.v(8) " "Inferred latch for \"digit\[0\]\[20\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[21\] digit.v(8) " "Inferred latch for \"digit\[0\]\[21\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[22\] digit.v(8) " "Inferred latch for \"digit\[0\]\[22\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[23\] digit.v(8) " "Inferred latch for \"digit\[0\]\[23\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828066 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[24\] digit.v(8) " "Inferred latch for \"digit\[0\]\[24\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[25\] digit.v(8) " "Inferred latch for \"digit\[0\]\[25\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[26\] digit.v(8) " "Inferred latch for \"digit\[0\]\[26\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[27\] digit.v(8) " "Inferred latch for \"digit\[0\]\[27\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[28\] digit.v(8) " "Inferred latch for \"digit\[0\]\[28\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[29\] digit.v(8) " "Inferred latch for \"digit\[0\]\[29\]\" at digit.v(8)" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828067 "|display|digit:digit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letter letter:letter1 " "Elaborating entity \"letter\" for hierarchy \"letter:letter1\"" {  } { { "display.v" "letter1" { Text "N:/tm373proj/display.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285828078 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "letter.v(8) " "Verilog HDL Case Statement warning at letter.v(8): incomplete case statement has no default case item" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745285828090 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[0\] letter.v(8) " "Inferred latch for \"digit\[3\]\[0\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[1\] letter.v(8) " "Inferred latch for \"digit\[3\]\[1\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[2\] letter.v(8) " "Inferred latch for \"digit\[3\]\[2\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[3\] letter.v(8) " "Inferred latch for \"digit\[3\]\[3\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[4\] letter.v(8) " "Inferred latch for \"digit\[3\]\[4\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[5\] letter.v(8) " "Inferred latch for \"digit\[3\]\[5\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[6\] letter.v(8) " "Inferred latch for \"digit\[3\]\[6\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[7\] letter.v(8) " "Inferred latch for \"digit\[3\]\[7\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[8\] letter.v(8) " "Inferred latch for \"digit\[3\]\[8\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[9\] letter.v(8) " "Inferred latch for \"digit\[3\]\[9\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[10\] letter.v(8) " "Inferred latch for \"digit\[3\]\[10\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[11\] letter.v(8) " "Inferred latch for \"digit\[3\]\[11\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[12\] letter.v(8) " "Inferred latch for \"digit\[3\]\[12\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828091 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[13\] letter.v(8) " "Inferred latch for \"digit\[3\]\[13\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[14\] letter.v(8) " "Inferred latch for \"digit\[3\]\[14\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[15\] letter.v(8) " "Inferred latch for \"digit\[3\]\[15\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[16\] letter.v(8) " "Inferred latch for \"digit\[3\]\[16\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[17\] letter.v(8) " "Inferred latch for \"digit\[3\]\[17\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[18\] letter.v(8) " "Inferred latch for \"digit\[3\]\[18\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[19\] letter.v(8) " "Inferred latch for \"digit\[3\]\[19\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[20\] letter.v(8) " "Inferred latch for \"digit\[3\]\[20\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[21\] letter.v(8) " "Inferred latch for \"digit\[3\]\[21\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[22\] letter.v(8) " "Inferred latch for \"digit\[3\]\[22\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[23\] letter.v(8) " "Inferred latch for \"digit\[3\]\[23\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[24\] letter.v(8) " "Inferred latch for \"digit\[3\]\[24\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828092 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[25\] letter.v(8) " "Inferred latch for \"digit\[3\]\[25\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[26\] letter.v(8) " "Inferred latch for \"digit\[3\]\[26\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[27\] letter.v(8) " "Inferred latch for \"digit\[3\]\[27\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[28\] letter.v(8) " "Inferred latch for \"digit\[3\]\[28\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[3\]\[29\] letter.v(8) " "Inferred latch for \"digit\[3\]\[29\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[0\] letter.v(8) " "Inferred latch for \"digit\[2\]\[0\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[1\] letter.v(8) " "Inferred latch for \"digit\[2\]\[1\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[2\] letter.v(8) " "Inferred latch for \"digit\[2\]\[2\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[3\] letter.v(8) " "Inferred latch for \"digit\[2\]\[3\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[4\] letter.v(8) " "Inferred latch for \"digit\[2\]\[4\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[5\] letter.v(8) " "Inferred latch for \"digit\[2\]\[5\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[6\] letter.v(8) " "Inferred latch for \"digit\[2\]\[6\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[7\] letter.v(8) " "Inferred latch for \"digit\[2\]\[7\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828093 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[8\] letter.v(8) " "Inferred latch for \"digit\[2\]\[8\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[9\] letter.v(8) " "Inferred latch for \"digit\[2\]\[9\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[10\] letter.v(8) " "Inferred latch for \"digit\[2\]\[10\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[11\] letter.v(8) " "Inferred latch for \"digit\[2\]\[11\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[12\] letter.v(8) " "Inferred latch for \"digit\[2\]\[12\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[13\] letter.v(8) " "Inferred latch for \"digit\[2\]\[13\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[14\] letter.v(8) " "Inferred latch for \"digit\[2\]\[14\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[15\] letter.v(8) " "Inferred latch for \"digit\[2\]\[15\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[16\] letter.v(8) " "Inferred latch for \"digit\[2\]\[16\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[17\] letter.v(8) " "Inferred latch for \"digit\[2\]\[17\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[18\] letter.v(8) " "Inferred latch for \"digit\[2\]\[18\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[19\] letter.v(8) " "Inferred latch for \"digit\[2\]\[19\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[20\] letter.v(8) " "Inferred latch for \"digit\[2\]\[20\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[21\] letter.v(8) " "Inferred latch for \"digit\[2\]\[21\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828094 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[22\] letter.v(8) " "Inferred latch for \"digit\[2\]\[22\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[23\] letter.v(8) " "Inferred latch for \"digit\[2\]\[23\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[24\] letter.v(8) " "Inferred latch for \"digit\[2\]\[24\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[25\] letter.v(8) " "Inferred latch for \"digit\[2\]\[25\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[26\] letter.v(8) " "Inferred latch for \"digit\[2\]\[26\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[27\] letter.v(8) " "Inferred latch for \"digit\[2\]\[27\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[28\] letter.v(8) " "Inferred latch for \"digit\[2\]\[28\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[2\]\[29\] letter.v(8) " "Inferred latch for \"digit\[2\]\[29\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[0\] letter.v(8) " "Inferred latch for \"digit\[1\]\[0\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[1\] letter.v(8) " "Inferred latch for \"digit\[1\]\[1\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[2\] letter.v(8) " "Inferred latch for \"digit\[1\]\[2\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[3\] letter.v(8) " "Inferred latch for \"digit\[1\]\[3\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[4\] letter.v(8) " "Inferred latch for \"digit\[1\]\[4\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[5\] letter.v(8) " "Inferred latch for \"digit\[1\]\[5\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[6\] letter.v(8) " "Inferred latch for \"digit\[1\]\[6\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[7\] letter.v(8) " "Inferred latch for \"digit\[1\]\[7\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[8\] letter.v(8) " "Inferred latch for \"digit\[1\]\[8\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[9\] letter.v(8) " "Inferred latch for \"digit\[1\]\[9\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828095 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[10\] letter.v(8) " "Inferred latch for \"digit\[1\]\[10\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[11\] letter.v(8) " "Inferred latch for \"digit\[1\]\[11\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[12\] letter.v(8) " "Inferred latch for \"digit\[1\]\[12\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[13\] letter.v(8) " "Inferred latch for \"digit\[1\]\[13\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[14\] letter.v(8) " "Inferred latch for \"digit\[1\]\[14\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[15\] letter.v(8) " "Inferred latch for \"digit\[1\]\[15\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[16\] letter.v(8) " "Inferred latch for \"digit\[1\]\[16\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[17\] letter.v(8) " "Inferred latch for \"digit\[1\]\[17\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[18\] letter.v(8) " "Inferred latch for \"digit\[1\]\[18\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[19\] letter.v(8) " "Inferred latch for \"digit\[1\]\[19\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[20\] letter.v(8) " "Inferred latch for \"digit\[1\]\[20\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[21\] letter.v(8) " "Inferred latch for \"digit\[1\]\[21\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[22\] letter.v(8) " "Inferred latch for \"digit\[1\]\[22\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[23\] letter.v(8) " "Inferred latch for \"digit\[1\]\[23\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[24\] letter.v(8) " "Inferred latch for \"digit\[1\]\[24\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[25\] letter.v(8) " "Inferred latch for \"digit\[1\]\[25\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828096 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[26\] letter.v(8) " "Inferred latch for \"digit\[1\]\[26\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[27\] letter.v(8) " "Inferred latch for \"digit\[1\]\[27\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[28\] letter.v(8) " "Inferred latch for \"digit\[1\]\[28\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[1\]\[29\] letter.v(8) " "Inferred latch for \"digit\[1\]\[29\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[0\] letter.v(8) " "Inferred latch for \"digit\[0\]\[0\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[1\] letter.v(8) " "Inferred latch for \"digit\[0\]\[1\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[2\] letter.v(8) " "Inferred latch for \"digit\[0\]\[2\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[3\] letter.v(8) " "Inferred latch for \"digit\[0\]\[3\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[4\] letter.v(8) " "Inferred latch for \"digit\[0\]\[4\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[5\] letter.v(8) " "Inferred latch for \"digit\[0\]\[5\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[6\] letter.v(8) " "Inferred latch for \"digit\[0\]\[6\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[7\] letter.v(8) " "Inferred latch for \"digit\[0\]\[7\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[8\] letter.v(8) " "Inferred latch for \"digit\[0\]\[8\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[9\] letter.v(8) " "Inferred latch for \"digit\[0\]\[9\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[10\] letter.v(8) " "Inferred latch for \"digit\[0\]\[10\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[11\] letter.v(8) " "Inferred latch for \"digit\[0\]\[11\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828097 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[12\] letter.v(8) " "Inferred latch for \"digit\[0\]\[12\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[13\] letter.v(8) " "Inferred latch for \"digit\[0\]\[13\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[14\] letter.v(8) " "Inferred latch for \"digit\[0\]\[14\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[15\] letter.v(8) " "Inferred latch for \"digit\[0\]\[15\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[16\] letter.v(8) " "Inferred latch for \"digit\[0\]\[16\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[17\] letter.v(8) " "Inferred latch for \"digit\[0\]\[17\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[18\] letter.v(8) " "Inferred latch for \"digit\[0\]\[18\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[19\] letter.v(8) " "Inferred latch for \"digit\[0\]\[19\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[20\] letter.v(8) " "Inferred latch for \"digit\[0\]\[20\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[21\] letter.v(8) " "Inferred latch for \"digit\[0\]\[21\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[22\] letter.v(8) " "Inferred latch for \"digit\[0\]\[22\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[23\] letter.v(8) " "Inferred latch for \"digit\[0\]\[23\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[24\] letter.v(8) " "Inferred latch for \"digit\[0\]\[24\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[25\] letter.v(8) " "Inferred latch for \"digit\[0\]\[25\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828098 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[26\] letter.v(8) " "Inferred latch for \"digit\[0\]\[26\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828099 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[27\] letter.v(8) " "Inferred latch for \"digit\[0\]\[27\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828099 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[28\] letter.v(8) " "Inferred latch for \"digit\[0\]\[28\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828099 "|display|letter:letter1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit\[0\]\[29\] letter.v(8) " "Inferred latch for \"digit\[0\]\[29\]\" at letter.v(8)" {  } { { "letter.v" "" { Text "N:/tm373proj/letter.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285828099 "|display|letter:letter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex5 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex5\"" {  } { { "display.v" "hex5" { Text "N:/tm373proj/display.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285828113 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "display.v" "Mult1" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "display.v" "Mod7" { Text "N:/tm373proj/display.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "display.v" "Mod6" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "display.v" "Div7" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "display.v" "Div6" { Text "N:/tm373proj/display.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "display.v" "Mult0" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "display.v" "Mod5" { Text "N:/tm373proj/display.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "display.v" "Mod4" { Text "N:/tm373proj/display.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "display.v" "Div5" { Text "N:/tm373proj/display.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "display.v" "Div4" { Text "N:/tm373proj/display.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "display.v" "Mult2" { Text "N:/tm373proj/display.v" 668 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "display.v" "Mult3" { Text "N:/tm373proj/display.v" 668 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "display.v" "Div2" { Text "N:/tm373proj/display.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "display.v" "Mod1" { Text "N:/tm373proj/display.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "display.v" "Mod0" { Text "N:/tm373proj/display.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "display.v" "Div1" { Text "N:/tm373proj/display.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "display.v" "Div0" { Text "N:/tm373proj/display.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "display.v" "Mod3" { Text "N:/tm373proj/display.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "display.v" "Mod2" { Text "N:/tm373proj/display.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "display.v" "Div3" { Text "N:/tm373proj/display.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285830651 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745285830651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285830819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285830819 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285830819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285830975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "N:/tm373proj/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285831358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285831358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "N:/tm373proj/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285831543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285831543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 234 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285831781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285831782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285831782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285831782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285831782 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285831782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "N:/tm373proj/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285831911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285831911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "N:/tm373proj/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "N:/tm373proj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "N:/tm373proj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285832482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832482 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285832482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "N:/tm373proj/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "N:/tm373proj/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285832824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285832824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285832867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285832867 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285832867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "N:/tm373proj/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "N:/tm373proj/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833269 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "N:/tm373proj/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833457 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833457 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "N:/tm373proj/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "N:/tm373proj/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285833809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285833809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 231 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833867 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833899 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833938 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 668 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285833958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285833958 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 668 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285833958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "N:/tm373proj/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285834138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834138 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285834138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "N:/tm373proj/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "N:/tm373proj/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285834559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834559 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285834559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "N:/tm373proj/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "N:/tm373proj/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_97f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285834929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285834929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285834981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285834982 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745285834982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "N:/tm373proj/db/lpm_divide_8bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745285835112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285835112 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[24\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[23\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[22\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[21\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[20\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[9\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[8\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[7\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[7\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[5\] digit:digit4\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[14\] digit:digit4\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[13\] digit:digit4\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[12\] digit:digit4\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[10\] digit:digit4\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[10\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[29\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[28\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[27\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[26\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[25\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[28\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[27\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[26\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[25\] digit:digit4\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[18\] digit:digit4\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[18\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[17\] digit:digit4\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[16\] digit:digit4\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[2\]\[15\] digit:digit4\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit4\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[19\] digit:digit4\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[19\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[17\] digit:digit4\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[16\] digit:digit4\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[15\] digit:digit4\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[24\] digit:digit4\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[23\] digit:digit4\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[23\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[21\] digit:digit4\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[20\] digit:digit4\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[29\] digit:digit4\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[28\] digit:digit4\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[27\] digit:digit4\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[27\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[25\] digit:digit4\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[13\] digit:digit4\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[12\] digit:digit4\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[11\] digit:digit4\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[10\] digit:digit4\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[4\] digit:digit4\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[3\] digit:digit4\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[2\] digit:digit4\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[2\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[1\] digit:digit4\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[8\] digit:digit4\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[7\] digit:digit4\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[6\] digit:digit4\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[3\]\[5\] digit:digit4\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit4\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[9\] digit:digit4\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[8\] digit:digit4\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[6\] digit:digit4\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[6\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[5\] digit:digit4\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[24\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[23\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[22\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[21\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[20\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[4\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[2\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[1\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[0\] digit:digit4\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[0\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[14\] digit:digit4\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[13\] digit:digit4\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[12\] digit:digit4\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[11\] digit:digit4\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[11\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[19\] digit:digit4\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[18\] digit:digit4\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[17\] digit:digit4\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[1\]\[16\] digit:digit4\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit4\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[19\] digit:digit4\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[19\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[17\] digit:digit4\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[16\] digit:digit4\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[15\] digit:digit4\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[29\] digit:digit4\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[28\] digit:digit4\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[27\] digit:digit4\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[27\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[25\] digit:digit4\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[13\] digit:digit4\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[12\] digit:digit4\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[11\] digit:digit4\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[10\] digit:digit4\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[4\] digit:digit4\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[3\] digit:digit4\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[3\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[2\] digit:digit4\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[2\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[1\] digit:digit4\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[8\] digit:digit4\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[7\] digit:digit4\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[6\] digit:digit4\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit4\|digit\[0\]\[5\] digit:digit4\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit4\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit4\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[24\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[23\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[22\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[21\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[20\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[9\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[8\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[7\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[7\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[5\] digit:digit3\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[14\] digit:digit3\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[13\] digit:digit3\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[12\] digit:digit3\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[10\] digit:digit3\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[10\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[29\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[28\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[27\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[26\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[25\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[28\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[27\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[26\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[25\] digit:digit3\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[18\] digit:digit3\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[18\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[17\] digit:digit3\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[16\] digit:digit3\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[2\]\[15\] digit:digit3\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit3\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[19\] digit:digit3\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[19\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[17\] digit:digit3\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[16\] digit:digit3\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[15\] digit:digit3\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[24\] digit:digit3\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[23\] digit:digit3\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[23\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[21\] digit:digit3\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[20\] digit:digit3\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[29\] digit:digit3\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[28\] digit:digit3\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[27\] digit:digit3\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[27\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[25\] digit:digit3\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[13\] digit:digit3\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[12\] digit:digit3\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[11\] digit:digit3\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[10\] digit:digit3\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[4\] digit:digit3\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[3\] digit:digit3\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[2\] digit:digit3\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[2\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[1\] digit:digit3\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[8\] digit:digit3\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[7\] digit:digit3\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[6\] digit:digit3\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[3\]\[5\] digit:digit3\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit3\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[9\] digit:digit3\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[8\] digit:digit3\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[6\] digit:digit3\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[6\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[5\] digit:digit3\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[24\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[23\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[22\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[21\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[20\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[4\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[2\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[1\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[0\] digit:digit3\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[0\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[14\] digit:digit3\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[13\] digit:digit3\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[12\] digit:digit3\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[11\] digit:digit3\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[11\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[19\] digit:digit3\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[18\] digit:digit3\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[17\] digit:digit3\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[1\]\[16\] digit:digit3\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit3\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[19\] digit:digit3\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[19\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[17\] digit:digit3\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[16\] digit:digit3\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[15\] digit:digit3\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[29\] digit:digit3\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[28\] digit:digit3\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[27\] digit:digit3\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[27\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[25\] digit:digit3\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[13\] digit:digit3\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[12\] digit:digit3\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[11\] digit:digit3\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[10\] digit:digit3\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[4\] digit:digit3\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[3\] digit:digit3\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[3\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[2\] digit:digit3\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[2\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[1\] digit:digit3\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[8\] digit:digit3\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[7\] digit:digit3\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[6\] digit:digit3\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit3\|digit\[0\]\[5\] digit:digit3\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit3\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit3\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[24\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[23\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[22\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[21\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[20\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[9\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[8\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[6\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[6\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[5\] digit:digit2\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[14\] digit:digit2\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[13\] digit:digit2\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[12\] digit:digit2\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[11\] digit:digit2\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[11\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[29\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[28\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[27\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[26\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[25\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[28\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[27\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[26\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[25\] digit:digit2\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[19\] digit:digit2\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[19\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[17\] digit:digit2\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[16\] digit:digit2\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[2\]\[15\] digit:digit2\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit2\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[24\] digit:digit2\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[22\] digit:digit2\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[22\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[21\] digit:digit2\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[20\] digit:digit2\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[18\] digit:digit2\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[18\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[17\] digit:digit2\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[16\] digit:digit2\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[15\] digit:digit2\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[29\] digit:digit2\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[28\] digit:digit2\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[26\] digit:digit2\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[26\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[25\] digit:digit2\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[13\] digit:digit2\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[12\] digit:digit2\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[11\] digit:digit2\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[10\] digit:digit2\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[4\] digit:digit2\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[3\] digit:digit2\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[1\] digit:digit2\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[0\] digit:digit2\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[0\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[8\] digit:digit2\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[7\] digit:digit2\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[6\] digit:digit2\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[3\]\[5\] digit:digit2\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit2\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[9\] digit:digit2\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[8\] digit:digit2\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[7\] digit:digit2\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[7\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[5\] digit:digit2\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[24\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[23\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[22\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[21\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[20\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[4\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[3\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[3\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[2\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[1\] digit:digit2\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[14\] digit:digit2\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[13\] digit:digit2\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[12\] digit:digit2\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[10\] digit:digit2\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[10\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[19\] digit:digit2\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[18\] digit:digit2\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[17\] digit:digit2\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[1\]\[16\] digit:digit2\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit2\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[18\] digit:digit2\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[18\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[17\] digit:digit2\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[16\] digit:digit2\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[15\] digit:digit2\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[29\] digit:digit2\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[28\] digit:digit2\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[26\] digit:digit2\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[26\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[25\] digit:digit2\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[13\] digit:digit2\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[12\] digit:digit2\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[11\] digit:digit2\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[10\] digit:digit2\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[4\] digit:digit2\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[3\] digit:digit2\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[3\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[1\] digit:digit2\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[0\] digit:digit2\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[0\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[8\] digit:digit2\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[7\] digit:digit2\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[6\] digit:digit2\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit2\|digit\[0\]\[5\] digit:digit2\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit2\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit2\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[24\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[23\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[22\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[21\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[20\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[9\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[8\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[6\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[6\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[5\] digit:digit1\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[14\] digit:digit1\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[13\] digit:digit1\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[12\] digit:digit1\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[11\] digit:digit1\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[11\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[29\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[28\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[27\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[26\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[25\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[28\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[27\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[26\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[25\] digit:digit1\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[19\] digit:digit1\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[19\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[17\] digit:digit1\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[16\] digit:digit1\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[2\]\[15\] digit:digit1\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit1\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[24\] digit:digit1\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[22\] digit:digit1\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[22\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[21\] digit:digit1\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[20\] digit:digit1\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[18\] digit:digit1\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[18\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[17\] digit:digit1\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[16\] digit:digit1\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[15\] digit:digit1\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[29\] digit:digit1\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[28\] digit:digit1\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[26\] digit:digit1\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[26\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[25\] digit:digit1\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[13\] digit:digit1\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[12\] digit:digit1\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[11\] digit:digit1\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[10\] digit:digit1\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[4\] digit:digit1\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[3\] digit:digit1\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[1\] digit:digit1\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[0\] digit:digit1\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[0\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[8\] digit:digit1\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[7\] digit:digit1\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[6\] digit:digit1\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[3\]\[5\] digit:digit1\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit1\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[9\] digit:digit1\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[8\] digit:digit1\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[7\] digit:digit1\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[7\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[5\] digit:digit1\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[24\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[23\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[22\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[21\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[20\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[4\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[3\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[3\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[2\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[1\] digit:digit1\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[14\] digit:digit1\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[13\] digit:digit1\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[12\] digit:digit1\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[10\] digit:digit1\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[10\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[19\] digit:digit1\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[18\] digit:digit1\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[17\] digit:digit1\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[1\]\[16\] digit:digit1\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit1\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[18\] digit:digit1\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[18\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[17\] digit:digit1\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[16\] digit:digit1\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[15\] digit:digit1\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[29\] digit:digit1\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[28\] digit:digit1\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[26\] digit:digit1\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[26\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[25\] digit:digit1\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[13\] digit:digit1\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[12\] digit:digit1\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[11\] digit:digit1\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[10\] digit:digit1\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[4\] digit:digit1\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[3\] digit:digit1\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[3\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[1\] digit:digit1\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[0\] digit:digit1\|digit\[0\]\[2\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[0\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[8\] digit:digit1\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[7\] digit:digit1\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[6\] digit:digit1\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit1\|digit\[0\]\[5\] digit:digit1\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit1\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit1\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[24\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[23\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[22\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[21\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[20\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[9\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[8\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[7\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[7\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[5\] digit:digit6\|digit\[2\]\[6\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[14\] digit:digit6\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[13\] digit:digit6\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[12\] digit:digit6\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[10\] digit:digit6\|digit\[2\]\[11\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[10\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[29\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[28\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[27\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[26\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[25\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[28\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[27\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[26\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[25\] digit:digit6\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[18\] digit:digit6\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[18\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[17\] digit:digit6\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[16\] digit:digit6\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[2\]\[15\] digit:digit6\|digit\[2\]\[19\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit6\|digit\[2\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[19\] digit:digit6\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[19\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[17\] digit:digit6\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[16\] digit:digit6\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[15\] digit:digit6\|digit\[3\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[24\] digit:digit6\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[23\] digit:digit6\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[23\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[21\] digit:digit6\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[20\] digit:digit6\|digit\[3\]\[22\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[22\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[29\] digit:digit6\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[28\] digit:digit6\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[27\] digit:digit6\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[27\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[25\] digit:digit6\|digit\[3\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[13\] digit:digit6\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[12\] digit:digit6\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[11\] digit:digit6\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[10\] digit:digit6\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[4\] digit:digit6\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[3\] digit:digit6\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[2\] digit:digit6\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[2\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[1\] digit:digit6\|digit\[3\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[8\] digit:digit6\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[7\] digit:digit6\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[6\] digit:digit6\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[3\]\[5\] digit:digit6\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit6\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[9\] digit:digit6\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[8\] digit:digit6\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[6\] digit:digit6\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[6\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[5\] digit:digit6\|digit\[1\]\[7\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[24\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[23\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[22\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[21\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[20\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[4\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[2\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[1\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[0\] digit:digit6\|digit\[1\]\[3\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[0\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[14\] digit:digit6\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[13\] digit:digit6\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[12\] digit:digit6\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[11\] digit:digit6\|digit\[1\]\[10\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[11\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[19\] digit:digit6\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[18\] digit:digit6\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[17\] digit:digit6\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[1\]\[16\] digit:digit6\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit6\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[19\] digit:digit6\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[19\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[17\] digit:digit6\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[16\] digit:digit6\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[15\] digit:digit6\|digit\[0\]\[18\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[29\] digit:digit6\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[28\] digit:digit6\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[27\] digit:digit6\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[27\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[25\] digit:digit6\|digit\[0\]\[26\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[26\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[13\] digit:digit6\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[12\] digit:digit6\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[11\] digit:digit6\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[10\] digit:digit6\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[4\] digit:digit6\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[3\] digit:digit6\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[3\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[2\] digit:digit6\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[2\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[1\] digit:digit6\|digit\[0\]\[0\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[8\] digit:digit6\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[7\] digit:digit6\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[6\] digit:digit6\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit6\|digit\[0\]\[5\] digit:digit6\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit6\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit6\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[24\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[24\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[23\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[23\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[22\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[22\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[21\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[21\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[20\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[20\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[9\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[9\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[8\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[8\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[6\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[6\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[5\] digit:digit5\|digit\[2\]\[7\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[5\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[7\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[14\] digit:digit5\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[14\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[13\] digit:digit5\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[13\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[12\] digit:digit5\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[12\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[11\] digit:digit5\|digit\[2\]\[10\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[11\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[10\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[29\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[29\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[28\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[28\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[27\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[27\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[26\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[26\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[25\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[25\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[28\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[28\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[27\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[27\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[26\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[26\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[25\] digit:digit5\|digit\[2\]\[29\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[25\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[29\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[19\] digit:digit5\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[19\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[17\] digit:digit5\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[17\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[16\] digit:digit5\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[16\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[2\]\[15\] digit:digit5\|digit\[2\]\[18\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[2\]\[15\]\" merged with LATCH primitive \"digit:digit5\|digit\[2\]\[18\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[24\] digit:digit5\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[24\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[22\] digit:digit5\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[22\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[21\] digit:digit5\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[21\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[20\] digit:digit5\|digit\[3\]\[23\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[20\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[23\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[18\] digit:digit5\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[18\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[17\] digit:digit5\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[17\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[16\] digit:digit5\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[16\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[15\] digit:digit5\|digit\[3\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[15\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[29\] digit:digit5\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[29\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[28\] digit:digit5\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[28\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[26\] digit:digit5\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[26\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[25\] digit:digit5\|digit\[3\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[25\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[13\] digit:digit5\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[13\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[12\] digit:digit5\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[12\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[11\] digit:digit5\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[11\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[10\] digit:digit5\|digit\[3\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[10\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[4\] digit:digit5\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[4\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[3\] digit:digit5\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[3\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[1\] digit:digit5\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[1\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[0\] digit:digit5\|digit\[3\]\[2\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[0\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[2\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[8\] digit:digit5\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[8\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[7\] digit:digit5\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[7\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[6\] digit:digit5\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[6\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[3\]\[5\] digit:digit5\|digit\[3\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[3\]\[5\]\" merged with LATCH primitive \"digit:digit5\|digit\[3\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[9\] digit:digit5\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[9\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[8\] digit:digit5\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[8\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[7\] digit:digit5\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[7\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[5\] digit:digit5\|digit\[1\]\[6\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[5\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[6\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[24\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[24\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[23\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[23\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[22\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[22\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[21\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[21\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[20\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[20\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[4\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[4\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[3\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[3\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[2\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[2\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[1\] digit:digit5\|digit\[1\]\[0\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[1\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[0\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[14\] digit:digit5\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[14\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[13\] digit:digit5\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[13\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[12\] digit:digit5\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[12\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[10\] digit:digit5\|digit\[1\]\[11\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[10\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[11\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[19\] digit:digit5\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[19\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[18\] digit:digit5\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[18\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[17\] digit:digit5\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[17\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[1\]\[16\] digit:digit5\|digit\[1\]\[15\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[1\]\[16\]\" merged with LATCH primitive \"digit:digit5\|digit\[1\]\[15\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[18\] digit:digit5\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[18\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[17\] digit:digit5\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[17\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[16\] digit:digit5\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[16\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[15\] digit:digit5\|digit\[0\]\[19\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[15\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[19\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[29\] digit:digit5\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[29\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[28\] digit:digit5\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[28\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[26\] digit:digit5\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[26\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[25\] digit:digit5\|digit\[0\]\[27\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[25\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[27\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[13\] digit:digit5\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[13\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[12\] digit:digit5\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[12\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[11\] digit:digit5\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[11\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[10\] digit:digit5\|digit\[0\]\[14\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[10\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[14\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[4\] digit:digit5\|digit\[0\]\[3\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[4\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[2\] digit:digit5\|digit\[0\]\[3\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[2\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[1\] digit:digit5\|digit\[0\]\[3\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[1\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[0\] digit:digit5\|digit\[0\]\[3\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[0\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[3\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[8\] digit:digit5\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[8\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[7\] digit:digit5\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[7\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[6\] digit:digit5\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[6\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "digit:digit5\|digit\[0\]\[5\] digit:digit5\|digit\[0\]\[9\] " "Duplicate LATCH primitive \"digit:digit5\|digit\[0\]\[5\]\" merged with LATCH primitive \"digit:digit5\|digit\[0\]\[9\]\"" {  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745285835978 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1745285835978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[2\]\[6\] " "Latch digit:digit4\|digit\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836021 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[2\]\[11\] " "Latch digit:digit4\|digit\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836021 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[2\]\[29\] " "Latch digit:digit4\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836021 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[2\]\[19\] " "Latch digit:digit4\|digit\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836022 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[18\] " "Latch digit:digit4\|digit\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836022 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[22\] " "Latch digit:digit4\|digit\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836022 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[26\] " "Latch digit:digit4\|digit\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836022 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[14\] " "Latch digit:digit4\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836023 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[0\] " "Latch digit:digit4\|digit\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836023 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[3\]\[9\] " "Latch digit:digit4\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836023 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[1\]\[7\] " "Latch digit:digit4\|digit\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836023 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[1\]\[3\] " "Latch digit:digit4\|digit\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836023 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[1\]\[10\] " "Latch digit:digit4\|digit\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836024 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[1\]\[15\] " "Latch digit:digit4\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836024 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[0\]\[18\] " "Latch digit:digit4\|digit\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836024 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[0\]\[26\] " "Latch digit:digit4\|digit\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836024 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[0\]\[14\] " "Latch digit:digit4\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836024 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[0\]\[0\] " "Latch digit:digit4\|digit\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836025 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit4\|digit\[0\]\[9\] " "Latch digit:digit4\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836025 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[2\]\[6\] " "Latch digit:digit3\|digit\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836025 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[2\]\[11\] " "Latch digit:digit3\|digit\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[3\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[3\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836025 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[2\]\[29\] " "Latch digit:digit3\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[2\]\[19\] " "Latch digit:digit3\|digit\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[18\] " "Latch digit:digit3\|digit\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[22\] " "Latch digit:digit3\|digit\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[26\] " "Latch digit:digit3\|digit\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[14\] " "Latch digit:digit3\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[0\] " "Latch digit:digit3\|digit\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836026 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[3\]\[9\] " "Latch digit:digit3\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[1\]\[7\] " "Latch digit:digit3\|digit\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[1\]\[3\] " "Latch digit:digit3\|digit\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[1\]\[10\] " "Latch digit:digit3\|digit\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[1\]\[15\] " "Latch digit:digit3\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[0\]\[18\] " "Latch digit:digit3\|digit\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836027 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[0\]\[26\] " "Latch digit:digit3\|digit\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[0\]\[14\] " "Latch digit:digit3\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[0\]\[0\] " "Latch digit:digit3\|digit\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[2\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[2\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit3\|digit\[0\]\[9\] " "Latch digit:digit3\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_x_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_x_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[2\]\[7\] " "Latch digit:digit2\|digit\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[2\]\[10\] " "Latch digit:digit2\|digit\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836028 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[2\]\[29\] " "Latch digit:digit2\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836029 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[2\]\[18\] " "Latch digit:digit2\|digit\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836029 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[23\] " "Latch digit:digit2\|digit\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836029 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[19\] " "Latch digit:digit2\|digit\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836029 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[27\] " "Latch digit:digit2\|digit\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836029 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[14\] " "Latch digit:digit2\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836030 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[2\] " "Latch digit:digit2\|digit\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836030 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[3\]\[9\] " "Latch digit:digit2\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836030 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[1\]\[6\] " "Latch digit:digit2\|digit\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836030 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[1\]\[0\] " "Latch digit:digit2\|digit\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836030 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[1\]\[11\] " "Latch digit:digit2\|digit\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836031 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[1\]\[15\] " "Latch digit:digit2\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836031 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[0\]\[19\] " "Latch digit:digit2\|digit\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836031 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[0\]\[27\] " "Latch digit:digit2\|digit\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836031 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[0\]\[14\] " "Latch digit:digit2\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836032 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[0\]\[2\] " "Latch digit:digit2\|digit\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836032 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit2\|digit\[0\]\[9\] " "Latch digit:digit2\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div1\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836032 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[2\]\[7\] " "Latch digit:digit1\|digit\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836032 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[2\]\[10\] " "Latch digit:digit1\|digit\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836032 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[2\]\[29\] " "Latch digit:digit1\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836033 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[2\]\[18\] " "Latch digit:digit1\|digit\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836033 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[23\] " "Latch digit:digit1\|digit\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836033 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[19\] " "Latch digit:digit1\|digit\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836033 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[27\] " "Latch digit:digit1\|digit\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836033 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[14\] " "Latch digit:digit1\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[2\] " "Latch digit:digit1\|digit\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[3\]\[9\] " "Latch digit:digit1\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 47 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[1\]\[6\] " "Latch digit:digit1\|digit\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[1\]\[0\] " "Latch digit:digit1\|digit\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[1\]\[11\] " "Latch digit:digit1\|digit\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836034 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[1\]\[15\] " "Latch digit:digit1\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[0\]\[19\] " "Latch digit:digit1\|digit\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[0\]\[27\] " "Latch digit:digit1\|digit\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[0\]\[14\] " "Latch digit:digit1\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[0\]\[2\] " "Latch digit:digit1\|digit\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 52 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit1\|digit\[0\]\[9\] " "Latch digit:digit1\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div0\|lpm_divide_5jm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[8\]~synth" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 57 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[2\]\[6\] " "Latch digit:digit6\|digit\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836035 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[2\]\[11\] " "Latch digit:digit6\|digit\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[3\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[3\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[2\]\[29\] " "Latch digit:digit6\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[2\]\[19\] " "Latch digit:digit6\|digit\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[18\] " "Latch digit:digit6\|digit\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[22\] " "Latch digit:digit6\|digit\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[26\] " "Latch digit:digit6\|digit\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[14\] " "Latch digit:digit6\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836036 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[0\] " "Latch digit:digit6\|digit\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[3\]\[9\] " "Latch digit:digit6\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[1\]\[7\] " "Latch digit:digit6\|digit\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[1\]\[3\] " "Latch digit:digit6\|digit\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[1\]\[10\] " "Latch digit:digit6\|digit\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[1\]\[15\] " "Latch digit:digit6\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836037 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[0\]\[18\] " "Latch digit:digit6\|digit\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[0\]\[26\] " "Latch digit:digit6\|digit\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[0\]\[14\] " "Latch digit:digit6\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[0\]\[0\] " "Latch digit:digit6\|digit\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[2\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[2\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit6\|digit\[0\]\[9\] " "Latch digit:digit6\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:uart_inst\|lidar_y_lower\[1\] " "Ports D and ENA on the latch are fed by the same signal UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[2\]\[7\] " "Latch digit:digit5\|digit\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836038 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[2\]\[10\] " "Latch digit:digit5\|digit\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836039 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[2\]\[29\] " "Latch digit:digit5\|digit\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836039 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[2\]\[18\] " "Latch digit:digit5\|digit\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836039 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[23\] " "Latch digit:digit5\|digit\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836039 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[19\] " "Latch digit:digit5\|digit\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836039 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[27\] " "Latch digit:digit5\|digit\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836040 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[14\] " "Latch digit:digit5\|digit\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836040 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[2\] " "Latch digit:digit5\|digit\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836040 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[3\]\[9\] " "Latch digit:digit5\|digit\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_3_result_int\[4\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 42 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836040 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[1\]\[6\] " "Latch digit:digit5\|digit\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836040 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[1\]\[0\] " "Latch digit:digit5\|digit\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[1\]\[11\] " "Latch digit:digit5\|digit\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[1\]\[15\] " "Latch digit:digit5\|digit\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[0\]\[19\] " "Latch digit:digit5\|digit\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[0\]\[27\] " "Latch digit:digit5\|digit\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[0\]\[14\] " "Latch digit:digit5\|digit\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836041 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[0\]\[3\] " "Latch digit:digit5\|digit\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 47 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836042 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "digit:digit5\|digit\[0\]\[9\] " "Latch digit:digit5\|digit\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div3\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "N:/tm373proj/db/alt_u_div_84f.tdf" 52 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745285836042 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745285836042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745285837214 "|display|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745285837214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745285837406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745285839455 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[1\]~14 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[1\]~14\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[1\]~14" { Text "N:/tm373proj/db/alt_u_div_e7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285839480 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745285839480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/tm373proj/output_files/display.map.smsg " "Generated suppressed messages file N:/tm373proj/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285839663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745285840211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745285840211 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[1\] " "No output dependent on input pin \"GPIO\[1\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[2\] " "No output dependent on input pin \"GPIO\[2\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[3\] " "No output dependent on input pin \"GPIO\[3\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[4\] " "No output dependent on input pin \"GPIO\[4\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[5\] " "No output dependent on input pin \"GPIO\[5\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[6\] " "No output dependent on input pin \"GPIO\[6\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[7\] " "No output dependent on input pin \"GPIO\[7\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[8\] " "No output dependent on input pin \"GPIO\[8\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[9\] " "No output dependent on input pin \"GPIO\[9\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[10\] " "No output dependent on input pin \"GPIO\[10\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[11\] " "No output dependent on input pin \"GPIO\[11\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[12\] " "No output dependent on input pin \"GPIO\[12\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[13\] " "No output dependent on input pin \"GPIO\[13\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[14\] " "No output dependent on input pin \"GPIO\[14\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[15\] " "No output dependent on input pin \"GPIO\[15\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[16\] " "No output dependent on input pin \"GPIO\[16\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[17\] " "No output dependent on input pin \"GPIO\[17\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[18\] " "No output dependent on input pin \"GPIO\[18\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[19\] " "No output dependent on input pin \"GPIO\[19\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[20\] " "No output dependent on input pin \"GPIO\[20\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[21\] " "No output dependent on input pin \"GPIO\[21\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[22\] " "No output dependent on input pin \"GPIO\[22\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[23\] " "No output dependent on input pin \"GPIO\[23\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[24\] " "No output dependent on input pin \"GPIO\[24\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[25\] " "No output dependent on input pin \"GPIO\[25\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[26\] " "No output dependent on input pin \"GPIO\[26\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[27\] " "No output dependent on input pin \"GPIO\[27\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[28\] " "No output dependent on input pin \"GPIO\[28\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[29\] " "No output dependent on input pin \"GPIO\[29\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[30\] " "No output dependent on input pin \"GPIO\[30\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[31\] " "No output dependent on input pin \"GPIO\[31\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[32\] " "No output dependent on input pin \"GPIO\[32\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[33\] " "No output dependent on input pin \"GPIO\[33\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[34\] " "No output dependent on input pin \"GPIO\[34\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO\[35\] " "No output dependent on input pin \"GPIO\[35\]\"" {  } { { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745285840773 "|display|GPIO[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745285840773 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3100 " "Implemented 3100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745285840776 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745285840776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2951 " "Implemented 2951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745285840776 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1745285840776 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745285840776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745285840776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 329 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745285840926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 21:37:20 2025 " "Processing ended: Mon Apr 21 21:37:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745285840926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745285840926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745285840926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745285840926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745285844265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745285844268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 21:37:22 2025 " "Processing started: Mon Apr 21 21:37:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745285844268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745285844268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off display -c display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745285844268 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745285844746 ""}
{ "Info" "0" "" "Project  = display" {  } {  } 0 0 "Project  = display" 0 0 "Fitter" 0 0 1745285844747 ""}
{ "Info" "0" "" "Revision = display" {  } {  } 0 0 "Revision = display" 0 0 "Fitter" 0 0 1745285844747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745285844985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745285844988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "display EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745285845031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745285845109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745285845109 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "N:/tm373proj/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1745285845193 ""}  } { { "db/ip_altpll.v" "" { Text "N:/tm373proj/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1745285845193 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745285845565 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745285845576 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745285845958 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745285845958 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745285845968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745285845968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745285845968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745285845968 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745285845968 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745285845968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745285845973 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "The Timing Analyzer is analyzing 114 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1745285847923 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display.sdc " "Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745285847926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745285847926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745285847934 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285847954 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1745285847954 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745285847972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745285847973 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745285847974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_lower\[5\] " "Destination node UART:uart_inst\|lidar_y_lower\[5\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_lower\[4\] " "Destination node UART:uart_inst\|lidar_y_lower\[4\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_lower\[1\] " "Destination node UART:uart_inst\|lidar_y_lower\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_lower\[6\] " "Destination node UART:uart_inst\|lidar_y_lower\[6\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_lower\[7\] " "Destination node UART:uart_inst\|lidar_y_lower\[7\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_upper\[0\] " "Destination node UART:uart_inst\|lidar_y_upper\[0\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_upper\[1\] " "Destination node UART:uart_inst\|lidar_y_upper\[1\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_upper\[2\] " "Destination node UART:uart_inst\|lidar_y_upper\[2\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_upper\[3\] " "Destination node UART:uart_inst\|lidar_y_upper\[3\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_inst\|lidar_y_upper\[4\] " "Destination node UART:uart_inst\|lidar_y_upper\[4\]" {  } { { "UART.v" "" { Text "N:/tm373proj/UART.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745285848156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1745285848156 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745285848156 ""}  } { { "display.v" "" { Text "N:/tm373proj/display.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848157 ""}  } { { "db/ip_altpll.v" "" { Text "N:/tm373proj/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit1\|Mux19~0  " "Automatically promoted node digit:digit1\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848157 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 5274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit2\|Mux19~0  " "Automatically promoted node digit:digit2\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848158 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit3\|Mux19~0  " "Automatically promoted node digit:digit3\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848158 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 5497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit4\|Mux19~0  " "Automatically promoted node digit:digit4\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848158 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 5754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit5\|Mux19~0  " "Automatically promoted node digit:digit5\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848158 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 6033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digit:digit6\|Mux19~0  " "Automatically promoted node digit:digit6\|Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745285848158 ""}  } { { "digit.v" "" { Text "N:/tm373proj/digit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 5013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745285848158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745285848763 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745285848764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745285848765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745285848768 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745285848774 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1745285848774 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1745285848774 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745285848775 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745285848777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745285848777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 I/O Output Buffer " "Packed 9 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1745285848778 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "9 " "Created 9 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1745285848778 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745285848778 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_altpll.v" "" { Text "N:/tm373proj/db/ip_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip.v" "" { Text "N:/tm373proj/ip.v" 104 0 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 37 0 0 } } { "display.v" "" { Text "N:/tm373proj/display.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1745285848934 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745285849346 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1745285849346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745285849383 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745285849419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745285851761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745285852531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745285852588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745285861670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745285861671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745285862431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.4% " "3e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1745285868530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "N:/tm373proj/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745285869216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745285869216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745285880291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745285880291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745285880295 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.99 " "Total time spent on timing analysis during the Fitter is 4.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745285880541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745285880567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745285881044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745285881046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745285881487 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745285882277 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745285883195 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "37 Cyclone IV E " "37 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "display.v" "" { Text "N:/tm373proj/display.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "N:/tm373proj/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745285883232 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1745285883232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/tm373proj/output_files/display.fit.smsg " "Generated suppressed messages file N:/tm373proj/output_files/display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745285883512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 392 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6052 " "Peak virtual memory: 6052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745285884945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 21:38:04 2025 " "Processing ended: Mon Apr 21 21:38:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745285884945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745285884945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745285884945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745285884945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745285887820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745285887823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 21:38:07 2025 " "Processing started: Mon Apr 21 21:38:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745285887823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745285887823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off display -c display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745285887823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745285888934 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745285891747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745285891870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745285892800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 21:38:12 2025 " "Processing ended: Mon Apr 21 21:38:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745285892800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745285892800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745285892800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745285892800 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745285893548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745285895249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745285895252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 21:38:14 2025 " "Processing started: Mon Apr 21 21:38:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745285895252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745285895252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta display -c display " "Command: quartus_sta display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745285895252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745285895750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745285896327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745285896327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285896411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285896411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "The Timing Analyzer is analyzing 114 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1745285896992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "display.sdc " "Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745285897173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285897173 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745285897180 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745285897180 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745285897180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285897181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_inst\|lidar_x_lower\[2\] UART:uart_inst\|lidar_x_lower\[2\] " "create_clock -period 1.000 -name UART:uart_inst\|lidar_x_lower\[2\] UART:uart_inst\|lidar_x_lower\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745285897186 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_inst\|lidar_y_lower\[1\] UART:uart_inst\|lidar_y_lower\[1\] " "create_clock -period 1.000 -name UART:uart_inst\|lidar_y_lower\[1\] UART:uart_inst\|lidar_y_lower\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745285897186 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_inst\|lidar_x_lower\[3\] UART:uart_inst\|lidar_x_lower\[3\] " "create_clock -period 1.000 -name UART:uart_inst\|lidar_x_lower\[3\] UART:uart_inst\|lidar_x_lower\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745285897186 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_inst\|lidar_y_lower\[3\] UART:uart_inst\|lidar_y_lower\[3\] " "create_clock -period 1.000 -name UART:uart_inst\|lidar_y_lower\[3\] UART:uart_inst\|lidar_y_lower\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745285897186 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745285897186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285897201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745285897201 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745285897215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745285897217 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745285897219 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745285897290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745285897500 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745285897500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.206 " "Worst-case setup slack is -51.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.206           -1745.036 UART:uart_inst\|lidar_x_lower\[2\]  " "  -51.206           -1745.036 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.115           -2353.012 UART:uart_inst\|lidar_x_lower\[3\]  " "  -51.115           -2353.012 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.476           -2285.663 UART:uart_inst\|lidar_y_lower\[3\]  " "  -48.476           -2285.663 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.327            -792.920 UART:uart_inst\|lidar_y_lower\[1\]  " "  -42.327            -792.920 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.614             -44.342 CLOCK_50  " "  -22.614             -44.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.953               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   32.953               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285897526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.234 " "Worst-case hold slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -9.342 UART:uart_inst\|lidar_y_lower\[3\]  " "   -1.234              -9.342 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -3.708 UART:uart_inst\|lidar_x_lower\[3\]  " "   -0.516              -3.708 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.600               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.396               0.000 UART:uart_inst\|lidar_x_lower\[2\]  " "    3.396               0.000 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.768               0.000 UART:uart_inst\|lidar_y_lower\[1\]  " "    3.768               0.000 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285897580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285897607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285897634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.362 " "Worst-case minimum pulse width slack is -10.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.362           -5678.553 UART:uart_inst\|lidar_x_lower\[3\]  " "  -10.362           -5678.553 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.479           -5079.658 UART:uart_inst\|lidar_y_lower\[3\]  " "   -9.479           -5079.658 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.810           -2759.288 UART:uart_inst\|lidar_x_lower\[2\]  " "   -7.810           -2759.288 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252            -110.215 UART:uart_inst\|lidar_y_lower\[1\]  " "   -1.252            -110.215 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.653               0.000 CLOCK_50  " "    9.653               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.709               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.709               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285897660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285897660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745285898829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745285898864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745285899383 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285899617 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745285899617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745285899628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745285899715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745285899715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.648 " "Worst-case setup slack is -46.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.648           -1590.395 UART:uart_inst\|lidar_x_lower\[2\]  " "  -46.648           -1590.395 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.566           -2140.978 UART:uart_inst\|lidar_x_lower\[3\]  " "  -46.566           -2140.978 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.915           -2073.945 UART:uart_inst\|lidar_y_lower\[3\]  " "  -43.915           -2073.945 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.551            -720.949 UART:uart_inst\|lidar_y_lower\[1\]  " "  -38.551            -720.949 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.444             -40.072 CLOCK_50  " "  -20.444             -40.072 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.588               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.588               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285899746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.080 " "Worst-case hold slack is -1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080              -5.894 UART:uart_inst\|lidar_y_lower\[3\]  " "   -1.080              -5.894 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -2.015 UART:uart_inst\|lidar_x_lower\[3\]  " "   -0.391              -2.015 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.553               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.255               0.000 UART:uart_inst\|lidar_x_lower\[2\]  " "    3.255               0.000 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.378               0.000 UART:uart_inst\|lidar_y_lower\[1\]  " "    3.378               0.000 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285899802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285899832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285899863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.414 " "Worst-case minimum pulse width slack is -9.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.414           -5064.786 UART:uart_inst\|lidar_x_lower\[3\]  " "   -9.414           -5064.786 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.472           -4494.659 UART:uart_inst\|lidar_y_lower\[3\]  " "   -8.472           -4494.659 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.105           -2453.866 UART:uart_inst\|lidar_x_lower\[2\]  " "   -7.105           -2453.866 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134             -90.868 UART:uart_inst\|lidar_y_lower\[1\]  " "   -1.134             -90.868 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 CLOCK_50  " "    9.570               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.710               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285899892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285899892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745285901090 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Div2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|StageOut\[20\]~65  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div3\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~296  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|StageOut\[123\]~294  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout " "Cell: Mod2\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[72\]~214  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[76\]~190  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[77\]~191  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|StageOut\[78\]~192  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod3\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745285901279 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745285901279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745285901290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745285901318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745285901318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.273 " "Worst-case setup slack is -25.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.273            -859.875 UART:uart_inst\|lidar_x_lower\[2\]  " "  -25.273            -859.875 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.245           -1149.727 UART:uart_inst\|lidar_x_lower\[3\]  " "  -25.245           -1149.727 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.021           -1120.195 UART:uart_inst\|lidar_y_lower\[3\]  " "  -24.021           -1120.195 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.897            -389.565 UART:uart_inst\|lidar_y_lower\[1\]  " "  -20.897            -389.565 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.850             -21.235 CLOCK_50  " "  -10.850             -21.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.372               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.372               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285901353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.689 " "Worst-case hold slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -2.570 UART:uart_inst\|lidar_y_lower\[3\]  " "   -0.689              -2.570 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -3.389 UART:uart_inst\|lidar_x_lower\[3\]  " "   -0.389              -3.389 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.265               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819               0.000 UART:uart_inst\|lidar_y_lower\[1\]  " "    1.819               0.000 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832               0.000 UART:uart_inst\|lidar_x_lower\[2\]  " "    1.832               0.000 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285901415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285901451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745285901485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.876 " "Worst-case minimum pulse width slack is -4.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.876           -2391.084 UART:uart_inst\|lidar_x_lower\[3\]  " "   -4.876           -2391.084 UART:uart_inst\|lidar_x_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.393           -2129.193 UART:uart_inst\|lidar_y_lower\[3\]  " "   -4.393           -2129.193 UART:uart_inst\|lidar_y_lower\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.544           -1138.141 UART:uart_inst\|lidar_x_lower\[2\]  " "   -3.544           -1138.141 UART:uart_inst\|lidar_x_lower\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383             -24.952 UART:uart_inst\|lidar_y_lower\[1\]  " "   -0.383             -24.952 UART:uart_inst\|lidar_y_lower\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 CLOCK_50  " "    9.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.779               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.779               0.000 ip1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745285901520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745285901520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745285903499 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745285903508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745285903963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 21:38:23 2025 " "Processing ended: Mon Apr 21 21:38:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745285903963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745285903963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745285903963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745285903963 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 728 s " "Quartus Prime Full Compilation was successful. 0 errors, 728 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745285906862 ""}
