# RISC-V VSD Program â€“ Progress Tracker

This repository documents my journey in the **RISC-V SoC Tapeout Program**, organized by **IIT Gandhinagar** and **VLSI System Design (VSD)**.  
Here Iâ€™ll track weekly tasks, notes, and learnings from RTL design to silicon tapeout.

---

## ðŸ“… Weekly Progress

### Week 0 â€“ Getting Started
- Setup Git and GitHub repository âœ…  
- Completed initial Day 0 tasks  
- Notes: [Week0/task0_readme.md](Week0/task0_readme.md)
