<profile>

<section name = "Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3'" level="0">
<item name = "Date">Tue Feb 17 12:08:15 2026
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6139, 6139, 61.390 us, 61.390 us, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_2_VITIS_LOOP_39_3">6137, 6137, 63, 9, 1, 676, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 518, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 455, -</column>
<column name="Register">-, -, 2123, 256, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_4ns_4ns_12_4_1_U4">mac_muladd_8ns_4ns_4ns_12_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln38_1_fu_365_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln38_fu_377_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln39_fu_505_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln43_fu_462_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln45_1_fu_533_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln45_2_fu_542_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln45_3_fu_585_p2">+, 0, 0, 12, 12, 8</column>
<column name="add_ln45_4_fu_594_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln45_fu_480_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln51_fu_723_p2">+, 0, 0, 15, 8, 8</column>
<column name="sub_ln39_fu_453_p2">-, 0, 0, 10, 10, 10</column>
<column name="and_ln50_fu_771_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp12">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp13">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp30">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp14">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp15">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp16">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp17">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp18">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp19">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp20">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp21">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp22">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp23">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_grp24">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_grp25">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001_grp26">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001_grp27">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001_grp9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001_grp10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001_grp11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001_grp28">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001_grp29">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1947">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1951">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1955">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln38_fu_359_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln39_fu_383_p2">icmp, 0, 0, 13, 5, 4</column>
<column name="icmp_ln50_1_fu_759_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln50_fu_753_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln50_fu_765_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln38_1_fu_397_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln38_fu_389_p3">select, 0, 0, 5, 1, 1</column>
<column name="sum_10_fu_777_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_274_p0">53, 10, 32, 320</column>
<column name="grp_fu_274_p1">53, 10, 32, 320</column>
<column name="grp_fu_278_p0">53, 10, 32, 320</column>
<column name="grp_fu_278_p1">53, 10, 32, 320</column>
<column name="i_fu_144">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_148">9, 2, 10, 20</column>
<column name="j_fu_140">9, 2, 5, 10</column>
<column name="m_axi_gmem0_0_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_gmem1_0_ARADDR">53, 10, 64, 640</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp12_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp13_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp30_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp14_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp15_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp16_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp17_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp18_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp19_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp4_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp20_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp21_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp22_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp23_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp6_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp24_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp25_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp8_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage7_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage7_subdone_grp26_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage7_subdone_grp27_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage7_subdone_grp9_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage8_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage8_subdone_grp10_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage8_subdone_grp11_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage8_subdone_grp28_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage8_subdone_grp29_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="gmem0_addr_1_reg_944">64, 0, 64, 0</column>
<column name="gmem0_addr_2_reg_968">64, 0, 64, 0</column>
<column name="gmem0_addr_reg_920">64, 0, 64, 0</column>
<column name="gmem1_addr_8_read_reg_1076">32, 0, 32, 0</column>
<column name="i_fu_144">5, 0, 5, 0</column>
<column name="icmp_ln38_reg_882">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_148">10, 0, 10, 0</column>
<column name="j_fu_140">5, 0, 5, 0</column>
<column name="lshr_ln_reg_903">4, 0, 4, 0</column>
<column name="mul27_1_1_reg_1081">32, 0, 32, 0</column>
<column name="mul27_1_2_reg_1101">32, 0, 32, 0</column>
<column name="mul27_1_reg_1061">32, 0, 32, 0</column>
<column name="mul27_1_reg_1061_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul27_2_1_reg_1121">32, 0, 32, 0</column>
<column name="mul27_2_2_reg_1126">32, 0, 32, 0</column>
<column name="mul27_2_reg_1116">32, 0, 32, 0</column>
<column name="mul27_3_reg_1046">32, 0, 32, 0</column>
<column name="mul27_s_reg_1031">32, 0, 32, 0</column>
<column name="mul_reg_1016">32, 0, 32, 0</column>
<column name="reg_287">32, 0, 32, 0</column>
<column name="reg_291">32, 0, 32, 0</column>
<column name="reg_295">32, 0, 32, 0</column>
<column name="reg_299">32, 0, 32, 0</column>
<column name="select_ln38_1_reg_892">5, 0, 5, 0</column>
<column name="select_ln38_reg_886">5, 0, 5, 0</column>
<column name="sext_ln43_cast_reg_877">64, 0, 64, 0</column>
<column name="sext_ln46_1_cast_reg_872">64, 0, 64, 0</column>
<column name="sext_ln46_2_cast_reg_867">64, 0, 64, 0</column>
<column name="sext_ln46_3_cast_reg_862">64, 0, 64, 0</column>
<column name="sext_ln46_4_cast_reg_857">64, 0, 64, 0</column>
<column name="sext_ln46_5_cast_reg_852">64, 0, 64, 0</column>
<column name="sext_ln46_6_cast_reg_847">64, 0, 64, 0</column>
<column name="sext_ln46_7_cast_reg_842">64, 0, 64, 0</column>
<column name="sext_ln46_8_cast_reg_837">64, 0, 64, 0</column>
<column name="shl_ln1_reg_914">10, 0, 12, 2</column>
<column name="sum_10_reg_1171">32, 0, 32, 0</column>
<column name="sum_1_reg_1096">32, 0, 32, 0</column>
<column name="sum_2_reg_1131">32, 0, 32, 0</column>
<column name="sum_3_reg_1136">32, 0, 32, 0</column>
<column name="sum_5_reg_1141">32, 0, 32, 0</column>
<column name="sum_6_reg_1146">32, 0, 32, 0</column>
<column name="sum_7_reg_1151">32, 0, 32, 0</column>
<column name="sum_8_reg_1156">32, 0, 32, 0</column>
<column name="trunc_ln39_reg_899">1, 0, 1, 0</column>
<column name="lshr_ln_reg_903">64, 32, 4, 0</column>
<column name="mul27_1_1_reg_1081">64, 32, 32, 0</column>
<column name="mul27_1_2_reg_1101">64, 32, 32, 0</column>
<column name="mul27_2_1_reg_1121">64, 32, 32, 0</column>
<column name="mul27_2_2_reg_1126">64, 32, 32, 0</column>
<column name="mul27_2_reg_1116">64, 32, 32, 0</column>
<column name="select_ln38_1_reg_892">64, 32, 5, 0</column>
<column name="trunc_ln39_reg_899">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1035_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1035_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1035_p_opcode">out, 2, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1035_p_dout0">in, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1035_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1039_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1039_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1039_p_dout0">in, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1039_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1043_p_din0">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1043_p_din1">out, 32, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1043_p_opcode">out, 5, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1043_p_dout0">in, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="grp_fu_1043_p_ce">out, 1, ap_ctrl_hs, conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3, return value</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln43">in, 62, ap_none, sext_ln43, scalar</column>
<column name="sext_ln46_1">in, 63, ap_none, sext_ln46_1, scalar</column>
<column name="sext_ln46_2">in, 63, ap_none, sext_ln46_2, scalar</column>
<column name="sext_ln46_3">in, 63, ap_none, sext_ln46_3, scalar</column>
<column name="sext_ln46_4">in, 63, ap_none, sext_ln46_4, scalar</column>
<column name="sext_ln46_5">in, 63, ap_none, sext_ln46_5, scalar</column>
<column name="sext_ln46_6">in, 63, ap_none, sext_ln46_6, scalar</column>
<column name="sext_ln46_7">in, 63, ap_none, sext_ln46_7, scalar</column>
<column name="sext_ln46_8">in, 63, ap_none, sext_ln46_8, scalar</column>
<column name="phi_mul">in, 8, ap_none, phi_mul, scalar</column>
<column name="conv1_out_address0">out, 12, ap_memory, conv1_out, array</column>
<column name="conv1_out_ce0">out, 1, ap_memory, conv1_out, array</column>
<column name="conv1_out_we0">out, 1, ap_memory, conv1_out, array</column>
<column name="conv1_out_d0">out, 32, ap_memory, conv1_out, array</column>
<column name="conv1_out_1_address0">out, 12, ap_memory, conv1_out_1, array</column>
<column name="conv1_out_1_ce0">out, 1, ap_memory, conv1_out_1, array</column>
<column name="conv1_out_1_we0">out, 1, ap_memory, conv1_out_1, array</column>
<column name="conv1_out_1_d0">out, 32, ap_memory, conv1_out_1, array</column>
<column name="input_r">in, 64, ap_none, input_r, scalar</column>
<column name="sum">in, 32, ap_none, sum, scalar</column>
</table>
</item>
</section>
</profile>
