INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1 opened at Sat Mar 18 14:33:20 +03 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.09 sec.
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute     set_top ip_handler_top 
INFO: [HLS 200-1510] Running: set_top ip_handler_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.cpp.clang.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top ip_handler_top -name=ip_handler_top 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.58 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.81 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.08 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.53 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.61 sec.
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top ip_handler_top -name=ip_handler_top 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.55 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.19 sec.
Command         clang_tidy done; 1.32 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.6 sec.
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top ip_handler_top -name=ip_handler_top 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.49 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.49 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.94 sec.
Command         clang_tidy done; 0.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.47 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.52 sec.
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.92 seconds. CPU system time: 1.16 seconds. Elapsed time: 14.48 seconds; current allocated memory: 283.809 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.g.bc" "/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.g.bc" "/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler.g.bc /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ipv4_utils.g.bc /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/axi_utils.g.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.75 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.75 sec.
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ip_handler_top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ip_handler_top -reflow-float-conversion -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ip_handler_top 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ip_handler_top -mllvm -hls-db-dir -mllvm /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.94 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:476:0)
INFO: [HLS 214-131] Inlining function 'packetHeader<512, 112>::clear()' into 'void detect_eth_protocol<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:64:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<512, 160>::clear()' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:165:11)
INFO: [HLS 214-131] Inlining function 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)' into 'ip_handler_top(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:616:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_3' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:458:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_448_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:448:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_438_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:438:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_568_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:568:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_549_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:549:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_3' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:458:22) in function 'ip_handler_check_ipv4_checksum<32>' completely with a factor of 4 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_448_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:448:22) in function 'ip_handler_check_ipv4_checksum<32>' completely with a factor of 8 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_438_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:438:22) in function 'ip_handler_check_ipv4_checksum<32>' completely with a factor of 16 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:428:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:568:22) in function 'ip_handler_compute_ipv4_checksum' completely with a factor of 32 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:530:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_549_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:549:22) in function 'ip_handler_compute_ipv4_checksum' completely with a factor of 32 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:530:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20) in function 'reverse<16>' completely with a factor of 2 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:133:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&) (.3.15.21.27)' into 'ethHeader<512>::getEthertype()' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/ethernet.hpp:57:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 112>::parseWord(ap_uint<512>&)' into 'void detect_eth_protocol<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 112>::isReady()' into 'void detect_eth_protocol<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'ethHeader<512>::getEthertype()' into 'void detect_eth_protocol<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::packetHeader()' into 'ipv4Header<512>::ipv4Header()' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:611:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<512>::ipv4Header()' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::parseWord(ap_uint<512>&)' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::isReady()' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<512>::getDstAddr()' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<512>::getProtocol()' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:1025:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::ipDataFifo' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:484:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::ipDataCheckFifo' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:486:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::ipDataDropFifo' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:487:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::iph_subSumsFifoOut' with compact=bit mode in 544-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:490:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::ipDataCutFifo' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:488:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ip_handler<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<32>)::udpDataFifo' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:489:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.158.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.158.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.158.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.159.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.159.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.159.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.160.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.160.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.160.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.161.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.161.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.161.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.162.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.162.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.162.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.163.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.163.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.163.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void detect_eth_protocol<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'void ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'void extract_ip_meta<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'ip_handler_compute_ipv4_checksum(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<subSums<32>, 0>&, bool) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i544.s_struct.subSums<32>s.1' into 'ip_handler_compute_ipv4_checksum(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<subSums<32>, 0>&, bool) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.subSums<32>s' into 'ip_handler_compute_ipv4_checksum(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<subSums<32>, 0>&, bool) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a32s_struct.ap_uint<17>s' into '_llvm.fpga.unpack.bits.s_struct.subSums<32>s.i544.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.subSums<32>s.i544.1' into 'void ip_handler_check_ipv4_checksum<32>(hls::stream<subSums<32>, 0>&, hls::stream<bool, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void ip_invalid_dropper<512>(hls::stream<net_axis<512>, 0>&, hls::stream<bool, 0>&, hls::stream<bool, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<bool, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'cut_length(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'cut_length(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void detect_ipv4_protocol<512>(hls::stream<ap_uint<8>, 0>&, hls::stream<bool, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void ip_handler_duplicate_stream<net_axis<512> >(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.18 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.41 seconds; current allocated memory: 289.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 289.289 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ip_handler_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.0.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 308.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 329.664 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.g.1.bc to /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.1.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'cics_ip_sums.sum.V' automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'ip_handler_compute_ipv4_checksum' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:552) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'ip_handler_top' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp:493:1), detected/extracted 21 process function(s): 
	 'entry_proc'
	 'convert_axis_to_net_axis<512>'
	 'convert_net_axis_to_axis<512>'
	 'convert_net_axis_to_axis<512>.1'
	 'convert_net_axis_to_axis<512>.2'
	 'convert_net_axis_to_axis<512>.3'
	 'convert_net_axis_to_axis<512>.4'
	 'convert_net_axis_to_axis<512>.5'
	 'convert_net_axis_to_axis<512>.6'
	 'detect_eth_protocol<512>'
	 'route_by_eth_protocol<512>'
	 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>'
	 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>'
	 'extract_ip_meta<512>'
	 'ip_handler_compute_ipv4_checksum'
	 'ip_handler_check_ipv4_checksum<32>'
	 'ip_invalid_dropper<512>'
	 'cut_length'
	 'detect_ipv4_protocol<512>'
	 'detect_ipv6_protocol<512>'
	 'ip_handler_duplicate_stream<net_axis<512> >'.
Command           transform done; 0.87 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:564:3) in function 'ip_handler_compute_ipv4_checksum'... converting 61 basic blocks.
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 377.195 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.2.bc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-657] Generating channel m_axis_arp_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_icmpv6_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_ipv6udp_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_icmp_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_udp_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_tcp_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel m_axis_roce_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for ip_handler_top due to entry_proc with non-FIFO I/O
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 649.078 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.13 sec.
Command       elaborate done; 24.02 sec.
Execute       ap_eval exec zip -j /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ip_handler_top' ...
Execute         ap_set_top_model ip_handler_top 
WARNING: [SYN 201-103] Legalizing function name 'convert_axis_to_net_axis<512>' to 'convert_axis_to_net_axis_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>' to 'convert_net_axis_to_axis_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.1' to 'convert_net_axis_to_axis_512_1'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.2' to 'convert_net_axis_to_axis_512_2'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.3' to 'convert_net_axis_to_axis_512_3'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.4' to 'convert_net_axis_to_axis_512_4'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.5' to 'convert_net_axis_to_axis_512_5'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>.6' to 'convert_net_axis_to_axis_512_6'.
WARNING: [SYN 201-103] Legalizing function name 'detect_eth_protocol<512>' to 'detect_eth_protocol_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'route_by_eth_protocol<512>' to 'route_by_eth_protocol_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>' to 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>' to 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'extract_ip_meta<512>' to 'extract_ip_meta_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'ip_handler_check_ipv4_checksum<32>' to 'ip_handler_check_ipv4_checksum_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'ip_invalid_dropper<512>' to 'ip_invalid_dropper_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'detect_ipv4_protocol<512>' to 'detect_ipv4_protocol_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'detect_ipv6_protocol<512>' to 'detect_ipv6_protocol_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'ip_handler_duplicate_stream<net_axis<512> >' to 'ip_handler_duplicate_stream_net_axis_512_s'.
Execute         get_model_list ip_handler_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model ip_handler_top 
Execute         preproc_iomode -model ip_handler_duplicate_stream<net_axis<512> > 
Execute         preproc_iomode -model detect_ipv6_protocol<512> 
Execute         preproc_iomode -model detect_ipv4_protocol<512> 
Execute         preproc_iomode -model cut_length 
Execute         preproc_iomode -model ip_invalid_dropper<512> 
Execute         preproc_iomode -model ip_handler_check_ipv4_checksum<32> 
Execute         preproc_iomode -model ip_handler_compute_ipv4_checksum 
Execute         preproc_iomode -model extract_ip_meta<512> 
Execute         preproc_iomode -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         preproc_iomode -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         preproc_iomode -model route_by_eth_protocol<512> 
Execute         preproc_iomode -model detect_eth_protocol<512> 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.6 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.5 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.4 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.3 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.2 
Execute         preproc_iomode -model convert_net_axis_to_axis<512>.1 
Execute         preproc_iomode -model convert_net_axis_to_axis<512> 
Execute         preproc_iomode -model convert_axis_to_net_axis<512> 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list ip_handler_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc convert_axis_to_net_axis<512> convert_net_axis_to_axis<512> convert_net_axis_to_axis<512>.1 convert_net_axis_to_axis<512>.2 convert_net_axis_to_axis<512>.3 convert_net_axis_to_axis<512>.4 convert_net_axis_to_axis<512>.5 convert_net_axis_to_axis<512>.6 detect_eth_protocol<512> route_by_eth_protocol<512> {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>} {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>} extract_ip_meta<512> ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum<32> ip_invalid_dropper<512> cut_length detect_ipv4_protocol<512> detect_ipv6_protocol<512> {ip_handler_duplicate_stream<net_axis<512> >} ip_handler_top
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : convert_axis_to_net_axis<512> ...
Execute         set_default_model convert_axis_to_net_axis<512> 
Execute         apply_spec_resource_limit convert_axis_to_net_axis<512> 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512> ...
Execute         set_default_model convert_net_axis_to_axis<512> 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512> 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.1 ...
Execute         set_default_model convert_net_axis_to_axis<512>.1 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.1 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.2 ...
Execute         set_default_model convert_net_axis_to_axis<512>.2 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.2 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.3 ...
Execute         set_default_model convert_net_axis_to_axis<512>.3 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.3 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.4 ...
Execute         set_default_model convert_net_axis_to_axis<512>.4 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.4 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.5 ...
Execute         set_default_model convert_net_axis_to_axis<512>.5 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.5 
INFO-FLOW: Configuring Module : convert_net_axis_to_axis<512>.6 ...
Execute         set_default_model convert_net_axis_to_axis<512>.6 
Execute         apply_spec_resource_limit convert_net_axis_to_axis<512>.6 
INFO-FLOW: Configuring Module : detect_eth_protocol<512> ...
Execute         set_default_model detect_eth_protocol<512> 
Execute         apply_spec_resource_limit detect_eth_protocol<512> 
INFO-FLOW: Configuring Module : route_by_eth_protocol<512> ...
Execute         set_default_model route_by_eth_protocol<512> 
Execute         apply_spec_resource_limit route_by_eth_protocol<512> 
INFO-FLOW: Configuring Module : ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> ...
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         apply_spec_resource_limit ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
INFO-FLOW: Configuring Module : ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> ...
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         apply_spec_resource_limit ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
INFO-FLOW: Configuring Module : extract_ip_meta<512> ...
Execute         set_default_model extract_ip_meta<512> 
Execute         apply_spec_resource_limit extract_ip_meta<512> 
INFO-FLOW: Configuring Module : ip_handler_compute_ipv4_checksum ...
Execute         set_default_model ip_handler_compute_ipv4_checksum 
Execute         apply_spec_resource_limit ip_handler_compute_ipv4_checksum 
INFO-FLOW: Configuring Module : ip_handler_check_ipv4_checksum<32> ...
Execute         set_default_model ip_handler_check_ipv4_checksum<32> 
Execute         apply_spec_resource_limit ip_handler_check_ipv4_checksum<32> 
INFO-FLOW: Configuring Module : ip_invalid_dropper<512> ...
Execute         set_default_model ip_invalid_dropper<512> 
Execute         apply_spec_resource_limit ip_invalid_dropper<512> 
INFO-FLOW: Configuring Module : cut_length ...
Execute         set_default_model cut_length 
Execute         apply_spec_resource_limit cut_length 
INFO-FLOW: Configuring Module : detect_ipv4_protocol<512> ...
Execute         set_default_model detect_ipv4_protocol<512> 
Execute         apply_spec_resource_limit detect_ipv4_protocol<512> 
INFO-FLOW: Configuring Module : detect_ipv6_protocol<512> ...
Execute         set_default_model detect_ipv6_protocol<512> 
Execute         apply_spec_resource_limit detect_ipv6_protocol<512> 
INFO-FLOW: Configuring Module : ip_handler_duplicate_stream<net_axis<512> > ...
Execute         set_default_model ip_handler_duplicate_stream<net_axis<512> > 
Execute         apply_spec_resource_limit ip_handler_duplicate_stream<net_axis<512> > 
INFO-FLOW: Configuring Module : ip_handler_top ...
Execute         set_default_model ip_handler_top 
Execute         apply_spec_resource_limit ip_handler_top 
INFO-FLOW: Model list for preprocess: entry_proc convert_axis_to_net_axis<512> convert_net_axis_to_axis<512> convert_net_axis_to_axis<512>.1 convert_net_axis_to_axis<512>.2 convert_net_axis_to_axis<512>.3 convert_net_axis_to_axis<512>.4 convert_net_axis_to_axis<512>.5 convert_net_axis_to_axis<512>.6 detect_eth_protocol<512> route_by_eth_protocol<512> {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>} {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>} extract_ip_meta<512> ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum<32> ip_invalid_dropper<512> cut_length detect_ipv4_protocol<512> detect_ipv6_protocol<512> {ip_handler_duplicate_stream<net_axis<512> >} ip_handler_top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: convert_axis_to_net_axis<512> ...
Execute         set_default_model convert_axis_to_net_axis<512> 
Execute         cdfg_preprocess -model convert_axis_to_net_axis<512> 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<512> 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512> ...
Execute         set_default_model convert_net_axis_to_axis<512> 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512> 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512> 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.1 ...
Execute         set_default_model convert_net_axis_to_axis<512>.1 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.1 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.1 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.2 ...
Execute         set_default_model convert_net_axis_to_axis<512>.2 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.2 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.2 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.3 ...
Execute         set_default_model convert_net_axis_to_axis<512>.3 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.3 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.3 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.4 ...
Execute         set_default_model convert_net_axis_to_axis<512>.4 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.4 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.4 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.5 ...
Execute         set_default_model convert_net_axis_to_axis<512>.5 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.5 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.5 
INFO-FLOW: Preprocessing Module: convert_net_axis_to_axis<512>.6 ...
Execute         set_default_model convert_net_axis_to_axis<512>.6 
Execute         cdfg_preprocess -model convert_net_axis_to_axis<512>.6 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.6 
INFO-FLOW: Preprocessing Module: detect_eth_protocol<512> ...
Execute         set_default_model detect_eth_protocol<512> 
Execute         cdfg_preprocess -model detect_eth_protocol<512> 
Execute         rtl_gen_preprocess detect_eth_protocol<512> 
INFO-FLOW: Preprocessing Module: route_by_eth_protocol<512> ...
Execute         set_default_model route_by_eth_protocol<512> 
Execute         cdfg_preprocess -model route_by_eth_protocol<512> 
Execute         rtl_gen_preprocess route_by_eth_protocol<512> 
INFO-FLOW: Preprocessing Module: ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> ...
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         cdfg_preprocess -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         rtl_gen_preprocess ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
INFO-FLOW: Preprocessing Module: ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> ...
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         cdfg_preprocess -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         rtl_gen_preprocess ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
INFO-FLOW: Preprocessing Module: extract_ip_meta<512> ...
Execute         set_default_model extract_ip_meta<512> 
Execute         cdfg_preprocess -model extract_ip_meta<512> 
Execute         rtl_gen_preprocess extract_ip_meta<512> 
INFO-FLOW: Preprocessing Module: ip_handler_compute_ipv4_checksum ...
Execute         set_default_model ip_handler_compute_ipv4_checksum 
Execute         cdfg_preprocess -model ip_handler_compute_ipv4_checksum 
Execute         rtl_gen_preprocess ip_handler_compute_ipv4_checksum 
INFO-FLOW: Preprocessing Module: ip_handler_check_ipv4_checksum<32> ...
Execute         set_default_model ip_handler_check_ipv4_checksum<32> 
Execute         cdfg_preprocess -model ip_handler_check_ipv4_checksum<32> 
Execute         rtl_gen_preprocess ip_handler_check_ipv4_checksum<32> 
INFO-FLOW: Preprocessing Module: ip_invalid_dropper<512> ...
Execute         set_default_model ip_invalid_dropper<512> 
Execute         cdfg_preprocess -model ip_invalid_dropper<512> 
Execute         rtl_gen_preprocess ip_invalid_dropper<512> 
INFO-FLOW: Preprocessing Module: cut_length ...
Execute         set_default_model cut_length 
Execute         cdfg_preprocess -model cut_length 
Execute         rtl_gen_preprocess cut_length 
INFO-FLOW: Preprocessing Module: detect_ipv4_protocol<512> ...
Execute         set_default_model detect_ipv4_protocol<512> 
Execute         cdfg_preprocess -model detect_ipv4_protocol<512> 
Execute         rtl_gen_preprocess detect_ipv4_protocol<512> 
INFO-FLOW: Preprocessing Module: detect_ipv6_protocol<512> ...
Execute         set_default_model detect_ipv6_protocol<512> 
Execute         cdfg_preprocess -model detect_ipv6_protocol<512> 
Execute         rtl_gen_preprocess detect_ipv6_protocol<512> 
INFO-FLOW: Preprocessing Module: ip_handler_duplicate_stream<net_axis<512> > ...
Execute         set_default_model ip_handler_duplicate_stream<net_axis<512> > 
Execute         cdfg_preprocess -model ip_handler_duplicate_stream<net_axis<512> > 
Execute         rtl_gen_preprocess ip_handler_duplicate_stream<net_axis<512> > 
INFO-FLOW: Preprocessing Module: ip_handler_top ...
Execute         set_default_model ip_handler_top 
Execute         cdfg_preprocess -model ip_handler_top 
Execute         rtl_gen_preprocess ip_handler_top 
INFO-FLOW: Model list for synthesis: entry_proc convert_axis_to_net_axis<512> convert_net_axis_to_axis<512> convert_net_axis_to_axis<512>.1 convert_net_axis_to_axis<512>.2 convert_net_axis_to_axis<512>.3 convert_net_axis_to_axis<512>.4 convert_net_axis_to_axis<512>.5 convert_net_axis_to_axis<512>.6 detect_eth_protocol<512> route_by_eth_protocol<512> {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>} {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>} extract_ip_meta<512> ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum<32> ip_invalid_dropper<512> cut_length detect_ipv4_protocol<512> detect_ipv6_protocol<512> {ip_handler_duplicate_stream<net_axis<512> >} ip_handler_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_axis_to_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_axis_to_net_axis<512> 
Execute         schedule -model convert_axis_to_net_axis<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_axis_to_net_axis<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'convert_axis_to_net_axis<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling convert_axis_to_net_axis<512>.
Execute         set_default_model convert_axis_to_net_axis<512> 
Execute         bind -model convert_axis_to_net_axis<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.bind.adb -f 
INFO-FLOW: Finish binding convert_axis_to_net_axis<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512> 
Execute         schedule -model convert_net_axis_to_axis<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.
Execute         set_default_model convert_net_axis_to_axis<512> 
Execute         bind -model convert_net_axis_to_axis<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.1 
Execute         schedule -model convert_net_axis_to_axis<512>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.1.
Execute         set_default_model convert_net_axis_to_axis<512>.1 
Execute         bind -model convert_net_axis_to_axis<512>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.2 
Execute         schedule -model convert_net_axis_to_axis<512>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.2.
Execute         set_default_model convert_net_axis_to_axis<512>.2 
Execute         bind -model convert_net_axis_to_axis<512>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.3 
Execute         schedule -model convert_net_axis_to_axis<512>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.3.
Execute         set_default_model convert_net_axis_to_axis<512>.3 
Execute         bind -model convert_net_axis_to_axis<512>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.4 
Execute         schedule -model convert_net_axis_to_axis<512>.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.4.
Execute         set_default_model convert_net_axis_to_axis<512>.4 
Execute         bind -model convert_net_axis_to_axis<512>.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.5 
Execute         schedule -model convert_net_axis_to_axis<512>.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.5.
Execute         set_default_model convert_net_axis_to_axis<512>.5 
Execute         bind -model convert_net_axis_to_axis<512>.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.078 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convert_net_axis_to_axis<512>.6 
Execute         schedule -model convert_net_axis_to_axis<512>.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.234 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.sched.adb -f 
INFO-FLOW: Finish scheduling convert_net_axis_to_axis<512>.6.
Execute         set_default_model convert_net_axis_to_axis<512>.6 
Execute         bind -model convert_net_axis_to_axis<512>.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.234 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.bind.adb -f 
INFO-FLOW: Finish binding convert_net_axis_to_axis<512>.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect_eth_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model detect_eth_protocol<512> 
Execute         schedule -model detect_eth_protocol<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'detect_eth_protocol<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'detect_eth_protocol<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.500 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling detect_eth_protocol<512>.
Execute         set_default_model detect_eth_protocol<512> 
Execute         bind -model detect_eth_protocol<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.500 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.bind.adb -f 
INFO-FLOW: Finish binding detect_eth_protocol<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'route_by_eth_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model route_by_eth_protocol<512> 
Execute         schedule -model route_by_eth_protocol<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'route_by_eth_protocol<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'route_by_eth_protocol<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 650.152 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling route_by_eth_protocol<512>.
Execute         set_default_model route_by_eth_protocol<512> 
Execute         bind -model route_by_eth_protocol<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 650.152 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.bind.adb -f 
INFO-FLOW: Finish binding route_by_eth_protocol<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         schedule -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>'
WARNING: [HLS 200-871] Estimated clock period (2.644ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s' consists of the following:	fifo read operation ('ipv4ShiftFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'ipv4ShiftFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [24]  (1.17 ns)
	'icmp' operation ('sendWord.last.V') [36]  (0.967 ns)
	multiplexor before 'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [41]  (0.387 ns)
	'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [41]  (0 ns)
	blocking operation 0.122 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.695 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>.
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         bind -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.695 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         schedule -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>'
WARNING: [HLS 200-871] Estimated clock period (2.644ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s' consists of the following:	fifo read operation ('ipv6ShiftFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'ipv6ShiftFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [24]  (1.17 ns)
	'icmp' operation ('sendWord.last.V') [36]  (0.967 ns)
	multiplexor before 'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [42]  (0.387 ns)
	'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [42]  (0 ns)
	blocking operation 0.122 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 651.180 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>.
Execute         set_default_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         bind -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 651.180 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_ip_meta_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model extract_ip_meta<512> 
Execute         schedule -model extract_ip_meta<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_ip_meta<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'extract_ip_meta<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.617 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling extract_ip_meta<512>.
Execute         set_default_model extract_ip_meta<512> 
Execute         bind -model extract_ip_meta<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 651.617 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.bind.adb -f 
INFO-FLOW: Finish binding extract_ip_meta<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_compute_ipv4_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_compute_ipv4_checksum 
Execute         schedule -model ip_handler_compute_ipv4_checksum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_handler_compute_ipv4_checksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'ip_handler_compute_ipv4_checksum'
WARNING: [HLS 200-871] Estimated clock period (2.38944ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'ip_handler_compute_ipv4_checksum' consists of the following:	'load' operation ('cics_ip_sums_sum_V_29_load') on static variable 'cics_ip_sums_sum_V_29' [85]  (0 ns)
	'add' operation ('add_ln885_29') [459]  (0.791 ns)
	'add' operation ('add_ln229_59') [462]  (0 ns)
	'add' operation ('add_ln229_29') [463]  (0.675 ns)
	'select' operation ('select_ln1072_29') [465]  (0.268 ns)
	multiplexor before 'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_29') [515]  (0.387 ns)
	'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_29') [515]  (0 ns)
	'select' operation ('select_ln566_29', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) [561]  (0.268 ns)
	'store' operation ('cics_ip_sums_sum_V_29_write_ln571', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:571) of variable 'select_ln566_29', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566 on static variable 'cics_ip_sums_sum_V_29' [564]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 658.133 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_compute_ipv4_checksum.
Execute         set_default_model ip_handler_compute_ipv4_checksum 
Execute         bind -model ip_handler_compute_ipv4_checksum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 658.133 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_compute_ipv4_checksum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_check_ipv4_checksum_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_check_ipv4_checksum<32> 
Execute         schedule -model ip_handler_check_ipv4_checksum<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_handler_check_ipv4_checksum<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'ip_handler_check_ipv4_checksum<32>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 658.820 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_check_ipv4_checksum<32>.
Execute         set_default_model ip_handler_check_ipv4_checksum<32> 
Execute         bind -model ip_handler_check_ipv4_checksum<32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 658.820 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_check_ipv4_checksum<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_invalid_dropper_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_invalid_dropper<512> 
Execute         schedule -model ip_invalid_dropper<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_invalid_dropper<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ip_invalid_dropper<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 659.652 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling ip_invalid_dropper<512>.
Execute         set_default_model ip_invalid_dropper<512> 
Execute         bind -model ip_invalid_dropper<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 659.652 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.bind.adb -f 
INFO-FLOW: Finish binding ip_invalid_dropper<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cut_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cut_length 
Execute         schedule -model cut_length 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cut_length'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'cut_length'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.289 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.sched.adb -f 
INFO-FLOW: Finish scheduling cut_length.
Execute         set_default_model cut_length 
Execute         bind -model cut_length 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.289 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.bind.adb -f 
INFO-FLOW: Finish binding cut_length.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect_ipv4_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model detect_ipv4_protocol<512> 
Execute         schedule -model detect_ipv4_protocol<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'detect_ipv4_protocol<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'detect_ipv4_protocol<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.867 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling detect_ipv4_protocol<512>.
Execute         set_default_model detect_ipv4_protocol<512> 
Execute         bind -model detect_ipv4_protocol<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 661.227 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.bind.adb -f 
INFO-FLOW: Finish binding detect_ipv4_protocol<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect_ipv6_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model detect_ipv6_protocol<512> 
Execute         schedule -model detect_ipv6_protocol<512> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'detect_ipv6_protocol<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'detect_ipv6_protocol<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 662.277 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling detect_ipv6_protocol<512>.
Execute         set_default_model detect_ipv6_protocol<512> 
Execute         bind -model detect_ipv6_protocol<512> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 663.785 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.bind.adb -f 
INFO-FLOW: Finish binding detect_ipv6_protocol<512>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_duplicate_stream_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_duplicate_stream<net_axis<512> > 
Execute         schedule -model ip_handler_duplicate_stream<net_axis<512> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ip_handler_duplicate_stream<net_axis<512> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ip_handler_duplicate_stream<net_axis<512> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 664.707 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_duplicate_stream<net_axis<512> >.
Execute         set_default_model ip_handler_duplicate_stream<net_axis<512> > 
Execute         bind -model ip_handler_duplicate_stream<net_axis<512> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 664.707 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_duplicate_stream<net_axis<512> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ip_handler_top 
Execute         schedule -model ip_handler_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 665.039 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.sched.adb -f 
INFO-FLOW: Finish scheduling ip_handler_top.
Execute         set_default_model ip_handler_top 
Execute         bind -model ip_handler_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 665.258 MB.
Execute         syn_report -verbosereport -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.bind.adb -f 
INFO-FLOW: Finish binding ip_handler_top.
Execute         get_model_list ip_handler_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess convert_axis_to_net_axis<512> 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512> 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.1 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.2 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.3 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.4 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.5 
Execute         rtl_gen_preprocess convert_net_axis_to_axis<512>.6 
Execute         rtl_gen_preprocess detect_eth_protocol<512> 
Execute         rtl_gen_preprocess route_by_eth_protocol<512> 
Execute         rtl_gen_preprocess ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> 
Execute         rtl_gen_preprocess ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> 
Execute         rtl_gen_preprocess extract_ip_meta<512> 
Execute         rtl_gen_preprocess ip_handler_compute_ipv4_checksum 
Execute         rtl_gen_preprocess ip_handler_check_ipv4_checksum<32> 
Execute         rtl_gen_preprocess ip_invalid_dropper<512> 
Execute         rtl_gen_preprocess cut_length 
Execute         rtl_gen_preprocess detect_ipv4_protocol<512> 
Execute         rtl_gen_preprocess detect_ipv6_protocol<512> 
Execute         rtl_gen_preprocess ip_handler_duplicate_stream<net_axis<512> > 
Execute         rtl_gen_preprocess ip_handler_top 
INFO-FLOW: Model list for RTL generation: entry_proc convert_axis_to_net_axis<512> convert_net_axis_to_axis<512> convert_net_axis_to_axis<512>.1 convert_net_axis_to_axis<512>.2 convert_net_axis_to_axis<512>.3 convert_net_axis_to_axis<512>.4 convert_net_axis_to_axis<512>.5 convert_net_axis_to_axis<512>.6 detect_eth_protocol<512> route_by_eth_protocol<512> {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>} {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>} extract_ip_meta<512> ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum<32> ip_invalid_dropper<512> cut_length detect_ipv4_protocol<512> detect_ipv6_protocol<512> {ip_handler_duplicate_stream<net_axis<512> >} ip_handler_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model entry_proc -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 665.387 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model entry_proc -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model entry_proc -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_axis_to_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_axis_to_net_axis<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_axis_to_net_axis_512_s' pipeline 'convert_axis_to_net_axis<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_axis_to_net_axis_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 665.820 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_axis_to_net_axis<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_axis_to_net_axis_512_s 
Execute         gen_rtl convert_axis_to_net_axis<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_axis_to_net_axis_512_s 
Execute         syn_report -csynth -model convert_axis_to_net_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_axis_to_net_axis_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_axis_to_net_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_axis_to_net_axis_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_axis_to_net_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_axis_to_net_axis<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.adb 
Execute         db_write -model convert_axis_to_net_axis<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_axis_to_net_axis<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_s' pipeline 'convert_net_axis_to_axis<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 666.469 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_s 
Execute         gen_rtl convert_net_axis_to_axis<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_s 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.adb 
Execute         db_write -model convert_net_axis_to_axis<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.1 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_1' pipeline 'convert_net_axis_to_axis<512>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 667.090 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.1 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_1 
Execute         gen_rtl convert_net_axis_to_axis<512>.1 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_1 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.1 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.1 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.1 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.1 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.2 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_2' pipeline 'convert_net_axis_to_axis<512>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 667.738 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.2 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_2 
Execute         gen_rtl convert_net_axis_to_axis<512>.2 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_2 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.2 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.2 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.2 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.2 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.3 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_3' pipeline 'convert_net_axis_to_axis<512>.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.359 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.3 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_3 
Execute         gen_rtl convert_net_axis_to_axis<512>.3 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_3 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.3 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.3 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.3 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.3 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.3 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.3 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.4 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_4' pipeline 'convert_net_axis_to_axis<512>.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 669.008 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.4 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_4 
Execute         gen_rtl convert_net_axis_to_axis<512>.4 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_4 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.4 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.4 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.4 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.4 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.4 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.4 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.5 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_5' pipeline 'convert_net_axis_to_axis<512>.5' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 669.688 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.5 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_5 
Execute         gen_rtl convert_net_axis_to_axis<512>.5 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_5 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.5 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.5 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.5 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.5 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.5 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.5 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convert_net_axis_to_axis<512>.6 -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_6' pipeline 'convert_net_axis_to_axis<512>.6' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.305 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl convert_net_axis_to_axis<512>.6 -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_convert_net_axis_to_axis_512_6 
Execute         gen_rtl convert_net_axis_to_axis<512>.6 -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_convert_net_axis_to_axis_512_6 
Execute         syn_report -csynth -model convert_net_axis_to_axis<512>.6 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model convert_net_axis_to_axis<512>.6 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/convert_net_axis_to_axis_512_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model convert_net_axis_to_axis<512>.6 -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model convert_net_axis_to_axis<512>.6 -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.adb 
Execute         db_write -model convert_net_axis_to_axis<512>.6 -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info convert_net_axis_to_axis<512>.6 -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect_eth_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model detect_eth_protocol<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'header_ready_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'detect_eth_protocol_512_s' pipeline 'detect_eth_protocol<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect_eth_protocol_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 671.113 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl detect_eth_protocol<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_detect_eth_protocol_512_s 
Execute         gen_rtl detect_eth_protocol<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_detect_eth_protocol_512_s 
Execute         syn_report -csynth -model detect_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_eth_protocol_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model detect_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_eth_protocol_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model detect_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model detect_eth_protocol<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.adb 
Execute         db_write -model detect_eth_protocol<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info detect_eth_protocol<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'route_by_eth_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model route_by_eth_protocol<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rep_fsmState_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rep_etherType_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'route_by_eth_protocol_512_s' pipeline 'route_by_eth_protocol<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'route_by_eth_protocol_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 672.492 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl route_by_eth_protocol<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_route_by_eth_protocol_512_s 
Execute         gen_rtl route_by_eth_protocol<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_route_by_eth_protocol_512_s 
Execute         syn_report -csynth -model route_by_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/route_by_eth_protocol_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model route_by_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/route_by_eth_protocol_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model route_by_eth_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model route_by_eth_protocol<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.adb 
Execute         db_write -model route_by_eth_protocol<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info route_by_eth_protocol<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fsmState_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s' pipeline 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_rshiftWordByOctet_net_axis_512_512_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 673.758 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_1_s 
Execute         gen_rtl ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_1_s 
Execute         syn_report -csynth -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.adb 
Execute         db_write -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s' pipeline 'ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_rshiftWordByOctet_net_axis_512_512_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.047 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_3_s 
Execute         gen_rtl ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_handler_rshiftWordByOctet_net_axis_512_512_3_s 
Execute         syn_report -csynth -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.adb 
Execute         db_write -model ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_ip_meta_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model extract_ip_meta<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_ip_meta_512_s' pipeline 'extract_ip_meta<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_ip_meta_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 676.391 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl extract_ip_meta<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_extract_ip_meta_512_s 
Execute         gen_rtl extract_ip_meta<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_extract_ip_meta_512_s 
Execute         syn_report -csynth -model extract_ip_meta<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/extract_ip_meta_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model extract_ip_meta<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/extract_ip_meta_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model extract_ip_meta<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model extract_ip_meta<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.adb 
Execute         db_write -model extract_ip_meta<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info extract_ip_meta<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_compute_ipv4_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_compute_ipv4_checksum -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'cics_firstWord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_29' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_handler_compute_ipv4_checksum' pipeline 'ip_handler_compute_ipv4_checksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_compute_ipv4_checksum'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 681.398 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_compute_ipv4_checksum -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_handler_compute_ipv4_checksum 
Execute         gen_rtl ip_handler_compute_ipv4_checksum -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_handler_compute_ipv4_checksum 
Execute         syn_report -csynth -model ip_handler_compute_ipv4_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_compute_ipv4_checksum_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         syn_report -rtlxml -model ip_handler_compute_ipv4_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_compute_ipv4_checksum_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model ip_handler_compute_ipv4_checksum -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.58 sec.
Execute         db_write -model ip_handler_compute_ipv4_checksum -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model ip_handler_compute_ipv4_checksum -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_compute_ipv4_checksum -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_check_ipv4_checksum_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_check_ipv4_checksum<32> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_handler_check_ipv4_checksum_32_s' pipeline 'ip_handler_check_ipv4_checksum<32>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_check_ipv4_checksum_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.33 seconds; current allocated memory: 693.477 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_check_ipv4_checksum<32> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_handler_check_ipv4_checksum_32_s 
Execute         gen_rtl ip_handler_check_ipv4_checksum<32> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_handler_check_ipv4_checksum_32_s 
Execute         syn_report -csynth -model ip_handler_check_ipv4_checksum<32> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_check_ipv4_checksum_32_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model ip_handler_check_ipv4_checksum<32> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_check_ipv4_checksum_32_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_handler_check_ipv4_checksum<32> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -model ip_handler_check_ipv4_checksum<32> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model ip_handler_check_ipv4_checksum<32> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_check_ipv4_checksum<32> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_invalid_dropper_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_invalid_dropper<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'iid_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_invalid_dropper_512_s' pipeline 'ip_invalid_dropper<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_invalid_dropper_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 700.133 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_invalid_dropper<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_invalid_dropper_512_s 
Execute         gen_rtl ip_invalid_dropper<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_invalid_dropper_512_s 
Execute         syn_report -csynth -model ip_invalid_dropper<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_invalid_dropper_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ip_invalid_dropper<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_invalid_dropper_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_invalid_dropper<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ip_invalid_dropper<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.adb 
Execute         db_write -model ip_invalid_dropper<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_invalid_dropper<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cut_length' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model cut_length -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'cl_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cut_length' pipeline 'cut_length' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_646_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cut_length'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 701.637 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl cut_length -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_cut_length 
Execute         gen_rtl cut_length -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_cut_length 
Execute         syn_report -csynth -model cut_length -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/cut_length_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model cut_length -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/cut_length_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model cut_length -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model cut_length -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.adb 
Execute         db_write -model cut_length -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info cut_length -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect_ipv4_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model detect_ipv4_protocol<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'dip_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dip_ipProtocol_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'detect_ipv4_protocol_512_s' pipeline 'detect_ipv4_protocol<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect_ipv4_protocol_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 702.844 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl detect_ipv4_protocol<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_detect_ipv4_protocol_512_s 
Execute         gen_rtl detect_ipv4_protocol<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_detect_ipv4_protocol_512_s 
Execute         syn_report -csynth -model detect_ipv4_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_ipv4_protocol_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model detect_ipv4_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_ipv4_protocol_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model detect_ipv4_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model detect_ipv4_protocol<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.adb 
Execute         db_write -model detect_ipv4_protocol<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info detect_ipv4_protocol<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect_ipv6_protocol_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model detect_ipv6_protocol<512> -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextHeader_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'detect_ipv6_protocol_512_s' pipeline 'detect_ipv6_protocol<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect_ipv6_protocol_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 703.918 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl detect_ipv6_protocol<512> -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_detect_ipv6_protocol_512_s 
Execute         gen_rtl detect_ipv6_protocol<512> -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_detect_ipv6_protocol_512_s 
Execute         syn_report -csynth -model detect_ipv6_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_ipv6_protocol_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model detect_ipv6_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/detect_ipv6_protocol_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model detect_ipv6_protocol<512> -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model detect_ipv6_protocol<512> -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.adb 
Execute         db_write -model detect_ipv6_protocol<512> -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info detect_ipv6_protocol<512> -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_duplicate_stream_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_duplicate_stream<net_axis<512> > -top_prefix ip_handler_top_ -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ip_handler_duplicate_stream_net_axis_512_s' pipeline 'ip_handler_duplicate_stream<net_axis<512> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_duplicate_stream_net_axis_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 704.824 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_duplicate_stream<net_axis<512> > -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top_ip_handler_duplicate_stream_net_axis_512_s 
Execute         gen_rtl ip_handler_duplicate_stream<net_axis<512> > -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top_ip_handler_duplicate_stream_net_axis_512_s 
Execute         syn_report -csynth -model ip_handler_duplicate_stream<net_axis<512> > -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_duplicate_stream_net_axis_512_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ip_handler_duplicate_stream<net_axis<512> > -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_duplicate_stream_net_axis_512_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_handler_duplicate_stream<net_axis<512> > -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model ip_handler_duplicate_stream<net_axis<512> > -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.adb 
Execute         db_write -model ip_handler_duplicate_stream<net_axis<512> > -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_duplicate_stream<net_axis<512> > -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model ip_handler_top -top_prefix  -sub_prefix ip_handler_top_ -mg_file /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/s_axis_raw_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/s_axis_raw_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/s_axis_raw_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/s_axis_raw_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_arp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_arp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_arp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_arp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmpv6_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmpv6_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmpv6_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmpv6_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_ipv6udp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_ipv6udp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_ipv6udp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_ipv6udp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_icmp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_udp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_udp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_udp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_udp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_tcp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_tcp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_tcp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_tcp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_roce_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_roce_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_roce_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/m_axis_roce_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler_top/myIpAddress' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'ip_handler_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_axis_to_net_axis<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.1 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.2 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.5 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process convert_net_axis_to_axis<512>.6 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process detect_eth_protocol<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process route_by_eth_protocol<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process extract_ip_meta<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_handler_compute_ipv4_checksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_handler_check_ipv4_checksum<32> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_invalid_dropper<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process cut_length is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process detect_ipv4_protocol<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process detect_ipv6_protocol<512> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ip_handler_duplicate_stream<net_axis<512> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler_top'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 707.113 MB.
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ip_handler_top -istop -style xilinx -f -lang vhdl -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/vhdl/ip_handler_top 
Execute         gen_rtl ip_handler_top -istop -style xilinx -f -lang vlog -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/verilog/ip_handler_top 
Execute         syn_report -csynth -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/ip_handler_top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         db_write -model ip_handler_top -f -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.adb 
Execute         db_write -model ip_handler_top -bindview -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ip_handler_top -p /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top 
Execute         export_constraint_db -f -tool general -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.constraint.tcl 
Execute         syn_report -designview -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.design.xml 
Command         syn_report done; 0.81 sec.
Execute         syn_report -csynthDesign -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model ip_handler_top -o /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks ip_handler_top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain ip_handler_top 
INFO-FLOW: Model list for RTL component generation: entry_proc convert_axis_to_net_axis<512> convert_net_axis_to_axis<512> convert_net_axis_to_axis<512>.1 convert_net_axis_to_axis<512>.2 convert_net_axis_to_axis<512>.3 convert_net_axis_to_axis<512>.4 convert_net_axis_to_axis<512>.5 convert_net_axis_to_axis<512>.6 detect_eth_protocol<512> route_by_eth_protocol<512> {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>} {ip_handler_rshiftWordByOctet<net_axis<512>, 512, 3>} extract_ip_meta<512> ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum<32> ip_invalid_dropper<512> cut_length detect_ipv4_protocol<512> detect_ipv6_protocol<512> {ip_handler_duplicate_stream<net_axis<512> >} ip_handler_top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [convert_axis_to_net_axis_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_1] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_2] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_3] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_4] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_5] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [convert_net_axis_to_axis_512_6] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Found component ip_handler_top_regslice_both.
INFO-FLOW: Append model ip_handler_top_regslice_both
INFO-FLOW: Handling components in module [detect_eth_protocol_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [route_by_eth_protocol_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_rshiftWordByOctet_net_axis_512_512_1_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_rshiftWordByOctet_net_axis_512_512_3_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.compgen.tcl 
INFO-FLOW: Handling components in module [extract_ip_meta_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_compute_ipv4_checksum] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_check_ipv4_checksum_32_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_invalid_dropper_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [cut_length] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_mux_646_64_1_1.
INFO-FLOW: Append model ip_handler_top_mux_646_64_1_1
INFO-FLOW: Handling components in module [detect_ipv4_protocol_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [detect_ipv6_protocol_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_duplicate_stream_net_axis_512_s] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.compgen.tcl 
INFO-FLOW: Handling components in module [ip_handler_top] ... 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.compgen.tcl 
INFO-FLOW: Found component ip_handler_top_fifo_w32_d6_S.
INFO-FLOW: Append model ip_handler_top_fifo_w32_d6_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w16_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w16_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d4_A.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d4_A
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w577_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1024_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1_d32_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1_d32_S
INFO-FLOW: Found component ip_handler_top_fifo_w8_d32_S.
INFO-FLOW: Append model ip_handler_top_fifo_w8_d32_S
INFO-FLOW: Found component ip_handler_top_fifo_w577_d64_A.
INFO-FLOW: Append model ip_handler_top_fifo_w577_d64_A
INFO-FLOW: Found component ip_handler_top_fifo_w544_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w544_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w1_d4_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1_d4_S
INFO-FLOW: Found component ip_handler_top_fifo_w1_d8_S.
INFO-FLOW: Append model ip_handler_top_fifo_w1_d8_S
INFO-FLOW: Found component ip_handler_top_fifo_w577_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w577_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: Found component ip_handler_top_fifo_w577_d2_S.
INFO-FLOW: Append model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model convert_axis_to_net_axis_512_s
INFO-FLOW: Append model convert_net_axis_to_axis_512_s
INFO-FLOW: Append model convert_net_axis_to_axis_512_1
INFO-FLOW: Append model convert_net_axis_to_axis_512_2
INFO-FLOW: Append model convert_net_axis_to_axis_512_3
INFO-FLOW: Append model convert_net_axis_to_axis_512_4
INFO-FLOW: Append model convert_net_axis_to_axis_512_5
INFO-FLOW: Append model convert_net_axis_to_axis_512_6
INFO-FLOW: Append model detect_eth_protocol_512_s
INFO-FLOW: Append model route_by_eth_protocol_512_s
INFO-FLOW: Append model ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
INFO-FLOW: Append model ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
INFO-FLOW: Append model extract_ip_meta_512_s
INFO-FLOW: Append model ip_handler_compute_ipv4_checksum
INFO-FLOW: Append model ip_handler_check_ipv4_checksum_32_s
INFO-FLOW: Append model ip_invalid_dropper_512_s
INFO-FLOW: Append model cut_length
INFO-FLOW: Append model detect_ipv4_protocol_512_s
INFO-FLOW: Append model detect_ipv6_protocol_512_s
INFO-FLOW: Append model ip_handler_duplicate_stream_net_axis_512_s
INFO-FLOW: Append model ip_handler_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_regslice_both ip_handler_top_mux_646_64_1_1 ip_handler_top_fifo_w32_d6_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w16_d2_S ip_handler_top_fifo_w1024_d4_A ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w577_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1024_d2_S ip_handler_top_fifo_w1_d32_S ip_handler_top_fifo_w8_d32_S ip_handler_top_fifo_w577_d64_A ip_handler_top_fifo_w544_d2_S ip_handler_top_fifo_w1_d4_S ip_handler_top_fifo_w1_d8_S ip_handler_top_fifo_w577_d2_S ip_handler_top_fifo_w577_d2_S ip_handler_top_fifo_w577_d2_S entry_proc convert_axis_to_net_axis_512_s convert_net_axis_to_axis_512_s convert_net_axis_to_axis_512_1 convert_net_axis_to_axis_512_2 convert_net_axis_to_axis_512_3 convert_net_axis_to_axis_512_4 convert_net_axis_to_axis_512_5 convert_net_axis_to_axis_512_6 detect_eth_protocol_512_s route_by_eth_protocol_512_s ip_handler_rshiftWordByOctet_net_axis_512_512_1_s ip_handler_rshiftWordByOctet_net_axis_512_512_3_s extract_ip_meta_512_s ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum_32_s ip_invalid_dropper_512_s cut_length detect_ipv4_protocol_512_s detect_ipv6_protocol_512_s ip_handler_duplicate_stream_net_axis_512_s ip_handler_top
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_regslice_both
INFO-FLOW: To file: write model ip_handler_top_mux_646_64_1_1
INFO-FLOW: To file: write model ip_handler_top_fifo_w32_d6_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w16_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d4_A
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1024_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1_d32_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w8_d32_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w577_d64_A
INFO-FLOW: To file: write model ip_handler_top_fifo_w544_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1_d4_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w1_d8_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: To file: write model ip_handler_top_fifo_w577_d2_S
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model convert_axis_to_net_axis_512_s
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_s
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_1
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_2
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_3
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_4
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_5
INFO-FLOW: To file: write model convert_net_axis_to_axis_512_6
INFO-FLOW: To file: write model detect_eth_protocol_512_s
INFO-FLOW: To file: write model route_by_eth_protocol_512_s
INFO-FLOW: To file: write model ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
INFO-FLOW: To file: write model ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
INFO-FLOW: To file: write model extract_ip_meta_512_s
INFO-FLOW: To file: write model ip_handler_compute_ipv4_checksum
INFO-FLOW: To file: write model ip_handler_check_ipv4_checksum_32_s
INFO-FLOW: To file: write model ip_invalid_dropper_512_s
INFO-FLOW: To file: write model cut_length
INFO-FLOW: To file: write model detect_ipv4_protocol_512_s
INFO-FLOW: To file: write model detect_ipv6_protocol_512_s
INFO-FLOW: To file: write model ip_handler_duplicate_stream_net_axis_512_s
INFO-FLOW: To file: write model ip_handler_top
INFO-FLOW: Generating /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/vlog' tclDir='/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db' modelList='ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_mux_646_64_1_1
ip_handler_top_fifo_w32_d6_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w16_d2_S
ip_handler_top_fifo_w1024_d4_A
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1_d32_S
ip_handler_top_fifo_w8_d32_S
ip_handler_top_fifo_w577_d64_A
ip_handler_top_fifo_w544_d2_S
ip_handler_top_fifo_w1_d4_S
ip_handler_top_fifo_w1_d8_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
entry_proc
convert_axis_to_net_axis_512_s
convert_net_axis_to_axis_512_s
convert_net_axis_to_axis_512_1
convert_net_axis_to_axis_512_2
convert_net_axis_to_axis_512_3
convert_net_axis_to_axis_512_4
convert_net_axis_to_axis_512_5
convert_net_axis_to_axis_512_6
detect_eth_protocol_512_s
route_by_eth_protocol_512_s
ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
extract_ip_meta_512_s
ip_handler_compute_ipv4_checksum
ip_handler_check_ipv4_checksum_32_s
ip_invalid_dropper_512_s
cut_length
detect_ipv4_protocol_512_s
detect_ipv6_protocol_512_s
ip_handler_duplicate_stream_net_axis_512_s
ip_handler_top
' expOnly='0'
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.compgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c_U(ip_handler_top_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 's_axis_raw_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_arp_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_icmpv6_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_ipv6udp_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_icmp_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_udp_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_tcp_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'm_axis_roce_internal_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'etherTypeFifo_U(ip_handler_top_fifo_w16_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ethDataFifo_U(ip_handler_top_fifo_w1024_d4_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipv4ShiftFifo_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipv6ShiftFifo_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipDataFifo_U(ip_handler_top_fifo_w577_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipv6DataFifo_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipDataMetaFifo_U(ip_handler_top_fifo_w1024_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'validIpAddressFifo_U(ip_handler_top_fifo_w1_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipv4ProtocolFifo_U(ip_handler_top_fifo_w8_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipDataCheckFifo_U(ip_handler_top_fifo_w577_d64_A)' using Vivado Default RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'iph_subSumsFifoOut_U(ip_handler_top_fifo_w544_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'validChecksumFifo_U(ip_handler_top_fifo_w1_d4_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipv4ValidFifo_U(ip_handler_top_fifo_w1_d8_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipDataDropFifo_U(ip_handler_top_fifo_w577_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ipDataCutFifo_U(ip_handler_top_fifo_w577_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'udpDataFifo_U(ip_handler_top_fifo_w577_d2_S)' using Shift Registers.
Command         ap_source done; 0.48 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 711.559 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name convert_axis_to_net_axis_512_s
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_s
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_1
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_2
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_3
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_4
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_5
INFO-FLOW: No bind nodes found for module_name convert_net_axis_to_axis_512_6
INFO-FLOW: No bind nodes found for module_name route_by_eth_protocol_512_s
INFO-FLOW: No bind nodes found for module_name ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
INFO-FLOW: No bind nodes found for module_name ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
INFO-FLOW: No bind nodes found for module_name ip_invalid_dropper_512_s
INFO-FLOW: No bind nodes found for module_name cut_length
INFO-FLOW: No bind nodes found for module_name detect_ipv4_protocol_512_s
INFO-FLOW: No bind nodes found for module_name detect_ipv6_protocol_512_s
INFO-FLOW: No bind nodes found for module_name ip_handler_duplicate_stream_net_axis_512_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_mux_646_64_1_1
ip_handler_top_fifo_w32_d6_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w16_d2_S
ip_handler_top_fifo_w1024_d4_A
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1_d32_S
ip_handler_top_fifo_w8_d32_S
ip_handler_top_fifo_w577_d64_A
ip_handler_top_fifo_w544_d2_S
ip_handler_top_fifo_w1_d4_S
ip_handler_top_fifo_w1_d8_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
entry_proc
convert_axis_to_net_axis_512_s
convert_net_axis_to_axis_512_s
convert_net_axis_to_axis_512_1
convert_net_axis_to_axis_512_2
convert_net_axis_to_axis_512_3
convert_net_axis_to_axis_512_4
convert_net_axis_to_axis_512_5
convert_net_axis_to_axis_512_6
detect_eth_protocol_512_s
route_by_eth_protocol_512_s
ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
extract_ip_meta_512_s
ip_handler_compute_ipv4_checksum
ip_handler_check_ipv4_checksum_32_s
ip_invalid_dropper_512_s
cut_length
detect_ipv4_protocol_512_s
detect_ipv6_protocol_512_s
ip_handler_duplicate_stream_net_axis_512_s
ip_handler_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.constraint.tcl 
Execute         sc_get_clocks ip_handler_top 
Execute         source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP ip_handler_top DATA {ip_handler_top {DEPTH 1 CHILDREN {convert_net_axis_to_axis_512_s entry_proc convert_axis_to_net_axis_512_s detect_eth_protocol_512_s route_by_eth_protocol_512_s ip_handler_rshiftWordByOctet_net_axis_512_512_1_s extract_ip_meta_512_s ip_handler_compute_ipv4_checksum ip_handler_check_ipv4_checksum_32_s ip_invalid_dropper_512_s convert_net_axis_to_axis_512_3 convert_net_axis_to_axis_512_5 cut_length convert_net_axis_to_axis_512_1 convert_net_axis_to_axis_512_2 convert_net_axis_to_axis_512_4 convert_net_axis_to_axis_512_6 ip_handler_rshiftWordByOctet_net_axis_512_512_3_s detect_ipv4_protocol_512_s detect_ipv6_protocol_512_s ip_handler_duplicate_stream_net_axis_512_s} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myIpAddress_c_U SOURCE {} VARIABLE myIpAddress_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 29 URAM 0}} convert_net_axis_to_axis_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_axis_to_net_axis_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} detect_eth_protocol_512_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_178_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} route_by_eth_protocol_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} ip_handler_rshiftWordByOctet_net_axis_512_512_1_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} extract_ip_meta_512_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_212_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ip_handler_compute_ipv4_checksum {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_1045_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_30_fu_1063_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_1069_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_1122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_31_fu_1140_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_1_fu_1146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_2_fu_1215_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_32_fu_1233_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_2_fu_1239_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_3_fu_1292_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_33_fu_1310_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_3_fu_1316_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_4_fu_1376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_34_fu_1394_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_4_fu_1400_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_5_fu_1453_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_35_fu_1471_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_5_fu_1477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_6_fu_1546_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_36_fu_1564_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_6_fu_1570_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_7_fu_1623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_37_fu_1641_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_7_fu_1647_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_8_fu_1707_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_38_fu_1725_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_8_fu_1731_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_9_fu_1784_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_39_fu_1802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_9_fu_1808_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_10_fu_1868_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_40_fu_1886_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_10_fu_1892_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_11_fu_1945_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_41_fu_1963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_11_fu_1969_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_12_fu_2029_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_42_fu_2047_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_12_fu_2053_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_13_fu_2106_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_43_fu_2124_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_13_fu_2130_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_14_fu_2191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_44_fu_2209_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_14_fu_2215_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_15_fu_2268_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_45_fu_2286_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_15_fu_2292_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_16_fu_2352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_46_fu_2370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_16_fu_2376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_17_fu_2429_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_47_fu_2447_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_17_fu_2453_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_18_fu_2513_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_48_fu_2531_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_18_fu_2537_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_19_fu_2590_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_49_fu_2608_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_19_fu_2614_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_20_fu_2674_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_50_fu_2692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_20_fu_2698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_21_fu_2751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_51_fu_2769_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_21_fu_2775_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_22_fu_2835_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_52_fu_2853_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_22_fu_2859_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_23_fu_2912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_53_fu_2930_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_23_fu_2936_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_24_fu_2996_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_54_fu_3014_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_24_fu_3020_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_25_fu_3073_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_55_fu_3091_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_25_fu_3097_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_26_fu_3157_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_56_fu_3175_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_26_fu_3181_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_27_fu_3234_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_57_fu_3252_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_27_fu_3258_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_28_fu_3318_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_58_fu_3336_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_28_fu_3342_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_29_fu_3395_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_59_fu_3413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_29_fu_3419_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ip_handler_check_ipv4_checksum_32_s {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_653_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_1483_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_30_fu_1488_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_16_fu_1493_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_fu_1498_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_30_fu_707_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_61_fu_1519_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_32_fu_1524_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_17_fu_1529_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_1_fu_1534_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_31_fu_761_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_63_fu_1555_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_34_fu_1560_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_18_fu_1565_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_2_fu_1570_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_32_fu_815_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_65_fu_1591_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_36_fu_1596_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_19_fu_1601_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_3_fu_1606_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_33_fu_869_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_67_fu_1627_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_38_fu_1632_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_20_fu_1637_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_4_fu_1642_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_34_fu_923_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_80_fu_1663_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_40_fu_1668_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_21_fu_1673_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_5_fu_1678_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_35_fu_977_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_81_fu_1699_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_42_fu_1704_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_22_fu_1709_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_6_fu_1714_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_36_fu_1031_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_82_fu_1735_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_44_fu_1740_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_23_fu_1745_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_7_fu_1750_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_37_fu_1085_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_83_fu_1771_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_46_fu_1776_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_24_fu_1781_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_8_fu_1786_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_38_fu_1139_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_84_fu_1807_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_48_fu_1812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_25_fu_1817_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_9_fu_1822_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_39_fu_1193_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_85_fu_1843_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_50_fu_1848_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_26_fu_1853_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_10_fu_1858_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_40_fu_1247_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_86_fu_1879_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_52_fu_1884_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_27_fu_1889_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_11_fu_1894_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_41_fu_1301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_87_fu_1915_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_54_fu_1920_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_28_fu_1925_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_12_fu_1930_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_42_fu_1355_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_88_fu_1951_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_56_fu_1956_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_29_fu_1961_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_13_fu_1966_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_43_fu_1409_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_89_fu_1987_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_58_fu_1992_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_30_fu_1997_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_14_fu_2002_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_44_fu_1463_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_90_fu_2023_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_60_fu_2028_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_31_fu_2033_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln442_15_fu_2038_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:442 VARIABLE add_ln442_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_45_fu_2077_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_91_fu_2095_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_62_fu_2101_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_4_fu_2528_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_fu_2533_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_46_fu_2141_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_92_fu_2159_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_64_fu_2165_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_5_fu_2541_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_1_fu_2546_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_47_fu_2205_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_93_fu_2223_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_66_fu_2229_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_6_fu_2554_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_2_fu_2559_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_48_fu_2269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_94_fu_2287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_68_fu_2293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_7_fu_2567_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_3_fu_2572_p2 SOURCE /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:452 VARIABLE add_ln452_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_49_fu_2333_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_95_fu_2351_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_69_fu_2357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_50_fu_2387_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_96_fu_2405_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_70_fu_2411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_51_fu_2441_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_97_fu_2459_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_71_fu_2465_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_52_fu_2495_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_98_fu_2513_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_72_fu_2519_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_53_fu_2600_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_99_fu_2618_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_73_fu_2623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_54_fu_2640_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_100_fu_2658_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_74_fu_2663_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_55_fu_2680_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_101_fu_2698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_75_fu_2703_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_56_fu_2720_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_102_fu_2738_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_76_fu_2743_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_57_fu_2761_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_58_fu_2767_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_103_fu_2785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_77_fu_2790_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_104_fu_2807_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_78_fu_2812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_59_fu_2823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_105_fu_2841_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_79_fu_2846_p2 SOURCE /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE add_ln229_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ip_invalid_dropper_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_3 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_5 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} cut_length {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_1 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_2 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_4 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} convert_net_axis_to_axis_512_6 {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} ip_handler_rshiftWordByOctet_net_axis_512_512_3_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} detect_ipv4_protocol_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} detect_ipv6_protocol_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} ip_handler_duplicate_stream_net_axis_512_s {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 718.602 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ip_handler_top.
INFO: [VLOG 209-307] Generating Verilog RTL for ip_handler_top.
Execute         syn_report -model ip_handler_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 378.21 MHz
Command       autosyn done; 11.79 sec.
Command     csynth_design done; 35.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.73 seconds. CPU system time: 1.73 seconds. Elapsed time: 35.85 seconds; current allocated memory: -492.734 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1 opened at Sat Mar 18 14:33:59 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.01 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 1.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top ip_handler_top 
INFO: [HLS 200-1510] Running: set_top ip_handler_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp' to the project
Execute     export_design -format ip_catalog -ipname ip_handler -display_name IP Handler -vendor ethz.systems.fpga -version 2.0 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -ipname ip_handler -display_name IP Handler -vendor ethz.systems.fpga -version 2.0 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -xo 
Execute       config_export -display_name=IP Handler -format=ip_catalog -ipname=ip_handler -vendor=ethz.systems.fpga -version=2.0 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor ethz.systems.fpga -version 2.0 -ipname ip_handler -display_name {IP Handler}
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.200 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ip_handler_top xml_exists=0
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ip_handler_top
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=33
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=80 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_regslice_both
ip_handler_top_mux_646_64_1_1
ip_handler_top_fifo_w32_d6_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w16_d2_S
ip_handler_top_fifo_w1024_d4_A
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1024_d2_S
ip_handler_top_fifo_w1_d32_S
ip_handler_top_fifo_w8_d32_S
ip_handler_top_fifo_w577_d64_A
ip_handler_top_fifo_w544_d2_S
ip_handler_top_fifo_w1_d4_S
ip_handler_top_fifo_w1_d8_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
ip_handler_top_fifo_w577_d2_S
entry_proc
convert_axis_to_net_axis_512_s
convert_net_axis_to_axis_512_s
convert_net_axis_to_axis_512_1
convert_net_axis_to_axis_512_2
convert_net_axis_to_axis_512_3
convert_net_axis_to_axis_512_4
convert_net_axis_to_axis_512_5
convert_net_axis_to_axis_512_6
detect_eth_protocol_512_s
route_by_eth_protocol_512_s
ip_handler_rshiftWordByOctet_net_axis_512_512_1_s
ip_handler_rshiftWordByOctet_net_axis_512_512_3_s
extract_ip_meta_512_s
ip_handler_compute_ipv4_checksum
ip_handler_check_ipv4_checksum_32_s
ip_invalid_dropper_512_s
cut_length
detect_ipv4_protocol_512_s
detect_ipv6_protocol_512_s
ip_handler_duplicate_stream_net_axis_512_s
ip_handler_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_axis_to_net_axis_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_1.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_2.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_3.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_4.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_5.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/convert_net_axis_to_axis_512_6.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_eth_protocol_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/route_by_eth_protocol_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_1_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_rshiftWordByOctet_net_axis_512_512_3_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/extract_ip_meta_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_compute_ipv4_checksum.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_check_ipv4_checksum_32_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_invalid_dropper_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/cut_length.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv4_protocol_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/detect_ipv6_protocol_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_duplicate_stream_net_axis_512_s.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.constraint.tcl 
Execute       sc_get_clocks ip_handler_top 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ip_handler_top
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ip_handler_top
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.rtl_wrap.cfg.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.constraint.tcl 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/ip_handler_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s ip_handler_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file ip_handler_prj/solution1/impl/export.zip
Command     export_design done; 14.5 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.15 seconds. CPU system time: 0.68 seconds. Elapsed time: 14.5 seconds; current allocated memory: -926.352 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler/ip_handler_prj/solution1 opened at Sat Mar 18 14:34:16 +03 2023
Execute       ap_set_clock -name default -period 3.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.01 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {IP Handler} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {IP Handler}
Execute       config_export -display_name IP Handler 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=ip_handler 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=ip_handler
Execute       config_export -ipname=ip_handler 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=2.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
Execute       config_export -version=2.0 
Command     open_solution done; 1.11 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 3.2 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
Execute     set_top ip_handler_top 
INFO: [HLS 200-1510] Running: set_top ip_handler_top 
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../axi_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/ip_handler 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/ip_handler.cpp' to the project
Execute     add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ip_handler/test_ip_handler.cpp' to the project
Execute     cleanup_all 
