		self.dev_types =['fgota']*2 + ['ota_buf']*1 + ['ota']*1 + ['cap']*4+ ['nfet']*2 + ['pfet']*2 + ['tgate']*4 + ['mux4_1']*1 +['nmirror']*2+['ladder_blk']*1+ ['c4_blk']*1+['Nagating_blk']*1+['speech']*1+['gnd_out']*1+['vdd_out']*1+['in2in_x1']*1+['in2in_x6']*1+['volt_div']*1+['volt_div_fgota']*1+['integrator']*1+['integrator_nmirror']*1+['INFneuron']*1+['lpf']*1+['nfet_i2v']*1+['pfet_i2v']*1+['nmirror_w_bias']*1+['fgswc_nmirror_w_bias']*1+['i2v_pfet_gatefgota']*1+['mismatch_meas']*1+['mmap_local_swc']*1+['ramp_fe']*1+['sigma_delta_fe']*1+['hhneuron']*1+['ladder_filter']*1+ ['h_rect']*1+['dendiff']*1+['Algo_ADC']*1+['TIA_blk']*1+['ichar_nfet']*1+['bias_gen']*1+['vmm_senseamp1']*1+['vmm_senseamp2']*1+['tgate_so']*1+['vmm4x4_SR']*1+['vmm8x4_SR']*1+['SR4']*1+['vmm4x4_SR2']*1+['vmm4x4']*1+['sftreg']*1+['DAC_sftreg']*1 +['sftreg2']*1+['sftreg3']*1+['sftreg4']*1+['vmm8x4']*1+['vmm8inx8in']*1+['vmm8x4_in']*1+['vmm12x1']*1+['vmm12x1_wowta']*1+['Adaptive_receptor']*1+['ota_vmm']*1 +['nmirror_vmm']*2+['inv_mcab']*1+['Hyst_diff']*1+['Max_detect']*1+['Min_detect']*1+['wta_w_bias']*1+['hhn']*1+['fgswitch']*1+['common_drain']*1+['common_drain_nfet']*1+['hhn_debug']*1+['vd_2ota']*1
