
---------- Begin Simulation Statistics ----------
final_tick                                 1081148400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184125                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   319823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.11                       # Real time elapsed on the host
host_tick_rate                               97290838                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2046085                       # Number of instructions simulated
sim_ops                                       3554045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1081148400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434435                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24225                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            460723                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236743                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197692                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486326                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12154                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349403                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1924893                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24307                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341186                       # Number of branches committed
system.cpu.commit.bw_lim_events                589539                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889211                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2046085                       # Number of instructions committed
system.cpu.commit.committedOps                3554045                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2311587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1149465     49.73%     49.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       176588      7.64%     57.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168684      7.30%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227311      9.83%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589539     25.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2311587                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9172                       # Number of function calls committed.
system.cpu.commit.int_insts                   3499879                       # Number of committed integer instructions.
system.cpu.commit.loads                        487042                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2797595     78.72%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1403      0.04%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468004     13.17%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157037      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3554045                       # Class of committed instruction
system.cpu.commit.refs                         656148                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2046085                       # Number of Instructions Simulated
system.cpu.committedOps                       3554045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320997                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320997                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7713                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33404                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48291                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4349                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021440                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4660402                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289126                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1130631                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24375                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88355                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571026                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2028                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189298                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      486326                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237929                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2203772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2819749                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           599                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179929                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             325062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247735                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043242                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2553927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933704                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1216506     47.63%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73394      2.87%     50.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57897      2.27%     52.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75170      2.94%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1130960     44.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2553927                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64783                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215310000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215310000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215310000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215310000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215309600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215309600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8656800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8656000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4302800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4511200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4548400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77559600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77484400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77490400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77508400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1639125200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28711                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   371975                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513012                       # Inst execution rate
system.cpu.iew.exec_refs                       762052                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189287                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682687                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603326                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               612                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199875                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4443180                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572765                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34416                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4089478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24375                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15548                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39752                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116282                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30768                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20592                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8119                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5743008                       # num instructions consuming a value
system.cpu.iew.wb_count                       4067518                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566328                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3252426                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.504887                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4074426                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6339576                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3518448                       # number of integer regfile writes
system.cpu.ipc                               0.757004                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757004                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26081      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3229649     78.32%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1425      0.03%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      1.01%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4263      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6788      0.16%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14780      0.36%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13669      0.33%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7034      0.17%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2002      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               558665     13.55%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178298      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24467      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13679      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4123897                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88884                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179027                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85736                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127424                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4008932                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10640967                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3981782                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5204961                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4442105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4123897                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2553927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161157     45.47%     45.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              171794      6.73%     52.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              297841     11.66%     63.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              336119     13.16%     77.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587016     22.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2553927                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.525746                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      238029                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11491                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4157                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603326                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199875                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1541921                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2702872                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  830883                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4879302                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339222                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25089                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6209                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11988715                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4585542                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6279772                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1160619                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  71082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24375                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179628                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400447                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150701                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7289284                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19200                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205578                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6165304                       # The number of ROB reads
system.cpu.rob.rob_writes                     9129771                       # The number of ROB writes
system.cpu.timesIdled                            1465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37470                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              412                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          766                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            766                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              162                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7858                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1337                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11980                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13317                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11176378                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28924522                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17303                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4097                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23273                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1065                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2072                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2072                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17303                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49298                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56843                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1250048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1416384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10342                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29715                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014134                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118046                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29295     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29715                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20129199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18578063                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3121998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234630                       # number of overall hits
system.cpu.icache.overall_hits::total          234630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3298                       # number of overall misses
system.cpu.icache.overall_misses::total          3298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168250800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168250800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168250800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168250800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013861                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013861                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013861                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013861                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51016.009703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51016.009703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51016.009703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51016.009703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133215200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133215200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133215200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133215200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010932                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010932                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010932                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010932                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51216.916571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51216.916571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51216.916571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51216.916571                       # average overall mshr miss latency
system.cpu.icache.replacements                   2345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168250800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168250800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013861                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51016.009703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51016.009703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133215200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133215200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010932                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51216.916571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51216.916571                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.453793                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.601279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.453793                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            478457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           478457                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       664502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           664502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       664502                       # number of overall hits
system.cpu.dcache.overall_hits::total          664502                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34759                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34759                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34759                       # number of overall misses
system.cpu.dcache.overall_misses::total         34759                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685224799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685224799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685224799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685224799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049708                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48483.120890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48483.120890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48483.120890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48483.120890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.961074                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1740                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2758                       # number of writebacks
system.cpu.dcache.writebacks::total              2758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16774                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575635599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575635599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575635599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241197940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    816833539                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45845.460258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45845.460258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45845.460258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57183.010906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48696.407476                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581089200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581089200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48422.430479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48422.430479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474476400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474476400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45257.191911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45257.191911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104135599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104135599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49423.635026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49423.635026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101159199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101159199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48822.007239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48822.007239                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4218                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4218                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241197940                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241197940                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57183.010906                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57183.010906                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.316665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.131746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.707034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.609631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.192383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1415296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1415296                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             784                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4971                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          900                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6655                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            784                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4971                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          900                       # number of overall hits
system.l2cache.overall_hits::total               6655                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1815                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3318                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12718                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1815                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7585                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3318                       # number of overall misses
system.l2cache.overall_misses::total            12718                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123481600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518513200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231296587                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873291387                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123481600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518513200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231296587                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873291387                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12556                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4218                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19373                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12556                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4218                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19373                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.698346                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604094                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786629                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656481                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.698346                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604094                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786629                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656481                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68033.939394                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68360.342782                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69709.640446                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68665.779761                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68033.939394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68360.342782                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69709.640446                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68665.779761                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1815                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7577                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12686                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1815                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7577                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          631                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13317                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108961600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457655200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204251411                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770868211                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108961600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457655200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204251411                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37507396                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808375607                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603457                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.780939                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654829                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603457                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.780939                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687400                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60033.939394                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60400.580705                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62007.107165                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60765.269667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60033.939394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60400.580705                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62007.107165                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59441.198098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60702.531126                       # average overall mshr miss latency
system.l2cache.replacements                      9275                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2758                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2758                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          631                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          631                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37507396                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37507396                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59441.198098                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59441.198098                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92465600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92465600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646718                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646718                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69004.179104                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69004.179104                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81711600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81711600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61115.632012                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61115.632012                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          784                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4239                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          900                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5923                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1815                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3318                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11378                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123481600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426047600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231296587                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780825787                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17301                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.698346                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786629                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657650                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68033.939394                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68222.193755                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69709.640446                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68625.926085                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1815                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3294                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11349                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108961600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375943600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204251411                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689156611                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.698346                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595193                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.780939                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655974                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60033.939394                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60247.371795                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62007.107165                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60723.994273                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.193506                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25161                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9275                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.712776                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.082814                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.261864                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2363.507786                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.769504                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.571539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002950                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038225                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904588                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1183                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2913                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          138                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1029                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1874                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.288818                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.711182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313059                       # Number of tag accesses
system.l2cache.tags.data_accesses              313059                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1081148400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       210816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116160                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1815                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7577                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3294                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          631                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13317                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107441310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448530470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194992658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37352874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788317311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107441310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107441310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79263864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79263864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79263864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107441310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448530470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194992658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37352874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867581176                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1095495600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11443117                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                 19845745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                               78239555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2097655                       # Number of instructions simulated
sim_ops                                       3638967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    14347200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3911                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               198                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3880                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3342                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3911                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              569                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4004                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      54                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    184754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    51727                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               198                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3526                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15752                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3333                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                51570                       # Number of instructions committed
system.cpu.commit.committedOps                  84922                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        33363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.545395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.548218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3271      9.80%      9.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10283     30.82%     40.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          540      1.62%     42.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3517     10.54%     52.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15752     47.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        33363                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     84632                       # Number of committed integer instructions.
system.cpu.commit.loads                          6784                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          157      0.18%      0.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            74345     87.55%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     87.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.06%     87.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.02%     87.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.04%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.03%     87.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.04%     87.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.06%     87.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.03%     88.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.02%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6668      7.85%     95.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3317      3.91%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.14%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             84922                       # Class of committed instruction
system.cpu.commit.refs                          10173                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       51570                       # Number of Instructions Simulated
system.cpu.committedOps                         84922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.695521                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.695521                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           18                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           25                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2663                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  90287                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     7211                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     23883                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    198                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   376                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7264                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3463                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4004                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6865                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         26764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          55318                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111632                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.542266                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              34331                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.670327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.773619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9607     27.98%     27.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      227      0.66%     28.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3198      9.32%     37.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      144      0.42%     38.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21155     61.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                34331                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       681                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      423                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5051600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1080000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1078400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1076800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1080000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       34772000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  216                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3627                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.425365                       # Inst execution rate
system.cpu.iew.exec_refs                        10723                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3463                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1784                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7360                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3491                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               88255                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7260                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               150                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 86993                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   101                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    198                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   117                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               45                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          103                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    191346                       # num instructions consuming a value
system.cpu.iew.wb_count                         86719                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.394333                       # average fanout of values written-back
system.cpu.iew.wb_producers                     75454                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.417726                       # insts written-back per cycle
system.cpu.iew.wb_sent                          86844                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   163431                       # number of integer regfile reads
system.cpu.int_regfile_writes                   79242                       # number of integer regfile writes
system.cpu.ipc                               1.437772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.437772                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               213      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75775     86.95%     87.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.06%     87.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  36      0.04%     87.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   37      0.04%     87.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.08%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.09%     87.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.04%     87.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 23      0.03%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7097      8.14%     95.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3403      3.91%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             212      0.24%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  87143                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     604                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1218                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          558                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1084                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  86326                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             207458                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        86161                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             90504                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      88234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     87143                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         34331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.538318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.357809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3289      9.58%      9.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4624     13.47%     23.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9624     28.03%     51.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3905     11.37%     62.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12889     37.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           34331                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.429547                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6865                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7360                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3491                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   18039                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            35868                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2056                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                129049                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     61                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7425                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                377221                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  89574                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              135498                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     24030                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    119                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    198                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6448                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1073                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           168067                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       370                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       105866                       # The number of ROB reads
system.cpu.rob.rob_writes                      177481                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            138                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            71                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34805                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              75795                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          129                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                104                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019231                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.138000                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      102     98.08%     98.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  104                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               51600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                69984                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               31599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        14347200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         6838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6838                       # number of overall hits
system.cpu.icache.overall_hits::total            6838                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1168400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1168400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1168400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1168400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43274.074074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43274.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43274.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43274.074074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1142000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1142000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003787                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003787                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43923.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43923.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43923.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43923.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6838                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1168400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1168400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43274.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43274.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43923.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43923.076923                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.153846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13756                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10539                       # number of overall hits
system.cpu.dcache.overall_hits::total           10539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           65                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           65                       # number of overall misses
system.cpu.dcache.overall_misses::total            65                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2812800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2812800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2812800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2812800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10604                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006130                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43273.846154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43273.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43273.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43273.846154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1040000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1526783                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004055                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35506.581395                       # average overall mshr miss latency
system.cpu.dcache.replacements                     43                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2812800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2812800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43273.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43273.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37142.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         3389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       486783                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 32452.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                43                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.581395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.807238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.192762                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21251                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21251                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1017600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       888400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       397995                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2303995                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1017600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       888400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       397995                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2303995                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.576923                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.507246                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.576923                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.507246                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        67840                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63457.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65828.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        67840                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63457.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65828.428571                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       897600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       776400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2023995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       897600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       776400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2023995                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.507246                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.507246                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        59840                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55457.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57828.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        59840                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55457.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57828.428571                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1017600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       888400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       397995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2303995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.576923                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.507246                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        67840                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63457.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66332.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65828.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       897600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       776400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       349995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2023995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.576923                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.507246                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        59840                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55457.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58332.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57828.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    124                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.542857                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           34                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   927.496543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1956.940616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1014.562841                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          163                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.477769                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247696                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.039795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1179                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2917                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1053                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287842                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712158                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1139                       # Number of tag accesses
system.l2cache.tags.data_accesses                1139                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     14347200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           66912011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           62451210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     26764804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              156128025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      66912011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          66912011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17843203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17843203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17843203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          66912011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          62451210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     26764804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             173971228                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1161011200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2968219                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  5179692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.74                       # Real time elapsed on the host
host_tick_rate                               88911919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2186943                       # Number of instructions simulated
sim_ops                                       3816634                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000066                       # Number of seconds simulated
sim_ticks                                    65515600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21657                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8820                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22742                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            13922                       # Number of indirect misses.
system.cpu.branchPred.lookups                   25167                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1585                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    106159                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    61647                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1959                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17975                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26962                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           37142                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89288                       # Number of instructions committed
system.cpu.commit.committedOps                 177667                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       116682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.522660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.652161                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        52716     45.18%     45.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15280     13.10%     58.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10633      9.11%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11091      9.51%     76.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26962     23.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       116682                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       8628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1291                       # Number of function calls committed.
system.cpu.commit.int_insts                    172195                       # Number of committed integer instructions.
system.cpu.commit.loads                         24431                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          904      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           131250     73.87%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             491      0.28%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.19%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            399      0.22%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.19%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.10%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1033      0.58%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1152      0.65%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2005      1.13%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.07%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22657     12.75%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14021      7.89%     98.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1774      1.00%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1014      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            177667                       # Class of committed instruction
system.cpu.commit.refs                          39466                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89288                       # Number of Instructions Simulated
system.cpu.committedOps                        177667                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.834390                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.834390                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          117                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          250                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          461                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            39                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26565                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 229636                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    36249                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     60067                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1976                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2460                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       27742                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       16578                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       25167                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16810                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         86253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   648                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         120812                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           278                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3952                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153655                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              38756                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10362                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.737608                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             127317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.893188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.914881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60561     47.57%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5057      3.97%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3324      2.61%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4170      3.28%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    54205     42.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               127317                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     13330                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     7366                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9948000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9948400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9948400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       184800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       184400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        88400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        88400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       472000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       495600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       498400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4526800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4532800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       80501200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2387                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19561                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.219618                       # Inst execution rate
system.cpu.iew.exec_refs                        44276                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16555                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15922                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 29655                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                332                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                56                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17893                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              214795                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 27721                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2923                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                199760                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     75                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   226                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1976                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   341                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1638                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5226                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2858                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            277                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    226844                       # num instructions consuming a value
system.cpu.iew.wb_count                        198549                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.612262                       # average fanout of values written-back
system.cpu.iew.wb_producers                    138888                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.212224                       # insts written-back per cycle
system.cpu.iew.wb_sent                         199087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   296302                       # number of integer regfile reads
system.cpu.int_regfile_writes                  155744                       # number of integer regfile writes
system.cpu.ipc                               0.545140                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.545140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1430      0.71%      0.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                149220     73.62%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  494      0.24%     74.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   429      0.21%     74.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 510      0.25%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 372      0.18%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  206      0.10%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1200      0.59%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1260      0.62%     76.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2038      1.01%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                205      0.10%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26194     12.92%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15609      7.70%     98.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2150      1.06%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1363      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 202680                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9935                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19931                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         9617                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              12508                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 191315                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             513551                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       188932                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            239442                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     214256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    202680                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 539                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           37138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               802                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            345                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        51671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        127317                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.591932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.622977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               54973     43.18%     43.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12781     10.04%     53.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15346     12.05%     65.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17661     13.87%     79.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26556     20.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          127317                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.237446                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16858                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               898                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              535                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                29655                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17893                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   85771                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           163789                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   19073                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                202237                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    657                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    37995                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    563                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    74                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                575857                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 224657                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              255265                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     60609                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1763                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1976                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3693                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53052                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             15391                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           338676                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3971                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                237                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4349                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            255                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       304529                       # The number of ROB reads
system.cpu.rob.rob_writes                      440344                       # The number of ROB writes
system.cpu.timesIdled                             568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3058                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               65                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict              551                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           603                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        41856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        41856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 622                       # Request fanout histogram
system.membus.reqLayer2.occupancy              533258                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1339242                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1500                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           131                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2027                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 28                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                28                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1501                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3398                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1187                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4585                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        72384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   104000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               632                       # Total snoops (count)
system.l2bus.snoopTraffic                        2176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2160                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034722                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.183118                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2085     96.53%     96.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       75      3.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2160                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              475198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1326326                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1359600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        65515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15523                       # number of overall hits
system.cpu.icache.overall_hits::total           15523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1287                       # number of overall misses
system.cpu.icache.overall_misses::total          1287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41983200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41983200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41983200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41983200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076562                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076562                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076562                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076562                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32620.979021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32620.979021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32620.979021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32620.979021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          153                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34426800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34426800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34426800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34426800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30358.730159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30358.730159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30358.730159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30358.730159                       # average overall mshr miss latency
system.cpu.icache.replacements                   1133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41983200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41983200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076562                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32620.979021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32620.979021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34426800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34426800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30358.730159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30358.730159                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.822894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34753                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        40483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            40483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        40483                       # number of overall hits
system.cpu.dcache.overall_hits::total           40483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          631                       # number of overall misses
system.cpu.dcache.overall_misses::total           631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26515600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26515600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26515600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26515600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        41114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        41114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        41114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        41114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015348                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42021.553090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42021.553090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42021.553090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42021.553090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                44                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           99                       # number of writebacks
system.cpu.dcache.writebacks::total                99                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           72                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13447200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13447200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13447200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3977525                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17424725                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41503.703704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41503.703704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41503.703704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55243.402778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44001.830808                       # average overall mshr miss latency
system.cpu.dcache.replacements                    395                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25088400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25088400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41675.083056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41675.083056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          295                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12043200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12043200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40824.406780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40824.406780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1427200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1427200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49213.793103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49213.793103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48413.793103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48413.793103                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           72                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           72                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3977525                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3977525                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55243.402778                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55243.402778                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              100121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1419                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.557435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.514089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.485911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             82623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            82623                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             735                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             152                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 903                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            735                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            152                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                903                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           397                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           171                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               624                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          397                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          171                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           56                       # number of overall misses
system.l2cache.overall_misses::total              624                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26883200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11754400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3802741                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42440341                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26883200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11754400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3802741                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42440341                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1132                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          323                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           72                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1527                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1132                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          323                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           72                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1527                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.350707                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529412                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.408644                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.350707                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529412                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.408644                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67715.869018                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68739.181287                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67906.089286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68013.366987                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67715.869018                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68739.181287                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67906.089286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68013.366987                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             32                       # number of writebacks
system.l2cache.writebacks::total                   32                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          170                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          623                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          170                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          623                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23715200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10177600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3354741                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37247541                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23715200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10177600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3354741                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37247541                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.350707                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.526316                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.407990                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.350707                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.526316                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.407990                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59736.020151                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59868.235294                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59906.089286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59787.385233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59736.020151                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59868.235294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59906.089286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59787.385233                       # average overall mshr miss latency
system.l2cache.replacements                       630                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1284800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1284800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.678571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.678571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67621.052632                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67621.052632                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1132800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1132800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.678571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.678571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59621.052632                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59621.052632                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          735                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          143                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          894                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          152                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          605                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26883200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10469600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3802741                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41155541                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1132                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1499                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.350707                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.515254                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.403602                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67715.869018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68878.947368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67906.089286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68025.687603                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          397                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          151                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          604                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23715200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9044800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3354741                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36114741                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.350707                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511864                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.402935                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59736.020151                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59899.337748                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59906.089286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59792.617550                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15605                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4726                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.301947                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.993583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1100.753753                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1864.091452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   948.196093                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.965120                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008787                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268739                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231493                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1024                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3072                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2237                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25022                       # Number of tag accesses
system.l2cache.tags.data_accesses               25022                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     65515600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2048                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              170                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           56                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  622                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            32                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  32                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          386839165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          166067318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     54704528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              607611012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     386839165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         386839165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        31259731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              31259731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        31259731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         386839165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         166067318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     54704528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             638870742                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
