Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 13:39:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_DB/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.407        0.000                      0                   43        0.191        0.000                      0                   43        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.407        0.000                      0                   43        0.191        0.000                      0                   43        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.874ns (51.931%)  route 1.735ns (48.069%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    U_BTG/CLK
    SLICE_X7Y41          FDCE                                         r  U_BTG/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_BTG/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.604     6.178    U_BTG/count_reg[3]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.857 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    U_BTG/count_next0_carry_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    U_BTG/count_next0_carry__0_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  U_BTG/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.091    U_BTG/count_next0_carry__1_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.310 r  U_BTG/count_next0_carry__2/O[0]
                         net (fo=1, routed)           1.130     8.441    U_BTG/count_next0_carry__2_n_7
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.323     8.764 r  U_BTG/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.764    U_BTG/count_next[13]
    SLICE_X7Y43          FDCE                                         r  U_BTG/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    U_BTG/CLK
    SLICE_X7Y43          FDCE                                         r  U_BTG/count_reg_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.075    15.171    U_BTG/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.757ns (52.289%)  route 1.603ns (47.711%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    U_BTG/CLK
    SLICE_X7Y41          FDCE                                         r  U_BTG/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_BTG/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.604     6.178    U_BTG/count_reg[3]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.857 r  U_BTG/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.857    U_BTG/count_next0_carry_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  U_BTG/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    U_BTG/count_next0_carry__0_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.193 r  U_BTG/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.999     8.192    U_BTG/count_next0_carry__1_n_7
    SLICE_X7Y42          LUT2 (Prop_lut2_I1_O)        0.323     8.515 r  U_BTG/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.515    U_BTG/count_next[9]
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_BTG/CLK
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[9]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.075    15.170    U_BTG/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.585ns (47.824%)  route 1.729ns (52.176%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X3Y41          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  U_BTN_DB/U_1khz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.372    U_BTN_DB/U_1khz/counter[4]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.872 r  U_BTN_DB/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.872    U_BTN_DB/U_1khz/counter0_carry_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.195 r  U_BTN_DB/U_1khz/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.971     8.167    U_BTN_DB/U_1khz/data0[6]
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.306     8.473 r  U_BTN_DB/U_1khz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.473    U_BTN_DB/U_1khz/counter_0[6]
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y42          FDCE (Setup_fdce_C_D)        0.031    15.129    U_BTN_DB/U_1khz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.963ns (29.320%)  route 2.321ns (70.680%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_BTG/CLK
    SLICE_X7Y43          FDCE                                         r  U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.640    U_BTG/count_reg[12]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.296     6.936 r  U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.403     7.339    U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.463 f  U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.854     8.317    U_BTG/tick_next
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.441 r  U_BTG/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.441    U_BTG/count_next[6]
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_BTG/CLK
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[6]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.029    15.124    U_BTG/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.963ns (29.310%)  route 2.323ns (70.690%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_BTG/CLK
    SLICE_X7Y43          FDCE                                         r  U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.640    U_BTG/count_reg[12]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.296     6.936 r  U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.403     7.339    U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.463 f  U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.855     8.318    U_BTG/tick_next
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.442 r  U_BTG/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.442    U_BTG/count_next[7]
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_BTG/CLK
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[7]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.031    15.126    U_BTG/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTG/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.991ns (29.907%)  route 2.323ns (70.093%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.635     5.156    U_BTG/CLK
    SLICE_X7Y43          FDCE                                         r  U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.640    U_BTG/count_reg[12]
    SLICE_X7Y43          LUT6 (Prop_lut6_I0_O)        0.296     6.936 r  U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.403     7.339    U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.463 f  U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.855     8.318    U_BTG/tick_next
    SLICE_X7Y42          LUT2 (Prop_lut2_I0_O)        0.152     8.470 r  U_BTG/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.470    U_BTG/count_next[8]
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_BTG/CLK
    SLICE_X7Y42          FDCE                                         r  U_BTG/count_reg_reg[8]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDCE (Setup_fdce_C_D)        0.075    15.170    U_BTG/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/tx_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.420%)  route 2.302ns (76.580%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.896     6.507    U_Tx/state_reg_n_0_[2]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.124     6.631 f  U_Tx/tx_reg_i_3/O
                         net (fo=1, routed)           0.816     7.447    U_Tx/tx_reg_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.571 r  U_Tx/tx_reg_i_1/O
                         net (fo=1, routed)           0.591     8.161    U_Tx/tx_reg_i_1_n_0
    SLICE_X3Y42          FDPE                                         r  U_Tx/tx_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    U_Tx/CLK
    SLICE_X3Y42          FDPE                                         r  U_Tx/tx_reg_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y42          FDPE (Setup_fdpe_C_CE)      -0.205    14.879    U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.735ns (53.677%)  route 1.497ns (46.323%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.159    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X3Y43          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_BTN_DB/U_1khz/counter_reg[10]/Q
                         net (fo=2, routed)           0.853     6.469    U_BTN_DB/U_1khz/counter[10]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.126 r  U_BTN_DB/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.126    U_BTN_DB/U_1khz/counter0_carry__1_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.441 r  U_BTN_DB/U_1khz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.644     8.085    U_BTN_DB/U_1khz/data0[16]
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.307     8.392 r  U_BTN_DB/U_1khz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.392    U_BTN_DB/U_1khz/counter_0[16]
    SLICE_X3Y44          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X3Y44          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    U_BTN_DB/U_1khz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 U_Tx/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.076ns (35.816%)  route 1.928ns (64.184%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Tx/state_reg[1]/Q
                         net (fo=9, routed)           0.986     6.560    U_Tx/state_reg_n_0_[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.325     6.885 r  U_Tx/state[3]_i_3/O
                         net (fo=1, routed)           0.351     7.236    U_Tx/state[3]_i_3_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.332     7.568 r  U_Tx/state[3]_i_1/O
                         net (fo=4, routed)           0.591     8.160    U_Tx/state
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.915    U_Tx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 U_Tx/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.076ns (35.816%)  route 1.928ns (64.184%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.634     5.155    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Tx/state_reg[1]/Q
                         net (fo=9, routed)           0.986     6.560    U_Tx/state_reg_n_0_[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.325     6.885 r  U_Tx/state[3]_i_3/O
                         net (fo=1, routed)           0.351     7.236    U_Tx/state[3]_i_3_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.332     7.568 r  U_Tx/state[3]_i_1/O
                         net (fo=4, routed)           0.591     8.160    U_Tx/state
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.915    U_Tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Tx/state_reg[2]/Q
                         net (fo=7, routed)           0.135     1.752    U_Tx/state_reg_n_0_[2]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  U_Tx/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.797    U_Tx/tx_next
    SLICE_X3Y42          FDPE                                         r  U_Tx/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    U_Tx/CLK
    SLICE_X3Y42          FDPE                                         r  U_Tx/tx_reg_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y42          FDPE (Hold_fdpe_C_D)         0.091     1.605    U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.992%)  route 0.179ns (49.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.179     1.797    U_BTN_DB/U_1khz/counter[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  U_BTN_DB/U_1khz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_BTN_DB/U_1khz/counter_0[5]
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091     1.581    U_BTN_DB/U_1khz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.853%)  route 0.180ns (49.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.180     1.798    U_BTN_DB/U_1khz/counter[0]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  U_BTN_DB/U_1khz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_BTN_DB/U_1khz/counter_0[7]
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092     1.582    U_BTN_DB/U_1khz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_Tx/state_reg[0]/Q
                         net (fo=8, routed)           0.196     1.812    U_Tx/state_reg_n_0_[0]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.042     1.854 r  U_Tx/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_Tx/next[1]
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.107     1.582    U_Tx/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_Tx/state_reg[0]/Q
                         net (fo=8, routed)           0.196     1.812    U_Tx/state_reg_n_0_[0]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  U_Tx/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_Tx/next[0]
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.091     1.566    U_Tx/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U_Tx/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tx/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.184%)  route 0.177ns (43.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_Tx/state_reg[1]/Q
                         net (fo=9, routed)           0.177     1.780    U_Tx/state_reg_n_0_[1]
    SLICE_X4Y42          LUT4 (Prop_lut4_I2_O)        0.099     1.879 r  U_Tx/state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.879    U_Tx/next[3]
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    U_Tx/CLK
    SLICE_X4Y42          FDCE                                         r  U_Tx/state_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.102     1.577    U_Tx/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.231ns (55.949%)  route 0.182ns (44.051%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[6]/Q
                         net (fo=2, routed)           0.066     1.684    U_BTN_DB/U_1khz/counter[6]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.729 r  U_BTN_DB/U_1khz/counter[16]_i_5/O
                         net (fo=18, routed)          0.116     1.845    U_BTN_DB/U_1khz/counter[16]_i_5_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  U_BTN_DB/U_1khz/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.890    U_BTN_DB/U_1khz/counter_0[8]
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X1Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[8]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092     1.582    U_BTN_DB/U_1khz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.812%)  route 0.248ns (57.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.248     1.867    U_BTN_DB/U_1khz/counter[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.912 r  U_BTN_DB/U_1khz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    U_BTN_DB/U_1khz/counter_0[1]
    SLICE_X3Y41          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X3Y41          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.091     1.584    U_BTN_DB/U_1khz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.628%)  route 0.250ns (57.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.250     1.868    U_BTN_DB/U_1khz/counter[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  U_BTN_DB/U_1khz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.913    U_BTN_DB/U_1khz/counter_0[11]
    SLICE_X3Y43          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X3Y43          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.091     1.585    U_BTN_DB/U_1khz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 U_BTN_DB/U_1khz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_DB/U_1khz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.017%)  route 0.257ns (57.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X0Y42          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_BTN_DB/U_1khz/counter_reg[0]/Q
                         net (fo=19, routed)          0.257     1.875    U_BTN_DB/U_1khz/counter[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  U_BTN_DB/U_1khz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.920    U_BTN_DB/U_1khz/counter_0[9]
    SLICE_X1Y43          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    U_BTN_DB/U_1khz/r_1khz_reg_0
    SLICE_X1Y43          FDCE                                         r  U_BTN_DB/U_1khz/counter_reg[9]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.091     1.585    U_BTN_DB/U_1khz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    U_BTG/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    U_BTG/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    U_BTG/count_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    U_BTG/count_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    U_BTG/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41    U_BTG/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41    U_BTG/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41    U_BTG/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41    U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    U_BTG/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    U_BTG/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    U_BTG/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    U_BTG/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_BTN_DB/U_1khz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_BTN_DB/U_1khz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_BTN_DB/U_1khz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_BTN_DB/U_1khz/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    U_BTN_DB/U_1khz/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_BTN_DB/U_1khz/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    U_BTN_DB/U_1khz/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    U_BTN_DB/U_1khz/counter_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y43    U_BTG/count_reg_reg[10]/C



