Analysis & Synthesis report for mandelbrot
Mon Jun 03 00:28:17 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |mandelbrot|comunicacion:serial|controltransmision:control|pr_state
 11. State Machine - |mandelbrot|vertical:verticalBLK|controlvertical:DUT|pr_state
 12. State Machine - |mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT|pr_state
 13. State Machine - |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state
 14. State Machine - |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm|pr_state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated
 22. Parameter Settings for User Entity Instance: Top-level Entity: |mandelbrot
 23. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK
 24. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm
 25. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm
 26. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dy:dym
 27. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dx:dxm
 28. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cx0:cxm
 29. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cy0:cym
 30. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz
 31. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Xnnm
 32. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Ynnm
 33. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm
 34. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym
 35. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock
 36. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock
 37. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM
 38. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas
 39. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas
 40. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion
 41. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy
 42. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM
 43. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|conth:COLUMNAS
 44. Parameter Settings for User Entity Instance: horizontal:horizontalBLK
 45. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST
 46. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST2
 47. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST3
 48. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST4
 49. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|conth:BISTH
 50. Parameter Settings for User Entity Instance: vertical:verticalBLK
 51. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST
 52. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST2
 53. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST3
 54. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST4
 55. Parameter Settings for User Entity Instance: vertical:verticalBLK|contv:BISTV
 56. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo
 57. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_0
 58. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_base
 59. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_00
 60. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_1
 61. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_2
 62. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_3
 63. Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_4
 64. Parameter Settings for User Entity Instance: comunicacion:serial
 65. Parameter Settings for User Entity Instance: comunicacion:serial|cont:conttrasmision
 66. Parameter Settings for User Entity Instance: comunicacion:serial|cont:contbitss
 67. Parameter Settings for User Entity Instance: comunicacion:serial|serial_converter:registro
 68. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0
 69. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1
 71. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1
 72. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0
 73. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2
 74. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0_rtl_0
 75. Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1_rtl_1
 76. altsyncram Parameter Settings by Entity Instance
 77. lpm_mult Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "comunicacion:serial|cont:contbitss"
 79. Port Connectivity Checks: "comunicacion:serial"
 80. Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_4"
 81. Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_1"
 82. Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_00"
 83. Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_base"
 84. Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_0"
 85. Port Connectivity Checks: "cronometro:cronometrotiempo"
 86. Port Connectivity Checks: "vertical:verticalBLK|contv:BISTV"
 87. Port Connectivity Checks: "vertical:verticalBLK|cont:BIST4"
 88. Port Connectivity Checks: "vertical:verticalBLK|cont:BIST3"
 89. Port Connectivity Checks: "vertical:verticalBLK|cont:BIST2"
 90. Port Connectivity Checks: "vertical:verticalBLK|cont:BIST"
 91. Port Connectivity Checks: "vertical:verticalBLK"
 92. Port Connectivity Checks: "horizontal:horizontalBLK|conth:BISTH"
 93. Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST4"
 94. Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST3"
 95. Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST2"
 96. Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST"
 97. Port Connectivity Checks: "horizontal:horizontalBLK"
 98. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|conth:COLUMNAS"
 99. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion"
100. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas"
101. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas"
102. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|register_color:Colorm"
103. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz"
104. Port Connectivity Checks: "controlDibujo:controlDibujoBLK"
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 03 00:28:17 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; mandelbrot                                       ;
; Top-level Entity Name              ; mandelbrot                                       ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 2,908                                            ;
;     Total combinational functions  ; 2,904                                            ;
;     Dedicated logic registers      ; 1,226                                            ;
; Total registers                    ; 1226                                             ;
; Total pins                         ; 26                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 231,361                                          ;
; Embedded Multiplier 9-bit elements ; 40                                               ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; mandelbrot         ; mandelbrot         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; zoom.vhd                         ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/zoom.vhd                         ;         ;
; register_dy.vhd                  ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_dy.vhd                  ;         ;
; register_dx.vhd                  ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_dx.vhd                  ;         ;
; register_cy0.vhd                 ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_cy0.vhd                 ;         ;
; register_cx0.vhd                 ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_cx0.vhd                 ;         ;
; controlzoom.vhd                  ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controlzoom.vhd                  ;         ;
; cronometro.vhd                   ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/cronometro.vhd                   ;         ;
; cron1.vhd                        ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/cron1.vhd                        ;         ;
; bin_to_sseg.vhd                  ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/bin_to_sseg.vhd                  ;         ;
; contm.vhd                        ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/contm.vhd                        ;         ;
; register_color.vhd               ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_color.vhd               ;         ;
; register_file.vhd                ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_file.vhd                ;         ;
; register_c.vhd                   ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/register_c.vhd                   ;         ;
; RAM.vhd                          ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/RAM.vhd                          ;         ;
; proof.vhd                        ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/proof.vhd                        ;         ;
; controlFractal.vhd               ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controlFractal.vhd               ;         ;
; vertical.vhd                     ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/vertical.vhd                     ;         ;
; Operacion.vhd                    ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/Operacion.vhd                    ;         ;
; my_package.vhd                   ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/my_package.vhd                   ;         ;
; mandelbrot.vhd                   ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/mandelbrot.vhd                   ;         ;
; horizontal.vhd                   ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/horizontal.vhd                   ;         ;
; Escape.vhd                       ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/Escape.vhd                       ;         ;
; contv.vhd                        ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/contv.vhd                        ;         ;
; controlvertical.vhd              ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controlvertical.vhd              ;         ;
; controlhorizontal.vhd            ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controlhorizontal.vhd            ;         ;
; controlDibujo.vhd                ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controlDibujo.vhd                ;         ;
; conth.vhd                        ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/conth.vhd                        ;         ;
; cont.vhd                         ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/cont.vhd                         ;         ;
; Suma.vhd                         ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/Suma.vhd                         ;         ;
; comunicacion.vhd                 ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/comunicacion.vhd                 ;         ;
; controltransmision.vhd           ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/controltransmision.vhd           ;         ;
; serial_converter.vhd             ; yes             ; User VHDL File               ; C:/Users/estudiante/Downloads/mandelbrot/serial_converter.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_r7h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/altsyncram_r7h1.tdf           ;         ;
; db/decode_7ta.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/decode_7ta.tdf                ;         ;
; db/mux_gnb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/mux_gnb.tdf                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_dfh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/add_sub_dfh.tdf               ;         ;
; db/add_sub_hfh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/add_sub_hfh.tdf               ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_r4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/estudiante/Downloads/mandelbrot/db/mult_r4t.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,908     ;
;                                             ;           ;
; Total combinational functions               ; 2904      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 488       ;
;     -- 3 input functions                    ; 1580      ;
;     -- <=2 input functions                  ; 836       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1533      ;
;     -- arithmetic mode                      ; 1371      ;
;                                             ;           ;
; Total registers                             ; 1226      ;
;     -- Dedicated logic registers            ; 1226      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total memory bits                           ; 231361    ;
; Embedded Multiplier 9-bit elements          ; 40        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1090      ;
; Total fan-out                               ; 14177     ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mandelbrot                                             ; 2904 (1)          ; 1226 (1)     ; 231361      ; 40           ; 0       ; 20        ; 26   ; 0            ; |mandelbrot                                                                                                                                                                                   ; work         ;
;    |comunicacion:serial|                                ; 375 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|comunicacion:serial                                                                                                                                                               ; work         ;
;       |cont:conttrasmision|                             ; 76 (76)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|comunicacion:serial|cont:conttrasmision                                                                                                                                           ; work         ;
;       |controltransmision:control|                      ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|comunicacion:serial|controltransmision:control                                                                                                                                    ; work         ;
;       |serial_converter:registro|                       ; 288 (288)         ; 279 (279)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|comunicacion:serial|serial_converter:registro                                                                                                                                     ; work         ;
;    |controlDibujo:controlDibujoBLK|                     ; 1496 (12)         ; 385 (2)      ; 231361      ; 40           ; 0       ; 20        ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK                                                                                                                                                    ; work         ;
;       |conth:COLUMNAS|                                  ; 76 (76)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|conth:COLUMNAS                                                                                                                                     ; work         ;
;       |proof:Matriz|                                    ; 1316 (0)          ; 302 (0)      ; 231361      ; 40           ; 0       ; 20        ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz                                                                                                                                       ; work         ;
;          |Escape:EscapeBlock|                           ; 434 (66)          ; 0 (0)        ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock                                                                                                                    ; work         ;
;             |lpm_mult:Mult0_rtl_0|                      ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0_rtl_0                                                                                               ; work         ;
;                |mult_r4t:auto_generated|                ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0_rtl_0|mult_r4t:auto_generated                                                                       ; work         ;
;             |lpm_mult:Mult0|                            ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0                                                                                                     ; work         ;
;                |mult_r4t:auto_generated|                ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0|mult_r4t:auto_generated                                                                             ; work         ;
;             |lpm_mult:Mult1_rtl_1|                      ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1_rtl_1                                                                                               ; work         ;
;                |mult_r4t:auto_generated|                ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1_rtl_1|mult_r4t:auto_generated                                                                       ; work         ;
;             |lpm_mult:Mult1|                            ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1                                                                                                     ; work         ;
;                |mult_r4t:auto_generated|                ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1|mult_r4t:auto_generated                                                                             ; work         ;
;          |Operacion:OperacionBlock|                     ; 110 (32)          ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock                                                                                                              ; work         ;
;             |lpm_mult:Mult2|                            ; 78 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2                                                                                               ; work         ;
;                |mult_r4t:auto_generated|                ; 78 (78)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2|mult_r4t:auto_generated                                                                       ; work         ;
;          |RAM:MemoriaRAM|                               ; 168 (36)          ; 5 (0)        ; 231361      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM                                                                                                                        ; work         ;
;             |altsyncram:mem_rtl_0|                      ; 60 (0)            ; 5 (0)        ; 231361      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0                                                                                                   ; work         ;
;                |altsyncram_r7h1:auto_generated|         ; 60 (0)            ; 5 (5)        ; 231361      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated                                                                    ; work         ;
;                   |decode_7ta:decode2|                  ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated|decode_7ta:decode2                                                 ; work         ;
;                   |mux_gnb:mux3|                        ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated|mux_gnb:mux3                                                       ; work         ;
;             |lpm_mult:Mult0|                            ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0                                                                                                         ; work         ;
;                |multcore:mult_core|                     ; 36 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;                   |mpar_add:padder|                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                         |add_sub_dfh:auto_generated|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                      ; work         ;
;                      |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                            |add_sub_hfh:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hfh:auto_generated ; work         ;
;             |lpm_mult:Mult1|                            ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1                                                                                                         ; work         ;
;                |multcore:mult_core|                     ; 36 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;                   |mpar_add:padder|                     ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                         |add_sub_dfh:auto_generated|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                      ; work         ;
;                      |mpar_add:sub_par_add|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                         |lpm_add_sub:adder[0]|          ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                            |add_sub_hfh:auto_generated| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hfh:auto_generated ; work         ;
;          |Suma:Sumacxcy|                                ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy                                                                                                                         ; work         ;
;          |contm:Columnas|                               ; 77 (77)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas                                                                                                                        ; work         ;
;          |contm:Filas|                                  ; 76 (76)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas                                                                                                                           ; work         ;
;          |contm:Iteracion|                              ; 76 (76)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion                                                                                                                       ; work         ;
;          |controlFractal:ControlFractalM|               ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM                                                                                                        ; work         ;
;          |register_c:Cxm|                               ; 20 (20)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm                                                                                                                        ; work         ;
;          |register_c:Cym|                               ; 16 (16)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym                                                                                                                        ; work         ;
;          |register_color:Colorm|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_color:Colorm                                                                                                                 ; work         ;
;          |register_file:Xnnm|                           ; 97 (97)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Xnnm                                                                                                                    ; work         ;
;          |register_file:Ynnm|                           ; 98 (98)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Ynnm                                                                                                                    ; work         ;
;       |zoom:Zoomm|                                      ; 92 (0)            ; 49 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm                                                                                                                                         ; work         ;
;          |controlzoom:controlzoomm|                     ; 75 (75)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm                                                                                                                ; work         ;
;          |register_cx0:cxm|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cx0:cxm                                                                                                                        ; work         ;
;          |register_cy0:cym|                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cy0:cym                                                                                                                        ; work         ;
;          |register_dx:dxm|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dx:dxm                                                                                                                         ; work         ;
;          |register_dy:dym|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dy:dym                                                                                                                         ; work         ;
;    |cronometro:cronometrotiempo|                        ; 274 (2)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo                                                                                                                                                       ; work         ;
;       |bin_to_sseg:bcdModule_0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|bin_to_sseg:bcdModule_0                                                                                                                               ; work         ;
;       |bin_to_sseg:bcdModule_1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|bin_to_sseg:bcdModule_1                                                                                                                               ; work         ;
;       |bin_to_sseg:bcdModule_2|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|bin_to_sseg:bcdModule_2                                                                                                                               ; work         ;
;       |bin_to_sseg:bcdModule_3|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|bin_to_sseg:bcdModule_3                                                                                                                               ; work         ;
;       |cron1:contModule_00|                             ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_00                                                                                                                                   ; work         ;
;       |cron1:contModule_1|                              ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_1                                                                                                                                    ; work         ;
;       |cron1:contModule_2|                              ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_2                                                                                                                                    ; work         ;
;       |cron1:contModule_3|                              ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_3                                                                                                                                    ; work         ;
;       |cron1:contModule_4|                              ; 44 (44)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_4                                                                                                                                    ; work         ;
;       |cron1:contModule_base|                           ; 46 (46)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|cronometro:cronometrotiempo|cron1:contModule_base                                                                                                                                 ; work         ;
;    |horizontal:horizontalBLK|                           ; 379 (0)           ; 164 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK                                                                                                                                                          ; work         ;
;       |cont:BIST2|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|cont:BIST2                                                                                                                                               ; work         ;
;       |cont:BIST3|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|cont:BIST3                                                                                                                                               ; work         ;
;       |cont:BIST4|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|cont:BIST4                                                                                                                                               ; work         ;
;       |cont:BIST|                                       ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|cont:BIST                                                                                                                                                ; work         ;
;       |conth:BISTH|                                     ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|conth:BISTH                                                                                                                                              ; work         ;
;       |controlhorizontal:DUT|                           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT                                                                                                                                    ; work         ;
;    |vertical:verticalBLK|                               ; 379 (0)           ; 164 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK                                                                                                                                                              ; work         ;
;       |cont:BIST2|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|cont:BIST2                                                                                                                                                   ; work         ;
;       |cont:BIST3|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|cont:BIST3                                                                                                                                                   ; work         ;
;       |cont:BIST4|                                      ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|cont:BIST4                                                                                                                                                   ; work         ;
;       |cont:BIST|                                       ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|cont:BIST                                                                                                                                                    ; work         ;
;       |controlvertical:DUT|                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|controlvertical:DUT                                                                                                                                          ; work         ;
;       |contv:BISTV|                                     ; 75 (75)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mandelbrot|vertical:verticalBLK|contv:BISTV                                                                                                                                                  ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 231361       ; 1            ; 231361       ; 1            ; 231361 ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 10          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |mandelbrot|comunicacion:serial|controltransmision:control|pr_state              ;
+-----------------+----------------+-----------------+---------------+--------------+--------------+
; Name            ; pr_state.cinco ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno ;
+-----------------+----------------+-----------------+---------------+--------------+--------------+
; pr_state.uno    ; 0              ; 0               ; 0             ; 0            ; 0            ;
; pr_state.dos    ; 0              ; 0               ; 0             ; 1            ; 1            ;
; pr_state.tres   ; 0              ; 0               ; 1             ; 0            ; 1            ;
; pr_state.cuatro ; 0              ; 1               ; 0             ; 0            ; 1            ;
; pr_state.cinco  ; 1              ; 0               ; 0             ; 0            ; 1            ;
+-----------------+----------------+-----------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |mandelbrot|vertical:verticalBLK|controlvertical:DUT|pr_state   ;
+-----------------+-----------------+---------------+--------------+--------------+
; Name            ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno ;
+-----------------+-----------------+---------------+--------------+--------------+
; pr_state.uno    ; 0               ; 0             ; 0            ; 0            ;
; pr_state.dos    ; 0               ; 0             ; 1            ; 1            ;
; pr_state.tres   ; 0               ; 1             ; 0            ; 1            ;
; pr_state.cuatro ; 1               ; 0             ; 0            ; 1            ;
+-----------------+-----------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |mandelbrot|horizontal:horizontalBLK|controlhorizontal:DUT|pr_state ;
+-----------------+-----------------+---------------+--------------+------------------+
; Name            ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno     ;
+-----------------+-----------------+---------------+--------------+------------------+
; pr_state.uno    ; 0               ; 0             ; 0            ; 0                ;
; pr_state.dos    ; 0               ; 0             ; 1            ; 1                ;
; pr_state.tres   ; 0               ; 1             ; 0            ; 1                ;
; pr_state.cuatro ; 1               ; 0             ; 0            ; 1                ;
+-----------------+-----------------+---------------+--------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state                                                                              ;
+-------------------------+-----------------------+-----------------+--------------------+--------------------+-------------------+----------------+-------------------------+-----------------+
; Name                    ; pr_state.finalizacion ; pr_state.escape ; pr_state.operacion ; pr_state.iteracion ; pr_state.columnas ; pr_state.filas ; pr_state.inicializacion ; pr_state.inicio ;
+-------------------------+-----------------------+-----------------+--------------------+--------------------+-------------------+----------------+-------------------------+-----------------+
; pr_state.inicio         ; 0                     ; 0               ; 0                  ; 0                  ; 0                 ; 0              ; 0                       ; 0               ;
; pr_state.inicializacion ; 0                     ; 0               ; 0                  ; 0                  ; 0                 ; 0              ; 1                       ; 1               ;
; pr_state.filas          ; 0                     ; 0               ; 0                  ; 0                  ; 0                 ; 1              ; 0                       ; 1               ;
; pr_state.columnas       ; 0                     ; 0               ; 0                  ; 0                  ; 1                 ; 0              ; 0                       ; 1               ;
; pr_state.iteracion      ; 0                     ; 0               ; 0                  ; 1                  ; 0                 ; 0              ; 0                       ; 1               ;
; pr_state.operacion      ; 0                     ; 0               ; 1                  ; 0                  ; 0                 ; 0              ; 0                       ; 1               ;
; pr_state.escape         ; 0                     ; 1               ; 0                  ; 0                  ; 0                 ; 0              ; 0                       ; 1               ;
; pr_state.finalizacion   ; 1                     ; 0               ; 0                  ; 0                  ; 0                 ; 0              ; 0                       ; 1               ;
+-------------------------+-----------------------+-----------------+--------------------+--------------------+-------------------+----------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm|pr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+---------------+--------------+--------------+---------------+
; Name             ; pr_state.rbt44 ; pr_state.rbt43 ; pr_state.rbt42 ; pr_state.rbt41 ; pr_state.rbt34 ; pr_state.rbt33 ; pr_state.rbt32 ; pr_state.rbt31 ; pr_state.rbt24 ; pr_state.rbt23 ; pr_state.rbt22 ; pr_state.rbt21 ; pr_state.rbt14 ; pr_state.rbt13 ; pr_state.rbt12 ; pr_state.rbt11 ; pr_state.rbt4 ; pr_state.rbt3 ; pr_state.rbT2 ; pr_state.rbt1 ; pr_state.rbt0 ; pr_state.cuatro4 ; pr_state.cuatro3 ; pr_state.cuatro2 ; pr_state.cuatro1 ; pr_state.tres4 ; pr_state.tres3 ; pr_state.tres2 ; pr_state.tres1 ; pr_state.dos4 ; pr_state.dos3 ; pr_state.dos2 ; pr_state.dos1 ; pr_state.uno4 ; pr_state.uno3 ; pr_state.uno2 ; pr_state.uno1 ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno ; pr_state.cero ;
+------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+---------------+--------------+--------------+---------------+
; pr_state.cero    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 0             ;
; pr_state.uno     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 1            ; 1             ;
; pr_state.dos     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 1            ; 0            ; 1             ;
; pr_state.tres    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 1             ; 0            ; 0            ; 1             ;
; pr_state.cuatro  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.uno1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.uno2    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.uno3    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.uno4    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.dos1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.dos2    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.dos3    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.dos4    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.tres1   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.tres2   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.tres3   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.tres4   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.cuatro1 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 1                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.cuatro2 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 1                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.cuatro3 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 1                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.cuatro4 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt0    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt1    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbT2    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt3    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt4    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt11   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt12   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt13   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt14   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt21   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt22   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt23   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt24   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt31   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt32   ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt33   ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt34   ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt41   ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt42   ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt43   ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
; pr_state.rbt44   ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0                ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0               ; 0             ; 0            ; 0            ; 1             ;
+------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+-----------------+---------------+--------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                         ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal                                                                          ; Free of Timing Hazards ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
; controlDibujo:controlDibujoBLK|pixel[0]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[1]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[2]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[3]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[4]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[5]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[6]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[7]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[8]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[9]                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[10]                            ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[11]                            ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|nx_state                             ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|synch                                ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|numeropar                            ; video_on                                                                                     ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[0]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[1]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[2]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[3]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[4]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[5]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[6]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[7]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[8]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[9]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[10] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[11] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[12] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[13] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[14] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[15] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[16] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[17] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[18] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[19] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[20] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[21] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[22] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[23] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[24] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[25] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[26] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[27] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[28] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[29] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[30] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cyout[31] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.columnas ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[0]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[1]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[2]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[3]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[4]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[5]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[6]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[7]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[8]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[9]  ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[10] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[11] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[12] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[13] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[14] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[15] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[16] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[17] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[18] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[19] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[20] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[21] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[22] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[23] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[24] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[25] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[26] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[27] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[28] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[29] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[30] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy|cxout[31] ; controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM|pr_state.filas    ; yes                    ;
; Number of user-specified and inferred latches = 79                  ;                                                                                              ;                        ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------------------+----------------------------------------+
; Register name                                               ; Reason for Removal                     ;
+-------------------------------------------------------------+----------------------------------------+
; comunicacion:serial|serial_converter:registro|buffer_s[279] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1                       ;                                        ;
+-------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1226  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1081  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 832   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; comunicacion:serial|serial_converter:registro|buffer_s[0]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[1]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[2]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[3]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[4]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[5]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[6]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[7]                      ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[8]                      ; 1       ;
; controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm|r_addr_d[0] ; 7       ;
; comunicacion:serial|serial_converter:registro|buffer_s[9]                      ; 1       ;
; controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm|r_addr_c[0] ; 7       ;
; comunicacion:serial|serial_converter:registro|buffer_s[10]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[11]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[12]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[13]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[14]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[15]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[16]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[17]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[18]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[19]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[20]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[21]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[22]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[23]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[24]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[25]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[26]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[27]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[28]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[29]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[30]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[31]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[32]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[33]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[34]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[35]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[36]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[37]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[38]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[39]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[40]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[41]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[42]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[43]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[44]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[45]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[46]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[47]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[48]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[49]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[50]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[51]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[52]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[53]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[54]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[55]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[56]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[57]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[58]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[59]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[60]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[61]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[62]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[63]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[64]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[65]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[66]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[67]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[68]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[69]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[70]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[71]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[72]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[73]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[74]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[75]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[76]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[77]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[78]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[79]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[80]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[81]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[82]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[83]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[84]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[85]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[86]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[87]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[88]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[89]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[90]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[91]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[92]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[93]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[94]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[95]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[96]                     ; 1       ;
; comunicacion:serial|serial_converter:registro|buffer_s[97]                     ; 1       ;
; Total number of inverted registers = 281*                                      ;         ;
+--------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                      ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+------+
; Register Name                                                       ; Megafunction                                                         ; Type ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+------+
; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|data_out ; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------+----------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas|temp[30]                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas|temp[4]              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion|temp[5]             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|conth:COLUMNAS|temp[15]                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mandelbrot|comunicacion:serial|cont:conttrasmision|temp[2]                                 ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Ynnm|array_reg[1][24] ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Xnnm|array_reg[0][27] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas|temp[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas|temp[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion|temp[0]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mandelbrot|controlDibujo:controlDibujoBLK|conth:COLUMNAS|temp[31]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|cont:conttrasmision|temp[31]                                ;
; 3:1                ; 262 bits  ; 524 LEs       ; 262 LEs              ; 262 LEs                ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[48]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[211]                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[213]                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[243]                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[223]                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mandelbrot|comunicacion:serial|serial_converter:registro|buffer_s[253]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mandelbrot|controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm|pr_state     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0|altsyncram_r7h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |mandelbrot ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; Con5           ; 33      ; Signed Integer                                  ;
; N5             ; 6       ; Signed Integer                                  ;
; Con6           ; 480     ; Signed Integer                                  ;
; N6             ; 9       ; Signed Integer                                  ;
; Con7           ; 10      ; Signed Integer                                  ;
; N7             ; 4       ; Signed Integer                                  ;
; Con8           ; 2       ; Signed Integer                                  ;
; N8             ; 2       ; Signed Integer                                  ;
; Con1           ; 96      ; Signed Integer                                  ;
; N1             ; 7       ; Signed Integer                                  ;
; Con2           ; 1280    ; Signed Integer                                  ;
; N2             ; 11      ; Signed Integer                                  ;
; Con3           ; 32      ; Signed Integer                                  ;
; N3             ; 6       ; Signed Integer                                  ;
; Con4           ; 192     ; Signed Integer                                  ;
; N4             ; 8       ; Signed Integer                                  ;
; Conh           ; 1600    ; Signed Integer                                  ;
; Nh             ; 11      ; Signed Integer                                  ;
; Conv           ; 1048    ; Signed Integer                                  ;
; Nv             ; 11      ; Signed Integer                                  ;
; ConP           ; 480     ; Signed Integer                                  ;
; decimal        ; 32      ; Signed Integer                                  ;
; Nfilas         ; 9       ; Signed Integer                                  ;
; itera          ; 2000    ; Signed Integer                                  ;
; Cont1CR        ; 5000000 ; Signed Integer                                  ;
; Cont2CR        ; 9       ; Signed Integer                                  ;
; N1CR           ; 23      ; Signed Integer                                  ;
; N2CR           ; 4       ; Signed Integer                                  ;
; N3CR           ; 3       ; Signed Integer                                  ;
; Contransmision ; 868     ; Signed Integer                                  ;
; Ntransmision   ; 10      ; Signed Integer                                  ;
; Conbits        ; 280     ; Signed Integer                                  ;
; Nbits          ; 9       ; Signed Integer                                  ;
; MAX_WIDTH      ; 280     ; Signed Integer                                  ;
; Conad          ; 500000  ; Signed Integer                                  ;
; Nad            ; 20      ; Signed Integer                                  ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; nv             ; 11    ; Signed Integer                                     ;
; nh             ; 11    ; Signed Integer                                     ;
; conp           ; 480   ; Signed Integer                                     ;
; decimal        ; 32    ; Signed Integer                                     ;
; nfilas         ; 9     ; Signed Integer                                     ;
; itera          ; 2000  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; decimal        ; 32    ; Signed Integer                                                ;
; addr_width_c   ; 20    ; Signed Integer                                                ;
; addr_width_d   ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; decimal        ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dy:dym ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                ;
; addr_width     ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dx:dxm ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                ;
; addr_width     ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cx0:cxm ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                 ;
; addr_width     ; 20    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cy0:cym ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                 ;
; addr_width     ; 20    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                  ;
; decimal        ; 32    ; Signed Integer                                                  ;
; confilas       ; 480   ; Signed Integer                                                  ;
; nfilas         ; 9     ; Signed Integer                                                  ;
; concolumnas    ; 480   ; Signed Integer                                                  ;
; ncolumnas      ; 9     ; Signed Integer                                                  ;
; coniteracion   ; 2000  ; Signed Integer                                                  ;
; niteraciones   ; 11    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Xnnm ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                     ;
; addr_width     ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Ynnm ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                     ;
; addr_width     ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; max_width      ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; max_width      ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                                           ;
; decimal        ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                                     ;
; decimal        ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; xmax           ; 480   ; Signed Integer                                                                 ;
; ymax           ; 480   ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; con            ; 480   ; Signed Integer                                                                 ;
; n              ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; con            ; 480   ; Signed Integer                                                              ;
; n              ; 9     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; con            ; 2000  ; Signed Integer                                                                  ;
; n              ; 11    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; decimal        ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                ;
+----------------+----------------------------------+---------------------------------------------------------------------+
; confilas       ; 480                              ; Signed Integer                                                      ;
; nfilas         ; 9                                ; Signed Integer                                                      ;
; concolumnas    ; 480                              ; Signed Integer                                                      ;
; ncolumnas      ; 9                                ; Signed Integer                                                      ;
; coniteracion   ; 2000                             ; Signed Integer                                                      ;
; niteraciones   ; 11                               ; Signed Integer                                                      ;
; cuatro         ; 00010000000000000000000000000000 ; Unsigned Binary                                                     ;
; ceros          ; 00000000000000000000000000000000 ; Unsigned Binary                                                     ;
+----------------+----------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|conth:COLUMNAS ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; conh           ; 480   ; Signed Integer                                                    ;
; nh             ; 11    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; con1           ; 96    ; Signed Integer                               ;
; n1             ; 7     ; Signed Integer                               ;
; con2           ; 1280  ; Signed Integer                               ;
; n2             ; 11    ; Signed Integer                               ;
; con3           ; 32    ; Signed Integer                               ;
; n3             ; 6     ; Signed Integer                               ;
; con4           ; 192   ; Signed Integer                               ;
; n4             ; 8     ; Signed Integer                               ;
; conh           ; 1600  ; Signed Integer                               ;
; nh             ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; con            ; 96    ; Signed Integer                                         ;
; n              ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 1280  ; Signed Integer                                          ;
; n              ; 11    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 32    ; Signed Integer                                          ;
; n              ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 192   ; Signed Integer                                          ;
; n              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|conth:BISTH ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; conh           ; 1600  ; Signed Integer                                           ;
; nh             ; 11    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; con5           ; 33    ; Signed Integer                           ;
; n5             ; 6     ; Signed Integer                           ;
; con6           ; 480   ; Signed Integer                           ;
; n6             ; 9     ; Signed Integer                           ;
; con7           ; 10    ; Signed Integer                           ;
; n7             ; 4     ; Signed Integer                           ;
; con8           ; 2     ; Signed Integer                           ;
; n8             ; 2     ; Signed Integer                           ;
; conv           ; 1048  ; Signed Integer                           ;
; nv             ; 11    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; con            ; 33    ; Signed Integer                                     ;
; n              ; 6     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 480   ; Signed Integer                                      ;
; n              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 10    ; Signed Integer                                      ;
; n              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 2     ; Signed Integer                                      ;
; n              ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|contv:BISTV ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; conv           ; 1048  ; Signed Integer                                       ;
; nv             ; 11    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo ;
+----------------+---------+-----------------------------------------------+
; Parameter Name ; Value   ; Type                                          ;
+----------------+---------+-----------------------------------------------+
; cont1          ; 5000000 ; Signed Integer                                ;
; cont2          ; 9       ; Signed Integer                                ;
; n1             ; 23      ; Signed Integer                                ;
; n2             ; 4       ; Signed Integer                                ;
; n3             ; 3       ; Signed Integer                                ;
; conad          ; 500000  ; Signed Integer                                ;
; nad            ; 20      ; Signed Integer                                ;
+----------------+---------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; con            ; 50000 ; Signed Integer                                                     ;
; n              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_base ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; con            ; 500000 ; Signed Integer                                                       ;
; n              ; 20     ; Signed Integer                                                       ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_00 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; con            ; 9     ; Signed Integer                                                      ;
; n              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_1 ;
+----------------+---------+------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                             ;
+----------------+---------+------------------------------------------------------------------+
; con            ; 5000000 ; Signed Integer                                                   ;
; n              ; 23      ; Signed Integer                                                   ;
+----------------+---------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; con            ; 9     ; Signed Integer                                                     ;
; n              ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; con            ; 9     ; Signed Integer                                                     ;
; n              ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cronometro:cronometrotiempo|cron1:contModule_4 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; con            ; 9     ; Signed Integer                                                     ;
; n              ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comunicacion:serial ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; contransmision ; 868   ; Signed Integer                          ;
; ntransmision   ; 10    ; Signed Integer                          ;
; conbits        ; 280   ; Signed Integer                          ;
; nbits          ; 9     ; Signed Integer                          ;
; max_width      ; 280   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comunicacion:serial|cont:conttrasmision ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; con            ; 868   ; Signed Integer                                              ;
; n              ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comunicacion:serial|cont:contbitss ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; con            ; 280   ; Signed Integer                                         ;
; n              ; 9     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comunicacion:serial|serial_converter:registro ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; max_width      ; 280   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 18                   ; Untyped                                                              ;
; NUMWORDS_A                         ; 231361               ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 18                   ; Untyped                                                              ;
; NUMWORDS_B                         ; 231361               ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_r7h1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                        ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 9           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 9           ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 18          ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 18          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                     ;
; LATENCY                                        ; 0           ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped                                                     ;
; USE_EAB                                        ; OFF         ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                     ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                        ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 9           ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 9           ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 18          ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 18          ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                     ;
; LATENCY                                        ; 0           ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped                                                     ;
; USE_EAB                                        ; OFF         ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                     ;
+------------------------------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                            ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                         ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                            ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                         ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                         ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                         ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                         ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                         ;
+------------------------------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                  ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                               ;
; LATENCY                                        ; 0           ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                               ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0_rtl_0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                  ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                               ;
; LATENCY                                        ; 0           ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                               ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1_rtl_1 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                  ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 32          ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 64          ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                               ;
; LATENCY                                        ; 0           ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_r4t    ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                               ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 1                                                                               ;
;     -- NUMWORDS_A                         ; 231361                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 231361                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                               ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances            ; 7                                                                                   ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0           ;
;     -- LPM_WIDTHA                     ; 9                                                                                   ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult1           ;
;     -- LPM_WIDTHA                     ; 9                                                                                   ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 18                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1       ;
;     -- LPM_WIDTHA                     ; 32                                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 32                                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult0_rtl_0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1_rtl_1 ;
;     -- LPM_WIDTHA                     ; 32                                                                                  ;
;     -- LPM_WIDTHB                     ; 32                                                                                  ;
;     -- LPM_WIDTHP                     ; 64                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comunicacion:serial|cont:contbitss"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comunicacion:serial"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_4"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_1"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_00"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_base"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo|cron1:contModule_0"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "cronometro:cronometrotiempo" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; syn_clr ; Input ; Info     ; Stuck at GND               ;
; enable  ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|contv:BISTV"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ena_contv    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; contvmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|cont:BIST4"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|cont:BIST3"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|cont:BIST2"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|cont:BIST"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; maxtickframe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|conth:BISTH"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ena_conth    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; conthmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST4"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST3"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST2"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|cont:BIST"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; salidacount ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; mtx  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|conth:COLUMNAS"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; conthmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion"                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; contmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas"                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; contmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas"                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; contmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz|register_color:Colorm" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|proof:Matriz"                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; row_rd_addr[31..11]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; column_rd_addr[31..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; estado                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; variablex ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; conteos   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jun 03 00:28:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mandelbrot -c mandelbrot
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file zoom.vhd
    Info (12022): Found design unit 1: zoom-zoomarch
    Info (12023): Found entity 1: zoom
Info (12021): Found 2 design units, including 1 entities, in source file register_dy.vhd
    Info (12022): Found design unit 1: register_dy-rtl
    Info (12023): Found entity 1: register_dy
Info (12021): Found 2 design units, including 1 entities, in source file register_dx.vhd
    Info (12022): Found design unit 1: register_dx-rtl
    Info (12023): Found entity 1: register_dx
Info (12021): Found 2 design units, including 1 entities, in source file register_cy0.vhd
    Info (12022): Found design unit 1: register_cy0-rtl
    Info (12023): Found entity 1: register_cy0
Info (12021): Found 2 design units, including 1 entities, in source file register_cx0.vhd
    Info (12022): Found design unit 1: register_cx0-rtl
    Info (12023): Found entity 1: register_cx0
Info (12021): Found 2 design units, including 1 entities, in source file controlzoom.vhd
    Info (12022): Found design unit 1: controlzoom-controlzoomARCH
    Info (12023): Found entity 1: controlzoom
Info (12021): Found 2 design units, including 1 entities, in source file cronometro.vhd
    Info (12022): Found design unit 1: cronometro-cronometroArch
    Info (12023): Found entity 1: cronometro
Info (12021): Found 2 design units, including 1 entities, in source file cron1.vhd
    Info (12022): Found design unit 1: cron1-cron1Arch
    Info (12023): Found entity 1: cron1
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd
    Info (12022): Found design unit 1: bin_to_sseg-behaviour
    Info (12023): Found entity 1: bin_to_sseg
Info (12021): Found 2 design units, including 1 entities, in source file proof_tb.vhd
    Info (12022): Found design unit 1: proof_tb-testbench2
    Info (12023): Found entity 1: proof_tb
Info (12021): Found 2 design units, including 1 entities, in source file contm.vhd
    Info (12022): Found design unit 1: contm-contmArch
    Info (12023): Found entity 1: contm
Info (12021): Found 2 design units, including 1 entities, in source file register_color.vhd
    Info (12022): Found design unit 1: register_color-register_color_arch
    Info (12023): Found entity 1: register_color
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-rtl
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file register_c.vhd
    Info (12022): Found design unit 1: register_c-register_c_arch
    Info (12023): Found entity 1: register_c
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-behavioral
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file proof.vhd
    Info (12022): Found design unit 1: proof-Op
    Info (12023): Found entity 1: proof
Info (12021): Found 2 design units, including 1 entities, in source file controlfractal.vhd
    Info (12022): Found design unit 1: controlFractal-controlFractalARCH
    Info (12023): Found entity 1: controlFractal
Info (12021): Found 2 design units, including 1 entities, in source file vertical.vhd
    Info (12022): Found design unit 1: vertical-ARCH
    Info (12023): Found entity 1: vertical
Info (12021): Found 2 design units, including 1 entities, in source file operacion.vhd
    Info (12022): Found design unit 1: Operacion-Op
    Info (12023): Found entity 1: Operacion
Info (12021): Found 2 design units, including 0 entities, in source file my_package.vhd
    Info (12022): Found design unit 1: my_package
    Info (12022): Found design unit 2: my_package-body
Info (12021): Found 2 design units, including 1 entities, in source file matriz.vhd
    Info (12022): Found design unit 1: Matriz-calculador
    Info (12023): Found entity 1: Matriz
Info (12021): Found 2 design units, including 1 entities, in source file mandelbrot.vhd
    Info (12022): Found design unit 1: mandelbrot-mandelbrotARCH
    Info (12023): Found entity 1: mandelbrot
Info (12021): Found 2 design units, including 1 entities, in source file horizontal.vhd
    Info (12022): Found design unit 1: horizontal-ARCH
    Info (12023): Found entity 1: horizontal
Info (12021): Found 2 design units, including 1 entities, in source file escape.vhd
    Info (12022): Found design unit 1: Escape-Op
    Info (12023): Found entity 1: Escape
Info (12021): Found 2 design units, including 1 entities, in source file contv.vhd
    Info (12022): Found design unit 1: contv-contvArch
    Info (12023): Found entity 1: contv
Info (12021): Found 2 design units, including 1 entities, in source file controlvertical.vhd
    Info (12022): Found design unit 1: controlvertical-oneHot
    Info (12023): Found entity 1: controlvertical
Info (12021): Found 2 design units, including 1 entities, in source file controlhorizontal.vhd
    Info (12022): Found design unit 1: controlhorizontal-oneHot
    Info (12023): Found entity 1: controlhorizontal
Info (12021): Found 2 design units, including 1 entities, in source file controldibujo.vhd
    Info (12022): Found design unit 1: controlDibujo-controlDibujoARCH
    Info (12023): Found entity 1: controlDibujo
Info (12021): Found 2 design units, including 1 entities, in source file conth.vhd
    Info (12022): Found design unit 1: conth-conthArch
    Info (12023): Found entity 1: conth
Info (12021): Found 2 design units, including 1 entities, in source file cont.vhd
    Info (12022): Found design unit 1: cont-contArchh
    Info (12023): Found entity 1: cont
Info (12021): Found 2 design units, including 1 entities, in source file suma.vhd
    Info (12022): Found design unit 1: Suma-Opeope
    Info (12023): Found entity 1: Suma
Info (12021): Found 2 design units, including 1 entities, in source file mandelbrot_tb.vhd
    Info (12022): Found design unit 1: mandelbrot_tb-testbench2
    Info (12023): Found entity 1: mandelbrot_tb
Info (12021): Found 2 design units, including 1 entities, in source file comunicacion.vhd
    Info (12022): Found design unit 1: comunicacion-comunicacionARCH
    Info (12023): Found entity 1: comunicacion
Info (12021): Found 2 design units, including 1 entities, in source file controltransmision.vhd
    Info (12022): Found design unit 1: controltransmision-oneHot
    Info (12023): Found entity 1: controltransmision
Info (12021): Found 2 design units, including 1 entities, in source file serial_converter.vhd
    Info (12022): Found design unit 1: serial_converter-rtl
    Info (12023): Found entity 1: serial_converter
Info (12127): Elaborating entity "mandelbrot" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mandelbrot.vhd(67): object "MaxTickFrame" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at mandelbrot.vhd(69): used explicit default value for signal "syn_clr" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at mandelbrot.vhd(70): used explicit default value for signal "enable" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at mandelbrot.vhd(73): object "tx" assigned a value but never read
Info (12128): Elaborating entity "controlDibujo" for hierarchy "controlDibujo:controlDibujoBLK"
Warning (10541): VHDL Signal Declaration warning at controlDibujo.vhd(25): used implicit default value for signal "conteos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at controlDibujo.vhd(44): object "MaxTickh" assigned a value but never read
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(65): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(67): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(160): signal "video_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable "numeropar", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable "synch", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable "pixel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(152): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[0]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[1]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[2]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[3]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[4]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[5]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[6]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[7]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[8]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[9]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[10]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "pixel[11]" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "synch" at controlDibujo.vhd(152)
Info (10041): Inferred latch for "numeropar" at controlDibujo.vhd(152)
Info (12128): Elaborating entity "zoom" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm"
Info (12128): Elaborating entity "controlzoom" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm|controlzoom:controlzoomm"
Info (12128): Elaborating entity "register_dy" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dy:dym"
Warning (10873): Using initial value X (don't care) for net "array_reg[3]" at register_dy.vhd(17)
Info (12128): Elaborating entity "register_dx" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm|register_dx:dxm"
Warning (10873): Using initial value X (don't care) for net "array_reg[3]" at register_dx.vhd(17)
Info (12128): Elaborating entity "register_cx0" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cx0:cxm"
Info (12128): Elaborating entity "register_cy0" for hierarchy "controlDibujo:controlDibujoBLK|zoom:Zoomm|register_cy0:cym"
Info (12128): Elaborating entity "proof" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz"
Warning (10541): VHDL Signal Declaration warning at proof.vhd(27): used implicit default value for signal "estado" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at proof.vhd(58): object "maxticfilas" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at proof.vhd(59): object "maxticitr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at proof.vhd(60): object "maxticcolumnas" assigned a value but never read
Info (12128): Elaborating entity "register_file" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|register_file:Xnnm"
Info (12128): Elaborating entity "register_color" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|register_color:Colorm"
Info (12128): Elaborating entity "register_c" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm"
Warning (10492): VHDL Process Statement warning at register_c.vhd(24): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Operacion" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock"
Info (12128): Elaborating entity "Escape" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock"
Info (12128): Elaborating entity "RAM" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM"
Info (12128): Elaborating entity "contm" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas"
Info (12128): Elaborating entity "contm" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion"
Info (12128): Elaborating entity "Suma" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|Suma:Sumacxcy"
Warning (10492): VHDL Process Statement warning at Suma.vhd(32): signal "cxin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Suma.vhd(32): signal "dxx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Suma.vhd(37): signal "cyin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Suma.vhd(37): signal "dyy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Suma.vhd(26): inferring latch(es) for signal or variable "cxout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Suma.vhd(26): inferring latch(es) for signal or variable "cyout", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cyout[0]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[1]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[2]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[3]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[4]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[5]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[6]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[7]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[8]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[9]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[10]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[11]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[12]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[13]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[14]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[15]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[16]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[17]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[18]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[19]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[20]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[21]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[22]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[23]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[24]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[25]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[26]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[27]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[28]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[29]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[30]" at Suma.vhd(26)
Info (10041): Inferred latch for "cyout[31]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[0]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[1]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[2]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[3]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[4]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[5]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[6]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[7]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[8]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[9]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[10]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[11]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[12]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[13]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[14]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[15]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[16]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[17]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[18]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[19]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[20]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[21]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[22]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[23]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[24]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[25]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[26]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[27]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[28]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[29]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[30]" at Suma.vhd(26)
Info (10041): Inferred latch for "cxout[31]" at Suma.vhd(26)
Info (12128): Elaborating entity "controlFractal" for hierarchy "controlDibujo:controlDibujoBLK|proof:Matriz|controlFractal:ControlFractalM"
Info (12128): Elaborating entity "conth" for hierarchy "controlDibujo:controlDibujoBLK|conth:COLUMNAS"
Info (12128): Elaborating entity "horizontal" for hierarchy "horizontal:horizontalBLK"
Warning (10036): Verilog HDL or VHDL warning at horizontal.vhd(31): object "MaxTickh" assigned a value but never read
Info (12128): Elaborating entity "controlhorizontal" for hierarchy "horizontal:horizontalBLK|controlhorizontal:DUT"
Warning (10631): VHDL Process Statement warning at controlhorizontal.vhd(38): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state.cuatro" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.tres" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.dos" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.uno" at controlhorizontal.vhd(38)
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST2"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST3"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST4"
Info (12128): Elaborating entity "conth" for hierarchy "horizontal:horizontalBLK|conth:BISTH"
Info (12128): Elaborating entity "vertical" for hierarchy "vertical:verticalBLK"
Warning (10036): Verilog HDL or VHDL warning at vertical.vhd(29): object "MaxTickv" assigned a value but never read
Info (12128): Elaborating entity "controlvertical" for hierarchy "vertical:verticalBLK|controlvertical:DUT"
Warning (10631): VHDL Process Statement warning at controlvertical.vhd(38): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state.cuatro" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.tres" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.dos" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.uno" at controlvertical.vhd(38)
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST2"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST3"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST4"
Info (12128): Elaborating entity "contv" for hierarchy "vertical:verticalBLK|contv:BISTV"
Info (12128): Elaborating entity "cronometro" for hierarchy "cronometro:cronometrotiempo"
Warning (10036): Verilog HDL or VHDL warning at cronometro.vhd(27): object "ena0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cronometro.vhd(28): object "ignore" assigned a value but never read
Info (12128): Elaborating entity "cron1" for hierarchy "cronometro:cronometrotiempo|cron1:contModule_0"
Info (12128): Elaborating entity "cron1" for hierarchy "cronometro:cronometrotiempo|cron1:contModule_base"
Info (12128): Elaborating entity "cron1" for hierarchy "cronometro:cronometrotiempo|cron1:contModule_00"
Info (12128): Elaborating entity "cron1" for hierarchy "cronometro:cronometrotiempo|cron1:contModule_1"
Info (12128): Elaborating entity "bin_to_sseg" for hierarchy "cronometro:cronometrotiempo|bin_to_sseg:bcdModule_0"
Info (12128): Elaborating entity "comunicacion" for hierarchy "comunicacion:serial"
Info (12128): Elaborating entity "controltransmision" for hierarchy "comunicacion:serial|controltransmision:control"
Info (12128): Elaborating entity "cont" for hierarchy "comunicacion:serial|cont:conttrasmision"
Info (12128): Elaborating entity "cont" for hierarchy "comunicacion:serial|cont:contbitss"
Info (12128): Elaborating entity "serial_converter" for hierarchy "comunicacion:serial|serial_converter:registro"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 231361
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 18
        Info (286033): Parameter NUMWORDS_B set to 231361
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|Mult0~0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|Mult1~0"
Info (12130): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "231361"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "18"
    Info (12134): Parameter "NUMWORDS_B" = "231361"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r7h1.tdf
    Info (12023): Found entity 1: altsyncram_r7h1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7ta.tdf
    Info (12023): Found entity 1: decode_7ta
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gnb.tdf
    Info (12023): Found entity 1: mux_gnb
Info (12130): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dfh.tdf
    Info (12023): Found entity 1: add_sub_dfh
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hfh.tdf
    Info (12023): Found entity 1: add_sub_hfh
Info (12131): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|RAM:MemoriaRAM|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "controlDibujo:controlDibujoBLK|proof:Matriz|Escape:EscapeBlock|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r4t.tdf
    Info (12023): Found entity 1: mult_r4t
Info (12130): Elaborated megafunction instantiation "controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "controlDibujo:controlDibujoBLK|proof:Matriz|Operacion:OperacionBlock|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 1148 buffer(s)
    Info (13019): Ignored 1148 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[1]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[2]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[3]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[4]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[5]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[6]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[7]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[8]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[9]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[10]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[11]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[25]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[25]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[25]~1"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[27]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[27]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[28]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[28]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[29]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[29]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[30]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[30]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[31]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[31]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cym|q[26]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[24]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[24]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[24]~1"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[25]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[25]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[25]~5"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[26]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[26]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[26]~9"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~13"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[28]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[28]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~13"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[29]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[29]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~13"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[30]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[30]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~13"
    Warning (13310): Register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[31]" is converted into an equivalent circuit using register "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[31]~_emulated" and latch "controlDibujo:controlDibujoBLK|proof:Matriz|register_c:Cxm|q[27]~13"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[31] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[31] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[31] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[31] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[31] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST4|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST4|temp[31] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[31] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[31] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[0] will power up to Low
    Critical Warning (18010): Register comunicacion:serial|cont:conttrasmision|temp[31] will power up to Low
    Critical Warning (18010): Register comunicacion:serial|cont:conttrasmision|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[31] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|conth:COLUMNAS|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[0] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas|temp[0] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas|temp[0] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|conth:COLUMNAS|temp[31] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[31] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion|temp[31] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Filas|temp[31] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Columnas|temp[31] will power up to Low
    Critical Warning (18010): Register controlDibujo:controlDibujoBLK|proof:Matriz|contm:Iteracion|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_4|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_2|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_2|temp[31] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_1|temp[31] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_1|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_3|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_3|temp[31] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_4|temp[31] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_00|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_base|temp[31] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_base|temp[0] will power up to Low
    Critical Warning (18010): Register cronometro:cronometrotiempo|cron1:contModule_00|temp[31] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3054 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 2959 logic cells
    Info (21064): Implemented 29 RAM segments
    Info (21062): Implemented 40 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 571 megabytes
    Info: Processing ended: Mon Jun 03 00:28:17 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


