
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.060223                       # Number of seconds simulated
sim_ticks                                 60222912000                       # Number of ticks simulated
final_tick                                60222912000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163523                       # Simulator instruction rate (inst/s)
host_op_rate                                   163523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              171979936                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185096                       # Number of bytes of host memory used
host_seconds                                   350.17                       # Real time elapsed on the host
sim_insts                                    57261449                       # Number of instructions simulated
sim_ops                                      57261449                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        6726144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         112320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6838464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      6726144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6726144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          105096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111687459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1865071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113552530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111687459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111687459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         178537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               178537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         178537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111687459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1865071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113731066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      6359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.042218527250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              122904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104769                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104769                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 518976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6319488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  896896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6838464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6705216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  98742                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 90732                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               47                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   60222895000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104769                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.030276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.458786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.854313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1414     31.48%     31.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          927     20.64%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          408      9.08%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          455     10.13%     71.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452     10.06%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          457     10.17%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          183      4.07%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      2.60%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.242731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.945908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            711     89.89%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            57      7.21%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            14      1.77%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5      0.63%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.25%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.716814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.665981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.344735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              248     31.35%     31.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.01%     32.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              342     43.24%     75.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120     15.17%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      7.96%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.88%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.25%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           791                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       406976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       112000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       896896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6757826.655741920695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1859757.296359232627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14892936.429244736210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       105096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104769                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    374586250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    357930000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1690819079000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      3564.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    203948.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16138543.64                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    580472500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               732516250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     71583.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                90333.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     284580.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27981660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14849835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                51679320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               72062100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1421047680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            624159120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             91924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4186035540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2839024800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      10439542020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19768718745                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            328.259098                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          58613905000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    184668000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     601120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  42040654000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7393328750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     823176750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9179964500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4184040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2197305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6218940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1090980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         584522640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            215839050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             66646080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1164276870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1672460160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      12929554560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            16647086115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            276.424463                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          59575636500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    154752750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     247260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  52667223250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4355392000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     245016000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2553268000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6111580                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4706034                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            913247                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5231973                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3429899                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.556512                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  383185                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           57589                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51727                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5862                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      7702783                       # DTB read hits
system.cpu.dtb.read_misses                         27                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  7702810                       # DTB read accesses
system.cpu.dtb.write_hits                     4780422                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 4780428                       # DTB write accesses
system.cpu.dtb.data_hits                     12483205                       # DTB hits
system.cpu.dtb.data_misses                         33                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 12483238                       # DTB accesses
system.cpu.itb.fetch_hits                    36742290                       # ITB hits
system.cpu.itb.fetch_misses                        63                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                36742353                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                102545                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        120446104                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           40692231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       67422428                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6111580                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3864811                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      77356928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1826816                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           996                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  36742290                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                218024                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          118963622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.566748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.844967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 79403933     66.75%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 11696950      9.83%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 27862739     23.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            118963622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050741                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.559773                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8450032                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              78758712                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3061927                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27966851                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 726100                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3347328                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                189749                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               60913644                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15104                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 726100                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9269382                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                64387718                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         840541                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4798569                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              38941312                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               59824197                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              13491550                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     55                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4361                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            48954443                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              90123951                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         88223434                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1900503                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              47721120                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1233323                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             122979                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         102561                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  54176212                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              7731308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4780440                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            242795                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   57677697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              102582                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  57701085                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38746                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          518829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       132445                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     118963622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.485031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.538281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            63640059     53.50%     53.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            52946041     44.51%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2377522      2.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       118963622                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5203671     99.44%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13250      0.25%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  3624      0.07%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12185      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  157      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                58      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              43812183     75.93%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               392827      0.68%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              607597      1.05%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              105854      0.18%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               94938      0.16%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158323      0.27%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.02%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5067      0.01%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7179905     12.44%     90.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4605490      7.98%     98.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          550802      0.95%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         174948      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               57701085                       # Type of FU issued
system.cpu.iq.rate                           0.479061                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5232887                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.090690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          236186607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          56539774                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     55805706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3450818                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1759397                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1684638                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               61194076                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1739838                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1720244                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        46081                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          102                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 726100                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  423397                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   183                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            58919823                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            268468                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               7731308                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4780440                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             102563                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   179                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         398284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       330173                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               728457                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              57493220                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7702810                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            207865                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1139544                       # number of nop insts executed
system.cpu.iew.exec_refs                     12483238                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5017640                       # Number of branches executed
system.cpu.iew.exec_stores                    4780428                       # Number of stores executed
system.cpu.iew.exec_rate                     0.477336                       # Inst execution rate
system.cpu.iew.wb_sent                       57490428                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      57490344                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  18217779                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18893504                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.477312                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.964235                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          527335                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          102582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            725982                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    118222715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.493919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.546920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     62736122     53.07%     53.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     52580746     44.48%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2905847      2.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    118222715                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             58392440                       # Number of instructions committed
system.cpu.commit.committedOps               58392440                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       12465565                       # Number of memory references committed
system.cpu.commit.loads                       7685227                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    4993362                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1663957                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  55818457                       # Number of committed integer instructions.
system.cpu.commit.function_calls               335935                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1130998      1.94%      1.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43449701     74.41%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          392827      0.67%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         590428      1.01%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         101303      0.17%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          86006      0.15%     78.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.27%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.02%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.01%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7149501     12.24%     90.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4605456      7.89%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       535744      0.92%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       174883      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          58392440                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2905847                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    174235941                       # The number of ROB reads
system.cpu.rob.rob_writes                   118580457                       # The number of ROB writes
system.cpu.timesIdled                           47525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1482482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    57261449                       # Number of Instructions Simulated
system.cpu.committedOps                      57261449                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.103441                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.103441                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.475411                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.475411                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 87565691                       # number of integer regfile reads
system.cpu.int_regfile_writes                46776074                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1872635                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1355033                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  403147                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     40                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           914.842901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1362688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1807.278515                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   914.842901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.893401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.893401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          980                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21527507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21527507                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5980304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5980304                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4779713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4779713                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     10760017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10760017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10760017                       # number of overall hits
system.cpu.dcache.overall_hits::total        10760017                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          607                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2823                       # number of overall misses
system.cpu.dcache.overall_misses::total          2823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    557003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    557003500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35815000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35815000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    592818500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    592818500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    592818500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    592818500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5982520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5982520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4780320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4780320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     10762840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10762840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10762840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10762840                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 251355.370036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 251355.370036                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59003.294893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59003.294893                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 209995.926320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 209995.926320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 209995.926320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 209995.926320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          614                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          456                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1070                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1602                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1753                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1753                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    402622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    402622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10825500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10825500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    413448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    413448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    413448000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    413448000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 251324.906367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 251324.906367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71692.052980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71692.052980                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 235851.682829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 235851.682829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 235851.682829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 235851.682829                       # average overall mshr miss latency
system.cpu.dcache.replacements                    754                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.484762                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5291440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            104601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.586897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.484762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          73589676                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         73589676                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     36634790                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36634790                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     36634790                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36634790                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36634790                       # number of overall hits
system.cpu.icache.overall_hits::total        36634790                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       107500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        107500                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       107500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         107500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       107500                       # number of overall misses
system.cpu.icache.overall_misses::total        107500                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2892834000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2892834000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   2892834000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2892834000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2892834000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2892834000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36742290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36742290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     36742290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36742290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36742290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36742290                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002926                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002926                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002926                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002926                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002926                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26910.083721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26910.083721                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26910.083721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26910.083721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26910.083721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26910.083721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       104601                       # number of writebacks
system.cpu.icache.writebacks::total            104601                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2403                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         2403                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2403                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2403                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2403                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       105097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       105097                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       105097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       105097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       105097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       105097                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2697807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2697807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2697807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2697807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2697807000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2697807000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002860                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002860                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002860                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002860                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002860                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25669.686100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25669.686100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25669.686100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25669.686100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25669.686100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25669.686100                       # average overall mshr miss latency
system.cpu.icache.replacements                 104601                       # number of replacements
system.membus.snoop_filter.tot_requests        212206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       105355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  60222912000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          168                       # Transaction distribution
system.membus.trans_dist::WritebackClean       104601                       # Transaction distribution
system.membus.trans_dist::CleanEvict              586                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         105096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1604                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       314793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     13420608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       123072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13543680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106851                       # Request fanout histogram
system.membus.reqLayer0.occupancy           650361000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          527391500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9395500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
