{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@96:106@HdlIdDef", "  input                               m_axi_bvalid,\n  input  [ 1:0]                       m_axi_bresp,\n  output                              m_axi_bready\n);\n\nreg [(DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_mm.v@99:109", ");\n\nreg [(DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@89:99", "  output                           m_axi_rready,\n  input                            m_axi_rvalid,\n  input  [ 1:0]                    m_axi_rresp\n);\n\nwire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@98:108", "  output                              m_axi_bready\n);\n\nreg [(DMA_DATA_WIDTH/8)-1:0] wstrb;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\n"]], "Diff Content": {"Delete": [[101, "reg [(DMA_DATA_WIDTH/8)-1:0] wstrb;\n"]], "Add": []}}