Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version W-2024.09-SP4-1 for linux64 - Mar 20, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue Apr 29 11:26:41 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 1.70 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free   2 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4330 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 56%, Ram Free: 2 GB, Swap Free: 15 GB, Work Disk Free: 4330 GB, Tmp Disk Free: 136 GB
# Auto-generated synthesis script for spi_top
# Source files from: spi
lappend search_path ../src/
. /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/sim_ver ../src/
define_design_lib WORK -path "work"
1
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
# Analyze all Verilog files
analyze -library WORK -format verilog ../rtl/spi/spi_clgen.v
Running PRESTO HDLC
Compiling source file ../rtl/spi/spi_clgen.v
Opening include file ../rtl/spi/spi_defines.v
Opening include file ../rtl/spi/timescale.v
Warning:  ../rtl/spi/spi_clgen.v:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_clgen.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Error occured in ccs delay calculation, results may not be accurate.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
1
analyze -library WORK -format verilog ../rtl/spi/spi_defines.v
Running PRESTO HDLC
Compiling source file ../rtl/spi/spi_defines.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/spi/spi_shift.v
Running PRESTO HDLC
Compiling source file ../rtl/spi/spi_shift.v
Opening include file ../rtl/spi/spi_defines.v
Opening include file ../rtl/spi/timescale.v
Warning:  ../rtl/spi/spi_shift.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:149: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:151: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:158: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:160: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:162: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:167: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:169: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:171: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:173: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_shift.v:234: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/spi/spi_top.v
Running PRESTO HDLC
Compiling source file ../rtl/spi/spi_top.v
Opening include file ../rtl/spi/spi_defines.v
Opening include file ../rtl/spi/timescale.v
Warning:  ../rtl/spi/spi_top.v:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:154: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:166: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:168: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:170: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:177: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:215: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:219: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:221: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:224: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:239: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../rtl/spi/spi_top.v:244: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/spi/timescale.v
Running PRESTO HDLC
Compiling source file ../rtl/spi/timescale.v
Presto compilation completed successfully.
1
# Elaborate the top design
elaborate spi_top
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block in file
	'../rtl/spi/spi_top.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    115     |    auto/auto     | always block at line 113 |
============================================================

Inferred memory devices in process in routine 'spi_top' in file
	 ../rtl/spi/spi_top.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 142  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 151  |
|    wb_int_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 163  |
|     divider_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 174  |
|      ctrl_reg       | Flip-flop |  14   |  Y  | N  | None  | Async | N  | 212  |
|       ss_reg        | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 236  |
==================================================================================
Presto compilation completed successfully. (spi_top)
Module: spi_top, Ports: 92, Input: 47, Output: 45, Inout: 0
Module: spi_top, Registers: 72, Async set/reset: 72, Sync set/reset: 0
Information: Module spi_top report end. (ELAB-965)
Elaborated 1 design.
Current design is now 'spi_top'.
Information: Building the design 'spi_clgen'. (HDL-193)

Inferred memory devices in process in routine 'spi_clgen' in file
	 ../rtl/spi/spi_clgen.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Async | None  | N  |  71  |
|     clk_out_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  85  |
|    neg_edge_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|    pos_edge_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
==================================================================================
Presto compilation completed successfully. (spi_clgen)
Module: spi_clgen, Ports: 24, Input: 21, Output: 3, Inout: 0
Module: spi_clgen, Registers: 19, Async set/reset: 19, Sync set/reset: 0
Information: Module spi_clgen report end. (ELAB-965)
Information: Building the design 'spi_shift'. (HDL-193)

Inferred memory devices in process in routine 'spi_shift' in file
	 ../rtl/spi/spi_shift.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  92  |
|       tip_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 106  |
|      s_out_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 117  |
|      data_reg       | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 126  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  spi_shift/122   |  128   |    1    |      7       |
======================================================
Presto compilation completed successfully. (spi_shift)
Module: spi_shift, Ports: 188, Input: 57, Output: 131, Inout: 0
Module: spi_shift, Registers: 138, Async set/reset: 138, Sync set/reset: 0
Information: Module spi_shift report end. (ELAB-965)
1
link

  Linking design 'spi_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

1
# Output files
write -hier -f ddc -output ./outputs/spi/spi_top.ddc
Writing ddc file './outputs/spi/spi_top.ddc'.
1
# Clock and constraints
create_clock -name "clk" -period 10 [get_ports wb_clk_i] 
1
set_input_delay 0.01 -clock clk [all_inputs] 
1
set_output_delay 0.01 -clock clk [all_outputs] 
1
set_clock_uncertainty 0.2 clk
1
set_max_area 0.0 
1
# Checks and compilation
check_design  > ./reports/spi/spi_top_check_design.rpt 
uniquify 
1
check_timing 
Information: Changed wire load model for 'spi_shift' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'spi_clgen' from '(none)' to 'ForQA'. (OPT-170)
Module: DW01_dec_width16, Ports: 32, Input: 16, Output: 16, Inout: 0
Module: DW01_dec_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_sub_width7, Ports: 23, Input: 15, Output: 8, Inout: 0
Module: DW01_sub_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_sub_width7, Ports: 23, Input: 15, Output: 8, Inout: 0
Module: DW01_sub_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_dec_width7, Ports: 14, Input: 7, Output: 7, Inout: 0
Module: DW01_dec_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_inc_width7, Ports: 14, Input: 7, Output: 7, Inout: 0
Module: DW01_inc_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_dec_width8, Ports: 16, Input: 8, Output: 8, Inout: 0
Module: DW01_dec_width8, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Changed wire load model for 'DW01_sub_width7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_7_7_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_8_1_8' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_7_1_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_7_1_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_7_1_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_7_7_7' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_16_1_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'spi_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
compile -area_effort medium -map_effort medium 
CPU Load: 69%, Ram Free: 1 GB, Swap Free: 15 GB, Work Disk Free: 4330 GB, Tmp Disk Free: 136 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 732                                    |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 229                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 76                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 8 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'spi_shift'
  Processing 'spi_clgen'
  Processing 'spi_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Module: DW01_dec_width8, Ports: 16, Input: 8, Output: 8, Inout: 0
Module: DW01_dec_width8, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'spi_shift_DW01_dec_0'
Module: DW01_sub_width7, Ports: 23, Input: 15, Output: 8, Inout: 0
Module: DW01_sub_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'spi_shift_DW01_sub_0'
Module: DW01_inc_width7, Ports: 14, Input: 7, Output: 7, Inout: 0
Module: DW01_inc_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'spi_shift_DW01_inc_0'
  Processing 'spi_shift_DW01_sub_1'
Module: DW01_dec_width7, Ports: 14, Input: 7, Output: 7, Inout: 0
Module: DW01_dec_width7, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'spi_shift_DW01_dec_1'
Module: DW01_dec_width16, Ports: 32, Input: 16, Output: 16, Inout: 0
Module: DW01_dec_width16, Registers: 0, Async set/reset: 0, Sync set/reset: 0
  Processing 'spi_clgen_DW01_dec_0_DW01_dec_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    5239.7      1.64     132.5       0.0                          
    0:00:11    5208.4      1.63     132.4       0.0                          
    0:00:11    5208.4      1.63     132.4       0.0                          
    0:00:11    5207.7      1.63     132.4       0.0                          
    0:00:11    5207.7      1.63     132.4       0.0                          
    0:00:12    4432.8      1.62      96.8       0.0                          
    0:00:12    4494.3      1.54      88.1       0.0                          
    0:00:13    4464.8      1.50      82.4       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4464.8      1.40      80.1       0.0                          
    0:00:13    4479.8      0.89      39.0       0.0 shift/data_reg[50]/D     
    0:00:14    4484.9      0.00       0.0       0.0 shift/data_reg[0]/D      
    0:00:14    4484.9      0.00       0.0       0.0                          
    0:00:14    4447.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    4447.5      0.00       0.0       0.0                          
    0:00:14    4447.5      0.00       0.0       0.0                          
    0:00:14    4394.9      0.02       0.6       0.0                          
    0:00:14    4377.1      0.02       0.6       0.0                          
    0:00:14    4353.2      0.02       0.6       0.0                          
    0:00:14    4351.2      0.02       0.6       0.0                          
    0:00:14    4348.7      0.02       0.6       0.0                          
    0:00:14    4348.7      0.02       0.6       0.0                          
    0:00:14    4354.0      0.00       0.0       0.0                          
    0:00:15    4292.5      0.13       8.1       0.0                          
    0:00:15    4279.5      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:15    4278.3      0.13       8.1       0.0                          
    0:00:16    4251.8      0.00       0.0       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4235.3      0.01       0.5       0.0                          
    0:00:16    4238.1      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 62%, Ram Free: 1 GB, Swap Free: 15 GB, Work Disk Free: 4330 GB, Tmp Disk Free: 136 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# Reports
report_constraints -all > ./reports/spi/spi_top_constraints.rpt
report_area > ./reports/spi/spi_top_area.rpt
report_power > ./reports/spi/spi_top_power.rpt
report_qor  > ./reports/spi/spi_top_qor.rpt
report_cell > ./reports/spi/spi_top_cells.rpt
report_resources > ./reports/spi/spi_top_resources.rpt
report_timing -max_paths 10 > ./reports/spi/spi_top_timing.rpt
# Output files
write_sdc ./outputs/spi/spi_top.sdc
1
write -hier -f ddc -output ./outputs/spi/spi_top.ddc
Writing ddc file './outputs/spi/spi_top.ddc'.
1
write -hierarchy -format verilog -output ./outputs/spi/spi_top.v
Writing verilog file '/home/vi44@drexel.edu/iwls/scripts/outputs/spi/spi_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Memory usage for this session 441 Mbytes.
Memory usage for this session including child processes 441 Mbytes.
CPU usage for this session 31 seconds ( 0.01 hours ).
Elapsed time for this session 36 seconds ( 0.01 hours ).

Thank you...
