Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)

Date      :  Thu Aug 22 15:21:36 2024
Project   :  D:\libero_tests\UART_INT
Component :  UART_INT1_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CCC_0/UART_INT1_sb_CCC_0_FCCC.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreGPIO/3.0.120/rtl/vlog/core/coregpio.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/Clock_gen.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/Rx_async.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/Tx_async.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/CoreUART.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/CoreUARTapb.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/core/fifo_256x8_smartfusion2.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/FABOSC_0/UART_INT1_sb_FABOSC_0_OSC.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/UART_INT1_sb.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/UART_INT1_sb_MSS.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    D:/libero_tests/UART_INT/component/Actel/SgCore/OSC/2.0.101/osc_comps.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/UART_INT1_sb_MSS_syn.v

HDL source files for Mentor Precision Synthesis tool:
    D:/libero_tests/UART_INT/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/UART_INT1_sb_MSS_pre.v

Stimulus files for all Simulation tools:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/mti/scripts/bfmtovec_compile.do
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/mti/scripts/coreuart_usertb_apb_master.bfm
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/mti/scripts/coreuart_usertb_include.bfm
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/mti/scripts/wave_vlog_amba.do
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/subsystem.bfm
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/CM3_compile_bfm.tcl
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/user.bfm
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/test.bfm
    D:/libero_tests/UART_INT/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm

    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/coreparameters.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_ahbl.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_ahblapb.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_ahbslave.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_ahbslaveext.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_ahbtoapb.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_apb.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_apbslave.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_apbslaveext.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_apbtoapb.v
    D:/libero_tests/UART_INT/component/Actel/DirectCore/CoreUARTapb/5.2.2/rtl/vlog/amba_bfm/bfm_main.v
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb/CoreUARTapb_0_0/rtl/vlog/test/user/testbench.v

Firmware files for all Software IDE tools:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/sys_config_mss_clocks.h

Configuration files to be used for Programming:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/ENVM.cfg

Configuration files to be used for all Simulation tools:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb_MSS/ENVM.cfg

Constraint files:
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb\CCC_0\UART_INT1_sb_CCC_0_FCCC.sdc
    D:/libero_tests/UART_INT/component/work/UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.sdc
