{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603924042435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603924042436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 00:27:22 2020 " "Processing started: Thu Oct 29 00:27:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603924042436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603924042436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_SM -c Lab1_SM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_SM -c Lab1_SM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603924042436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603924042972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_sm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_sm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_SM " "Found entity 1: Lab1_SM" {  } { { "Lab1_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603924043069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603924043069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sm1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/SM1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603924043075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603924043075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_SM " "Elaborating entity \"Lab1_SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603924043140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sm2.v 1 1 " "Using design file sm2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM2 " "Found entity 1: SM2" {  } { { "sm2.v" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/sm2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603924043242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1603924043242 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "SM2 " "Found the following files while searching for definition of entity \"SM2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "SM2.bdf " "File: SM2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Quartus II" 0 -1 1603924043244 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Quartus II" 0 -1 1603924043244 "|Lab1_SM|SM2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2 SM2:inst2 " "Elaborating entity \"SM2\" for hierarchy \"SM2:inst2\"" {  } { { "Lab1_SM.bdf" "inst2" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { { 360 208 368 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2.v" "LPM_ADD_SUB_component" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/sm2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043477 ""}
{ "Info" "ITDFX_ASSERTION" "Value of LPM_PIPELINE parameter (2) should be lower -- use 1 for best performance/utilization " "Assertion information: Value of LPM_PIPELINE parameter (2) should be lower -- use 1 for best performance/utilization" {  } { { "lpm_add_sub.tdf" "" { Text "d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.tdf" 302 2 0 } } { "sm2.v" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/sm2.v" 71 0 0 } } { "Lab1_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { { 360 208 368 472 "inst2" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1603924043485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sm2.v" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/sm2.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603924043494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043495 ""}  } { { "sm2.v" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/sm2.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603924043495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p0k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p0k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p0k " "Found entity 1: add_sub_p0k" {  } { { "db/add_sub_p0k.tdf" "" { Text "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/db/add_sub_p0k.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603924043706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603924043706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p0k SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p0k:auto_generated " "Elaborating entity \"add_sub_p0k\" for hierarchy \"SM2:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_p0k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/forstudy/architecure-of-computer/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:inst " "Elaborating entity \"SM1\" for hierarchy \"SM1:inst\"" {  } { { "Lab1_SM.bdf" "inst" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { { 80 192 392 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603924043744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outs GND " "Pin \"outs\" is stuck at GND" {  } { { "Lab1_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { { 376 600 776 392 "outs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603924044151 "|Lab1_SM|outs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603924044151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1603924044175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603924044492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603924044492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inz " "No output dependent on input pin \"inz\"" {  } { { "Lab1_SM.bdf" "" { Schematic "D:/ForStudy/Architecure-Of-Computer/Architecture-Of-Computer/LABS/Lab2/Lab1_SM/Lab1_SM.bdf" { { 456 -24 144 472 "inz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603924045393 "|Lab1_SM|inz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603924045393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603924045394 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603924045394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603924045394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603924045394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603924045425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 00:27:25 2020 " "Processing ended: Thu Oct 29 00:27:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603924045425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603924045425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603924045425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603924045425 ""}
