
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501133 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501134 (Simulation time: 0 hr 0 min 33 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16327191 heartbeat IPC: 0.723272 cumulative IPC: 0.723272 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29107647 heartbeat IPC: 0.782445 cumulative IPC: 0.751696 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40559797 heartbeat IPC: 0.873198 cumulative IPC: 0.788257 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53189585 heartbeat IPC: 0.791779 cumulative IPC: 0.789134 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64779533 heartbeat IPC: 0.862817 cumulative IPC: 0.802847 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77792150 heartbeat IPC: 0.768485 cumulative IPC: 0.796908 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88776978 heartbeat IPC: 0.910346 cumulative IPC: 0.811351 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99657920 heartbeat IPC: 0.919038 cumulative IPC: 0.823411 (Simulation time: 0 hr 6 min 27 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 113171370 heartbeat IPC: 0.740003 cumulative IPC: 0.813227 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126475083 heartbeat IPC: 0.75167 cumulative IPC: 0.806621 (Simulation time: 0 hr 7 min 49 sec) 
Finished CPU 0 instructions: 100000000 cycles: 123973951 cumulative IPC: 0.806621 (Simulation time: 0 hr 7 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.806621 instructions: 100000000 cycles: 123973951
cpu0_DTLB TOTAL     ACCESS:   24834103  HIT:   24177352  MISS:     656751
cpu0_DTLB LOAD      ACCESS:   16163421  HIT:   15591977  MISS:     571444
cpu0_DTLB RFO       ACCESS:    8670682  HIT:    8585375  MISS:      85307
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30978 cycles
cpu0_ITLB TOTAL     ACCESS:    8520335  HIT:    8442171  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520335  HIT:    8442171  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11855 cycles
cpu0_L1I TOTAL     ACCESS:    9977131  HIT:    9296814  MISS:     680317
cpu0_L1I LOAD      ACCESS:    9977131  HIT:    9296814  MISS:     680317
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2289 cycles
cpu0_STLB TOTAL     ACCESS:     734915  HIT:     726462  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649608  HIT:     642245  MISS:       7363
cpu0_STLB RFO       ACCESS:      85307  HIT:      84217  MISS:       1090
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.6785 cycles
cpu0_L1D TOTAL     ACCESS:   32038205  HIT:   31085417  MISS:     952788
cpu0_L1D LOAD      ACCESS:   16947122  HIT:   16082676  MISS:     864446
cpu0_L1D RFO       ACCESS:   15082667  HIT:   14995887  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8416  HIT:       6854  MISS:       1562
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.8395 cycles
cpu0_L2C TOTAL     ACCESS:    1889415  HIT:    1714334  MISS:     175081
cpu0_L2C LOAD      ACCESS:    1544749  HIT:    1392624  MISS:     152125
cpu0_L2C RFO       ACCESS:      86773  HIT:      64517  MISS:      22256
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256331  HIT:     255861  MISS:        470
cpu0_L2C TRANSLATION ACCESS:       1562  HIT:       1332  MISS:        230
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 41.8428 cycles
LLC TOTAL     ACCESS:     226408  HIT:     200701  MISS:      25707
LLC LOAD      ACCESS:     152125  HIT:     132402  MISS:      19723
LLC RFO       ACCESS:      22256  HIT:      17013  MISS:       5243
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51797  HIT:      51075  MISS:        722
LLC TRANSLATION ACCESS:        230  HIT:        211  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 142.336 cycles
Insertion Distribution: 
	LOAD 4774 0 35158 489 
	RFO 0 0 6951 270 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 722 
	 0 0 43 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5153  ROW_BUFFER_MISS:      19832
 DBUS AVG_CONGESTED_CYCLE:    3.84519
 WQ ROW_BUFFER_HIT:       1339  ROW_BUFFER_MISS:       3943  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8882
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

