|IITB_CPU
CLK => Datapath:datapath_instance.CLK
CLK => state_FSM:fsm_instance.CLK
RST => Datapath:datapath_instance.RST
RST => state_FSM:fsm_instance.RST
CLK_output <= <VCC>


|IITB_CPU|Datapath:datapath_instance
stateID[0] => Mux1.IN35
stateID[0] => Mux2.IN36
stateID[0] => Mux3.IN34
stateID[0] => Mux4.IN36
stateID[0] => Mux5.IN34
stateID[0] => Mux6.IN34
stateID[0] => Mux7.IN34
stateID[0] => Mux8.IN34
stateID[0] => Mux9.IN34
stateID[0] => Mux10.IN34
stateID[0] => Mux11.IN34
stateID[0] => Mux12.IN34
stateID[0] => Mux13.IN34
stateID[0] => Mux14.IN34
stateID[0] => Mux15.IN34
stateID[0] => Mux16.IN34
stateID[0] => Mux17.IN34
stateID[0] => Mux18.IN34
stateID[0] => Mux19.IN34
stateID[0] => Mux20.IN31
stateID[0] => Mux21.IN36
stateID[0] => Mux22.IN31
stateID[0] => Mux23.IN31
stateID[0] => Mux24.IN31
stateID[0] => Mux25.IN31
stateID[0] => Mux26.IN31
stateID[0] => Mux27.IN31
stateID[0] => Mux28.IN31
stateID[0] => Mux29.IN31
stateID[0] => Mux30.IN31
stateID[0] => Mux31.IN31
stateID[0] => Mux32.IN31
stateID[0] => Mux33.IN31
stateID[0] => Mux34.IN31
stateID[0] => Mux35.IN31
stateID[0] => Mux36.IN31
stateID[0] => Mux37.IN29
stateID[0] => Mux38.IN36
stateID[0] => Mux39.IN29
stateID[0] => Mux40.IN29
stateID[0] => Mux41.IN29
stateID[0] => Mux42.IN29
stateID[0] => Mux43.IN29
stateID[0] => Mux44.IN29
stateID[0] => Mux45.IN29
stateID[0] => Mux46.IN29
stateID[0] => Mux47.IN29
stateID[0] => Mux48.IN29
stateID[0] => Mux49.IN29
stateID[0] => Mux50.IN29
stateID[0] => Mux51.IN29
stateID[0] => Mux52.IN29
stateID[0] => Mux53.IN29
stateID[0] => Mux54.IN34
stateID[0] => Mux55.IN36
stateID[0] => Mux56.IN34
stateID[0] => Mux57.IN34
stateID[0] => Mux58.IN33
stateID[0] => Mux59.IN36
stateID[0] => Mux60.IN33
stateID[0] => Mux61.IN33
stateID[0] => Mux62.IN26
stateID[0] => Mux63.IN36
stateID[0] => Mux64.IN26
stateID[0] => Mux65.IN26
stateID[0] => Mux66.IN26
stateID[0] => Mux67.IN26
stateID[0] => Mux68.IN26
stateID[0] => Mux69.IN26
stateID[0] => Mux70.IN26
stateID[0] => Mux71.IN26
stateID[0] => Mux72.IN26
stateID[0] => Mux73.IN26
stateID[0] => Mux74.IN26
stateID[0] => Mux75.IN26
stateID[0] => Mux76.IN26
stateID[0] => Mux77.IN26
stateID[0] => Mux78.IN26
stateID[0] => Mux79.IN30
stateID[0] => Mux80.IN36
stateID[0] => Mux81.IN30
stateID[0] => Mux82.IN30
stateID[0] => Mux83.IN36
stateID[0] => Mux84.IN36
stateID[0] => Mux85.IN36
stateID[0] => Mux86.IN29
stateID[0] => Mux87.IN36
stateID[0] => Mux88.IN29
stateID[0] => Mux89.IN29
stateID[0] => Mux90.IN29
stateID[0] => Mux91.IN29
stateID[0] => Mux92.IN29
stateID[0] => Mux93.IN29
stateID[0] => Mux94.IN29
stateID[0] => Mux95.IN29
stateID[0] => Mux96.IN29
stateID[0] => Mux97.IN29
stateID[0] => Mux98.IN29
stateID[0] => Mux99.IN29
stateID[0] => Mux100.IN29
stateID[0] => Mux101.IN29
stateID[0] => Mux102.IN29
stateID[0] => Mux103.IN24
stateID[0] => Mux104.IN24
stateID[0] => Mux105.IN24
stateID[0] => Mux106.IN24
stateID[0] => Mux107.IN24
stateID[0] => Mux108.IN24
stateID[0] => Mux109.IN24
stateID[0] => Mux110.IN24
stateID[0] => Mux111.IN24
stateID[0] => Mux112.IN24
stateID[0] => Mux113.IN24
stateID[0] => Mux114.IN24
stateID[0] => Mux115.IN24
stateID[0] => Mux116.IN24
stateID[0] => Mux117.IN24
stateID[0] => Mux118.IN24
stateID[0] => Mux119.IN36
stateID[0] => Mux120.IN36
stateID[0] => Mux121.IN36
stateID[0] => Mux122.IN36
stateID[0] => Mux123.IN36
stateID[0] => Mux124.IN36
stateID[0] => Mux125.IN36
stateID[0] => Mux126.IN36
stateID[0] => Mux127.IN36
stateID[0] => Mux128.IN36
stateID[0] => Mux129.IN35
stateID[0] => Mux130.IN36
stateID[0] => Mux131.IN35
stateID[0] => Mux132.IN35
stateID[0] => Mux133.IN35
stateID[0] => Mux134.IN35
stateID[0] => Mux135.IN35
stateID[0] => Mux136.IN35
stateID[0] => Mux137.IN35
stateID[0] => Mux138.IN35
stateID[0] => Mux139.IN35
stateID[0] => Mux140.IN35
stateID[0] => Mux141.IN35
stateID[0] => Mux142.IN35
stateID[0] => Mux143.IN35
stateID[0] => Mux144.IN35
stateID[0] => Mux145.IN35
stateID[0] => Mux146.IN31
stateID[0] => Mux147.IN36
stateID[0] => Mux148.IN31
stateID[0] => Mux149.IN31
stateID[0] => Mux150.IN31
stateID[0] => Mux151.IN31
stateID[0] => Mux152.IN31
stateID[0] => Mux153.IN31
stateID[0] => Mux154.IN31
stateID[0] => Mux155.IN31
stateID[0] => Mux156.IN31
stateID[0] => Mux157.IN31
stateID[0] => Mux158.IN31
stateID[0] => Mux159.IN31
stateID[0] => Mux160.IN31
stateID[0] => Mux161.IN31
stateID[0] => Mux162.IN31
stateID[1] => Mux1.IN34
stateID[1] => Mux2.IN35
stateID[1] => Mux3.IN33
stateID[1] => Mux4.IN35
stateID[1] => Mux5.IN33
stateID[1] => Mux6.IN33
stateID[1] => Mux7.IN33
stateID[1] => Mux8.IN33
stateID[1] => Mux9.IN33
stateID[1] => Mux10.IN33
stateID[1] => Mux11.IN33
stateID[1] => Mux12.IN33
stateID[1] => Mux13.IN33
stateID[1] => Mux14.IN33
stateID[1] => Mux15.IN33
stateID[1] => Mux16.IN33
stateID[1] => Mux17.IN33
stateID[1] => Mux18.IN33
stateID[1] => Mux19.IN33
stateID[1] => Mux20.IN30
stateID[1] => Mux21.IN35
stateID[1] => Mux22.IN30
stateID[1] => Mux23.IN30
stateID[1] => Mux24.IN30
stateID[1] => Mux25.IN30
stateID[1] => Mux26.IN30
stateID[1] => Mux27.IN30
stateID[1] => Mux28.IN30
stateID[1] => Mux29.IN30
stateID[1] => Mux30.IN30
stateID[1] => Mux31.IN30
stateID[1] => Mux32.IN30
stateID[1] => Mux33.IN30
stateID[1] => Mux34.IN30
stateID[1] => Mux35.IN30
stateID[1] => Mux36.IN30
stateID[1] => Mux37.IN28
stateID[1] => Mux38.IN35
stateID[1] => Mux39.IN28
stateID[1] => Mux40.IN28
stateID[1] => Mux41.IN28
stateID[1] => Mux42.IN28
stateID[1] => Mux43.IN28
stateID[1] => Mux44.IN28
stateID[1] => Mux45.IN28
stateID[1] => Mux46.IN28
stateID[1] => Mux47.IN28
stateID[1] => Mux48.IN28
stateID[1] => Mux49.IN28
stateID[1] => Mux50.IN28
stateID[1] => Mux51.IN28
stateID[1] => Mux52.IN28
stateID[1] => Mux53.IN28
stateID[1] => Mux54.IN33
stateID[1] => Mux55.IN35
stateID[1] => Mux56.IN33
stateID[1] => Mux57.IN33
stateID[1] => Mux58.IN32
stateID[1] => Mux59.IN35
stateID[1] => Mux60.IN32
stateID[1] => Mux61.IN32
stateID[1] => Mux62.IN25
stateID[1] => Mux63.IN35
stateID[1] => Mux64.IN25
stateID[1] => Mux65.IN25
stateID[1] => Mux66.IN25
stateID[1] => Mux67.IN25
stateID[1] => Mux68.IN25
stateID[1] => Mux69.IN25
stateID[1] => Mux70.IN25
stateID[1] => Mux71.IN25
stateID[1] => Mux72.IN25
stateID[1] => Mux73.IN25
stateID[1] => Mux74.IN25
stateID[1] => Mux75.IN25
stateID[1] => Mux76.IN25
stateID[1] => Mux77.IN25
stateID[1] => Mux78.IN25
stateID[1] => Mux79.IN29
stateID[1] => Mux80.IN35
stateID[1] => Mux81.IN29
stateID[1] => Mux82.IN29
stateID[1] => Mux83.IN35
stateID[1] => Mux84.IN35
stateID[1] => Mux85.IN35
stateID[1] => Mux86.IN28
stateID[1] => Mux87.IN35
stateID[1] => Mux88.IN28
stateID[1] => Mux89.IN28
stateID[1] => Mux90.IN28
stateID[1] => Mux91.IN28
stateID[1] => Mux92.IN28
stateID[1] => Mux93.IN28
stateID[1] => Mux94.IN28
stateID[1] => Mux95.IN28
stateID[1] => Mux96.IN28
stateID[1] => Mux97.IN28
stateID[1] => Mux98.IN28
stateID[1] => Mux99.IN28
stateID[1] => Mux100.IN28
stateID[1] => Mux101.IN28
stateID[1] => Mux102.IN28
stateID[1] => Mux103.IN23
stateID[1] => Mux104.IN23
stateID[1] => Mux105.IN23
stateID[1] => Mux106.IN23
stateID[1] => Mux107.IN23
stateID[1] => Mux108.IN23
stateID[1] => Mux109.IN23
stateID[1] => Mux110.IN23
stateID[1] => Mux111.IN23
stateID[1] => Mux112.IN23
stateID[1] => Mux113.IN23
stateID[1] => Mux114.IN23
stateID[1] => Mux115.IN23
stateID[1] => Mux116.IN23
stateID[1] => Mux117.IN23
stateID[1] => Mux118.IN23
stateID[1] => Mux119.IN35
stateID[1] => Mux120.IN35
stateID[1] => Mux121.IN35
stateID[1] => Mux122.IN35
stateID[1] => Mux123.IN35
stateID[1] => Mux124.IN35
stateID[1] => Mux125.IN35
stateID[1] => Mux126.IN35
stateID[1] => Mux127.IN35
stateID[1] => Mux128.IN35
stateID[1] => Mux129.IN34
stateID[1] => Mux130.IN35
stateID[1] => Mux131.IN34
stateID[1] => Mux132.IN34
stateID[1] => Mux133.IN34
stateID[1] => Mux134.IN34
stateID[1] => Mux135.IN34
stateID[1] => Mux136.IN34
stateID[1] => Mux137.IN34
stateID[1] => Mux138.IN34
stateID[1] => Mux139.IN34
stateID[1] => Mux140.IN34
stateID[1] => Mux141.IN34
stateID[1] => Mux142.IN34
stateID[1] => Mux143.IN34
stateID[1] => Mux144.IN34
stateID[1] => Mux145.IN34
stateID[1] => Mux146.IN30
stateID[1] => Mux147.IN35
stateID[1] => Mux148.IN30
stateID[1] => Mux149.IN30
stateID[1] => Mux150.IN30
stateID[1] => Mux151.IN30
stateID[1] => Mux152.IN30
stateID[1] => Mux153.IN30
stateID[1] => Mux154.IN30
stateID[1] => Mux155.IN30
stateID[1] => Mux156.IN30
stateID[1] => Mux157.IN30
stateID[1] => Mux158.IN30
stateID[1] => Mux159.IN30
stateID[1] => Mux160.IN30
stateID[1] => Mux161.IN30
stateID[1] => Mux162.IN30
stateID[2] => Mux1.IN33
stateID[2] => Mux2.IN34
stateID[2] => Mux3.IN32
stateID[2] => Mux4.IN34
stateID[2] => Mux5.IN32
stateID[2] => Mux6.IN32
stateID[2] => Mux7.IN32
stateID[2] => Mux8.IN32
stateID[2] => Mux9.IN32
stateID[2] => Mux10.IN32
stateID[2] => Mux11.IN32
stateID[2] => Mux12.IN32
stateID[2] => Mux13.IN32
stateID[2] => Mux14.IN32
stateID[2] => Mux15.IN32
stateID[2] => Mux16.IN32
stateID[2] => Mux17.IN32
stateID[2] => Mux18.IN32
stateID[2] => Mux19.IN32
stateID[2] => Mux20.IN29
stateID[2] => Mux21.IN34
stateID[2] => Mux22.IN29
stateID[2] => Mux23.IN29
stateID[2] => Mux24.IN29
stateID[2] => Mux25.IN29
stateID[2] => Mux26.IN29
stateID[2] => Mux27.IN29
stateID[2] => Mux28.IN29
stateID[2] => Mux29.IN29
stateID[2] => Mux30.IN29
stateID[2] => Mux31.IN29
stateID[2] => Mux32.IN29
stateID[2] => Mux33.IN29
stateID[2] => Mux34.IN29
stateID[2] => Mux35.IN29
stateID[2] => Mux36.IN29
stateID[2] => Mux37.IN27
stateID[2] => Mux38.IN34
stateID[2] => Mux39.IN27
stateID[2] => Mux40.IN27
stateID[2] => Mux41.IN27
stateID[2] => Mux42.IN27
stateID[2] => Mux43.IN27
stateID[2] => Mux44.IN27
stateID[2] => Mux45.IN27
stateID[2] => Mux46.IN27
stateID[2] => Mux47.IN27
stateID[2] => Mux48.IN27
stateID[2] => Mux49.IN27
stateID[2] => Mux50.IN27
stateID[2] => Mux51.IN27
stateID[2] => Mux52.IN27
stateID[2] => Mux53.IN27
stateID[2] => Mux54.IN32
stateID[2] => Mux55.IN34
stateID[2] => Mux56.IN32
stateID[2] => Mux57.IN32
stateID[2] => Mux58.IN31
stateID[2] => Mux59.IN34
stateID[2] => Mux60.IN31
stateID[2] => Mux61.IN31
stateID[2] => Mux62.IN24
stateID[2] => Mux63.IN34
stateID[2] => Mux64.IN24
stateID[2] => Mux65.IN24
stateID[2] => Mux66.IN24
stateID[2] => Mux67.IN24
stateID[2] => Mux68.IN24
stateID[2] => Mux69.IN24
stateID[2] => Mux70.IN24
stateID[2] => Mux71.IN24
stateID[2] => Mux72.IN24
stateID[2] => Mux73.IN24
stateID[2] => Mux74.IN24
stateID[2] => Mux75.IN24
stateID[2] => Mux76.IN24
stateID[2] => Mux77.IN24
stateID[2] => Mux78.IN24
stateID[2] => Mux79.IN28
stateID[2] => Mux80.IN34
stateID[2] => Mux81.IN28
stateID[2] => Mux82.IN28
stateID[2] => Mux83.IN34
stateID[2] => Mux84.IN34
stateID[2] => Mux85.IN34
stateID[2] => Mux86.IN27
stateID[2] => Mux87.IN34
stateID[2] => Mux88.IN27
stateID[2] => Mux89.IN27
stateID[2] => Mux90.IN27
stateID[2] => Mux91.IN27
stateID[2] => Mux92.IN27
stateID[2] => Mux93.IN27
stateID[2] => Mux94.IN27
stateID[2] => Mux95.IN27
stateID[2] => Mux96.IN27
stateID[2] => Mux97.IN27
stateID[2] => Mux98.IN27
stateID[2] => Mux99.IN27
stateID[2] => Mux100.IN27
stateID[2] => Mux101.IN27
stateID[2] => Mux102.IN27
stateID[2] => Mux103.IN22
stateID[2] => Mux104.IN22
stateID[2] => Mux105.IN22
stateID[2] => Mux106.IN22
stateID[2] => Mux107.IN22
stateID[2] => Mux108.IN22
stateID[2] => Mux109.IN22
stateID[2] => Mux110.IN22
stateID[2] => Mux111.IN22
stateID[2] => Mux112.IN22
stateID[2] => Mux113.IN22
stateID[2] => Mux114.IN22
stateID[2] => Mux115.IN22
stateID[2] => Mux116.IN22
stateID[2] => Mux117.IN22
stateID[2] => Mux118.IN22
stateID[2] => Mux119.IN34
stateID[2] => Mux120.IN34
stateID[2] => Mux121.IN34
stateID[2] => Mux122.IN34
stateID[2] => Mux123.IN34
stateID[2] => Mux124.IN34
stateID[2] => Mux125.IN34
stateID[2] => Mux126.IN34
stateID[2] => Mux127.IN34
stateID[2] => Mux128.IN34
stateID[2] => Mux129.IN33
stateID[2] => Mux130.IN34
stateID[2] => Mux131.IN33
stateID[2] => Mux132.IN33
stateID[2] => Mux133.IN33
stateID[2] => Mux134.IN33
stateID[2] => Mux135.IN33
stateID[2] => Mux136.IN33
stateID[2] => Mux137.IN33
stateID[2] => Mux138.IN33
stateID[2] => Mux139.IN33
stateID[2] => Mux140.IN33
stateID[2] => Mux141.IN33
stateID[2] => Mux142.IN33
stateID[2] => Mux143.IN33
stateID[2] => Mux144.IN33
stateID[2] => Mux145.IN33
stateID[2] => Mux146.IN29
stateID[2] => Mux147.IN34
stateID[2] => Mux148.IN29
stateID[2] => Mux149.IN29
stateID[2] => Mux150.IN29
stateID[2] => Mux151.IN29
stateID[2] => Mux152.IN29
stateID[2] => Mux153.IN29
stateID[2] => Mux154.IN29
stateID[2] => Mux155.IN29
stateID[2] => Mux156.IN29
stateID[2] => Mux157.IN29
stateID[2] => Mux158.IN29
stateID[2] => Mux159.IN29
stateID[2] => Mux160.IN29
stateID[2] => Mux161.IN29
stateID[2] => Mux162.IN29
stateID[3] => Mux1.IN32
stateID[3] => Mux2.IN33
stateID[3] => Mux3.IN31
stateID[3] => Mux4.IN33
stateID[3] => Mux5.IN31
stateID[3] => Mux6.IN31
stateID[3] => Mux7.IN31
stateID[3] => Mux8.IN31
stateID[3] => Mux9.IN31
stateID[3] => Mux10.IN31
stateID[3] => Mux11.IN31
stateID[3] => Mux12.IN31
stateID[3] => Mux13.IN31
stateID[3] => Mux14.IN31
stateID[3] => Mux15.IN31
stateID[3] => Mux16.IN31
stateID[3] => Mux17.IN31
stateID[3] => Mux18.IN31
stateID[3] => Mux19.IN31
stateID[3] => Mux20.IN28
stateID[3] => Mux21.IN33
stateID[3] => Mux22.IN28
stateID[3] => Mux23.IN28
stateID[3] => Mux24.IN28
stateID[3] => Mux25.IN28
stateID[3] => Mux26.IN28
stateID[3] => Mux27.IN28
stateID[3] => Mux28.IN28
stateID[3] => Mux29.IN28
stateID[3] => Mux30.IN28
stateID[3] => Mux31.IN28
stateID[3] => Mux32.IN28
stateID[3] => Mux33.IN28
stateID[3] => Mux34.IN28
stateID[3] => Mux35.IN28
stateID[3] => Mux36.IN28
stateID[3] => Mux37.IN26
stateID[3] => Mux38.IN33
stateID[3] => Mux39.IN26
stateID[3] => Mux40.IN26
stateID[3] => Mux41.IN26
stateID[3] => Mux42.IN26
stateID[3] => Mux43.IN26
stateID[3] => Mux44.IN26
stateID[3] => Mux45.IN26
stateID[3] => Mux46.IN26
stateID[3] => Mux47.IN26
stateID[3] => Mux48.IN26
stateID[3] => Mux49.IN26
stateID[3] => Mux50.IN26
stateID[3] => Mux51.IN26
stateID[3] => Mux52.IN26
stateID[3] => Mux53.IN26
stateID[3] => Mux54.IN31
stateID[3] => Mux55.IN33
stateID[3] => Mux56.IN31
stateID[3] => Mux57.IN31
stateID[3] => Mux58.IN30
stateID[3] => Mux59.IN33
stateID[3] => Mux60.IN30
stateID[3] => Mux61.IN30
stateID[3] => Mux62.IN23
stateID[3] => Mux63.IN33
stateID[3] => Mux64.IN23
stateID[3] => Mux65.IN23
stateID[3] => Mux66.IN23
stateID[3] => Mux67.IN23
stateID[3] => Mux68.IN23
stateID[3] => Mux69.IN23
stateID[3] => Mux70.IN23
stateID[3] => Mux71.IN23
stateID[3] => Mux72.IN23
stateID[3] => Mux73.IN23
stateID[3] => Mux74.IN23
stateID[3] => Mux75.IN23
stateID[3] => Mux76.IN23
stateID[3] => Mux77.IN23
stateID[3] => Mux78.IN23
stateID[3] => Mux79.IN27
stateID[3] => Mux80.IN33
stateID[3] => Mux81.IN27
stateID[3] => Mux82.IN27
stateID[3] => Mux83.IN33
stateID[3] => Mux84.IN33
stateID[3] => Mux85.IN33
stateID[3] => Mux86.IN26
stateID[3] => Mux87.IN33
stateID[3] => Mux88.IN26
stateID[3] => Mux89.IN26
stateID[3] => Mux90.IN26
stateID[3] => Mux91.IN26
stateID[3] => Mux92.IN26
stateID[3] => Mux93.IN26
stateID[3] => Mux94.IN26
stateID[3] => Mux95.IN26
stateID[3] => Mux96.IN26
stateID[3] => Mux97.IN26
stateID[3] => Mux98.IN26
stateID[3] => Mux99.IN26
stateID[3] => Mux100.IN26
stateID[3] => Mux101.IN26
stateID[3] => Mux102.IN26
stateID[3] => Mux103.IN21
stateID[3] => Mux104.IN21
stateID[3] => Mux105.IN21
stateID[3] => Mux106.IN21
stateID[3] => Mux107.IN21
stateID[3] => Mux108.IN21
stateID[3] => Mux109.IN21
stateID[3] => Mux110.IN21
stateID[3] => Mux111.IN21
stateID[3] => Mux112.IN21
stateID[3] => Mux113.IN21
stateID[3] => Mux114.IN21
stateID[3] => Mux115.IN21
stateID[3] => Mux116.IN21
stateID[3] => Mux117.IN21
stateID[3] => Mux118.IN21
stateID[3] => Mux119.IN33
stateID[3] => Mux120.IN33
stateID[3] => Mux121.IN33
stateID[3] => Mux122.IN33
stateID[3] => Mux123.IN33
stateID[3] => Mux124.IN33
stateID[3] => Mux125.IN33
stateID[3] => Mux126.IN33
stateID[3] => Mux127.IN33
stateID[3] => Mux128.IN33
stateID[3] => Mux129.IN32
stateID[3] => Mux130.IN33
stateID[3] => Mux131.IN32
stateID[3] => Mux132.IN32
stateID[3] => Mux133.IN32
stateID[3] => Mux134.IN32
stateID[3] => Mux135.IN32
stateID[3] => Mux136.IN32
stateID[3] => Mux137.IN32
stateID[3] => Mux138.IN32
stateID[3] => Mux139.IN32
stateID[3] => Mux140.IN32
stateID[3] => Mux141.IN32
stateID[3] => Mux142.IN32
stateID[3] => Mux143.IN32
stateID[3] => Mux144.IN32
stateID[3] => Mux145.IN32
stateID[3] => Mux146.IN28
stateID[3] => Mux147.IN33
stateID[3] => Mux148.IN28
stateID[3] => Mux149.IN28
stateID[3] => Mux150.IN28
stateID[3] => Mux151.IN28
stateID[3] => Mux152.IN28
stateID[3] => Mux153.IN28
stateID[3] => Mux154.IN28
stateID[3] => Mux155.IN28
stateID[3] => Mux156.IN28
stateID[3] => Mux157.IN28
stateID[3] => Mux158.IN28
stateID[3] => Mux159.IN28
stateID[3] => Mux160.IN28
stateID[3] => Mux161.IN28
stateID[3] => Mux162.IN28
stateID[4] => Mux1.IN31
stateID[4] => Mux2.IN32
stateID[4] => Mux3.IN30
stateID[4] => Mux4.IN32
stateID[4] => Mux5.IN30
stateID[4] => Mux6.IN30
stateID[4] => Mux7.IN30
stateID[4] => Mux8.IN30
stateID[4] => Mux9.IN30
stateID[4] => Mux10.IN30
stateID[4] => Mux11.IN30
stateID[4] => Mux12.IN30
stateID[4] => Mux13.IN30
stateID[4] => Mux14.IN30
stateID[4] => Mux15.IN30
stateID[4] => Mux16.IN30
stateID[4] => Mux17.IN30
stateID[4] => Mux18.IN30
stateID[4] => Mux19.IN30
stateID[4] => Mux20.IN27
stateID[4] => Mux21.IN32
stateID[4] => Mux22.IN27
stateID[4] => Mux23.IN27
stateID[4] => Mux24.IN27
stateID[4] => Mux25.IN27
stateID[4] => Mux26.IN27
stateID[4] => Mux27.IN27
stateID[4] => Mux28.IN27
stateID[4] => Mux29.IN27
stateID[4] => Mux30.IN27
stateID[4] => Mux31.IN27
stateID[4] => Mux32.IN27
stateID[4] => Mux33.IN27
stateID[4] => Mux34.IN27
stateID[4] => Mux35.IN27
stateID[4] => Mux36.IN27
stateID[4] => Mux37.IN25
stateID[4] => Mux38.IN32
stateID[4] => Mux39.IN25
stateID[4] => Mux40.IN25
stateID[4] => Mux41.IN25
stateID[4] => Mux42.IN25
stateID[4] => Mux43.IN25
stateID[4] => Mux44.IN25
stateID[4] => Mux45.IN25
stateID[4] => Mux46.IN25
stateID[4] => Mux47.IN25
stateID[4] => Mux48.IN25
stateID[4] => Mux49.IN25
stateID[4] => Mux50.IN25
stateID[4] => Mux51.IN25
stateID[4] => Mux52.IN25
stateID[4] => Mux53.IN25
stateID[4] => Mux54.IN30
stateID[4] => Mux55.IN32
stateID[4] => Mux56.IN30
stateID[4] => Mux57.IN30
stateID[4] => Mux58.IN29
stateID[4] => Mux59.IN32
stateID[4] => Mux60.IN29
stateID[4] => Mux61.IN29
stateID[4] => Mux62.IN22
stateID[4] => Mux63.IN32
stateID[4] => Mux64.IN22
stateID[4] => Mux65.IN22
stateID[4] => Mux66.IN22
stateID[4] => Mux67.IN22
stateID[4] => Mux68.IN22
stateID[4] => Mux69.IN22
stateID[4] => Mux70.IN22
stateID[4] => Mux71.IN22
stateID[4] => Mux72.IN22
stateID[4] => Mux73.IN22
stateID[4] => Mux74.IN22
stateID[4] => Mux75.IN22
stateID[4] => Mux76.IN22
stateID[4] => Mux77.IN22
stateID[4] => Mux78.IN22
stateID[4] => Mux79.IN26
stateID[4] => Mux80.IN32
stateID[4] => Mux81.IN26
stateID[4] => Mux82.IN26
stateID[4] => Mux83.IN32
stateID[4] => Mux84.IN32
stateID[4] => Mux85.IN32
stateID[4] => Mux86.IN25
stateID[4] => Mux87.IN32
stateID[4] => Mux88.IN25
stateID[4] => Mux89.IN25
stateID[4] => Mux90.IN25
stateID[4] => Mux91.IN25
stateID[4] => Mux92.IN25
stateID[4] => Mux93.IN25
stateID[4] => Mux94.IN25
stateID[4] => Mux95.IN25
stateID[4] => Mux96.IN25
stateID[4] => Mux97.IN25
stateID[4] => Mux98.IN25
stateID[4] => Mux99.IN25
stateID[4] => Mux100.IN25
stateID[4] => Mux101.IN25
stateID[4] => Mux102.IN25
stateID[4] => Mux103.IN20
stateID[4] => Mux104.IN20
stateID[4] => Mux105.IN20
stateID[4] => Mux106.IN20
stateID[4] => Mux107.IN20
stateID[4] => Mux108.IN20
stateID[4] => Mux109.IN20
stateID[4] => Mux110.IN20
stateID[4] => Mux111.IN20
stateID[4] => Mux112.IN20
stateID[4] => Mux113.IN20
stateID[4] => Mux114.IN20
stateID[4] => Mux115.IN20
stateID[4] => Mux116.IN20
stateID[4] => Mux117.IN20
stateID[4] => Mux118.IN20
stateID[4] => Mux119.IN32
stateID[4] => Mux120.IN32
stateID[4] => Mux121.IN32
stateID[4] => Mux122.IN32
stateID[4] => Mux123.IN32
stateID[4] => Mux124.IN32
stateID[4] => Mux125.IN32
stateID[4] => Mux126.IN32
stateID[4] => Mux127.IN32
stateID[4] => Mux128.IN32
stateID[4] => Mux129.IN31
stateID[4] => Mux130.IN32
stateID[4] => Mux131.IN31
stateID[4] => Mux132.IN31
stateID[4] => Mux133.IN31
stateID[4] => Mux134.IN31
stateID[4] => Mux135.IN31
stateID[4] => Mux136.IN31
stateID[4] => Mux137.IN31
stateID[4] => Mux138.IN31
stateID[4] => Mux139.IN31
stateID[4] => Mux140.IN31
stateID[4] => Mux141.IN31
stateID[4] => Mux142.IN31
stateID[4] => Mux143.IN31
stateID[4] => Mux144.IN31
stateID[4] => Mux145.IN31
stateID[4] => Mux146.IN27
stateID[4] => Mux147.IN32
stateID[4] => Mux148.IN27
stateID[4] => Mux149.IN27
stateID[4] => Mux150.IN27
stateID[4] => Mux151.IN27
stateID[4] => Mux152.IN27
stateID[4] => Mux153.IN27
stateID[4] => Mux154.IN27
stateID[4] => Mux155.IN27
stateID[4] => Mux156.IN27
stateID[4] => Mux157.IN27
stateID[4] => Mux158.IN27
stateID[4] => Mux159.IN27
stateID[4] => Mux160.IN27
stateID[4] => Mux161.IN27
stateID[4] => Mux162.IN27
CLK => register_component:T1.CLK
CLK => register_component:T2.CLK
CLK => register_component:T3.CLK
CLK => memory_unit:mem.CLK
CLK => Register_file:rf.CLK
RST => register_component:T1.RST
RST => register_component:T2.RST
RST => register_component:T3.RST
RST => memory_unit:mem.RST
RST => Register_file:rf.RST
op_code[0] <= register_component:T1.reg_out[12]
op_code[1] <= register_component:T1.reg_out[13]
op_code[2] <= register_component:T1.reg_out[14]
op_code[3] <= register_component:T1.reg_out[15]
condition[0] <= register_component:T1.reg_out[0]
condition[1] <= register_component:T1.reg_out[1]
t2_cnd_out[0] <= register_component:T2.reg_out[0]
t2_cnd_out[1] <= register_component:T2.reg_out[1]
t2_cnd_out[2] <= register_component:T2.reg_out[2]
C <= ALU:alu_instance.C
Z <= ALU:alu_instance.Z


|IITB_CPU|Datapath:datapath_instance|register_component:T1
reg_in[0] => reg_data[0].DATAIN
reg_in[1] => reg_data[1].DATAIN
reg_in[2] => reg_data[2].DATAIN
reg_in[3] => reg_data[3].DATAIN
reg_in[4] => reg_data[4].DATAIN
reg_in[5] => reg_data[5].DATAIN
reg_in[6] => reg_data[6].DATAIN
reg_in[7] => reg_data[7].DATAIN
reg_in[8] => reg_data[8].DATAIN
reg_in[9] => reg_data[9].DATAIN
reg_in[10] => reg_data[10].DATAIN
reg_in[11] => reg_data[11].DATAIN
reg_in[12] => reg_data[12].DATAIN
reg_in[13] => reg_data[13].DATAIN
reg_in[14] => reg_data[14].DATAIN
reg_in[15] => reg_data[15].DATAIN
CLK => reg_out[0]~reg0.CLK
CLK => reg_out[1]~reg0.CLK
CLK => reg_out[2]~reg0.CLK
CLK => reg_out[3]~reg0.CLK
CLK => reg_out[4]~reg0.CLK
CLK => reg_out[5]~reg0.CLK
CLK => reg_out[6]~reg0.CLK
CLK => reg_out[7]~reg0.CLK
CLK => reg_out[8]~reg0.CLK
CLK => reg_out[9]~reg0.CLK
CLK => reg_out[10]~reg0.CLK
CLK => reg_out[11]~reg0.CLK
CLK => reg_out[12]~reg0.CLK
CLK => reg_out[13]~reg0.CLK
CLK => reg_out[14]~reg0.CLK
CLK => reg_out[15]~reg0.CLK
RST => ~NO_FANOUT~
write_enable => reg_data[0].LATCH_ENABLE
write_enable => reg_data[1].LATCH_ENABLE
write_enable => reg_data[2].LATCH_ENABLE
write_enable => reg_data[3].LATCH_ENABLE
write_enable => reg_data[4].LATCH_ENABLE
write_enable => reg_data[5].LATCH_ENABLE
write_enable => reg_data[6].LATCH_ENABLE
write_enable => reg_data[7].LATCH_ENABLE
write_enable => reg_data[8].LATCH_ENABLE
write_enable => reg_data[9].LATCH_ENABLE
write_enable => reg_data[10].LATCH_ENABLE
write_enable => reg_data[11].LATCH_ENABLE
write_enable => reg_data[12].LATCH_ENABLE
write_enable => reg_data[13].LATCH_ENABLE
write_enable => reg_data[14].LATCH_ENABLE
write_enable => reg_data[15].LATCH_ENABLE
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|register_component:T2
reg_in[0] => reg_data[0].DATAIN
reg_in[1] => reg_data[1].DATAIN
reg_in[2] => reg_data[2].DATAIN
reg_in[3] => reg_data[3].DATAIN
reg_in[4] => reg_data[4].DATAIN
reg_in[5] => reg_data[5].DATAIN
reg_in[6] => reg_data[6].DATAIN
reg_in[7] => reg_data[7].DATAIN
reg_in[8] => reg_data[8].DATAIN
reg_in[9] => reg_data[9].DATAIN
reg_in[10] => reg_data[10].DATAIN
reg_in[11] => reg_data[11].DATAIN
reg_in[12] => reg_data[12].DATAIN
reg_in[13] => reg_data[13].DATAIN
reg_in[14] => reg_data[14].DATAIN
reg_in[15] => reg_data[15].DATAIN
CLK => reg_out[0]~reg0.CLK
CLK => reg_out[1]~reg0.CLK
CLK => reg_out[2]~reg0.CLK
CLK => reg_out[3]~reg0.CLK
CLK => reg_out[4]~reg0.CLK
CLK => reg_out[5]~reg0.CLK
CLK => reg_out[6]~reg0.CLK
CLK => reg_out[7]~reg0.CLK
CLK => reg_out[8]~reg0.CLK
CLK => reg_out[9]~reg0.CLK
CLK => reg_out[10]~reg0.CLK
CLK => reg_out[11]~reg0.CLK
CLK => reg_out[12]~reg0.CLK
CLK => reg_out[13]~reg0.CLK
CLK => reg_out[14]~reg0.CLK
CLK => reg_out[15]~reg0.CLK
RST => ~NO_FANOUT~
write_enable => reg_data[0].LATCH_ENABLE
write_enable => reg_data[1].LATCH_ENABLE
write_enable => reg_data[2].LATCH_ENABLE
write_enable => reg_data[3].LATCH_ENABLE
write_enable => reg_data[4].LATCH_ENABLE
write_enable => reg_data[5].LATCH_ENABLE
write_enable => reg_data[6].LATCH_ENABLE
write_enable => reg_data[7].LATCH_ENABLE
write_enable => reg_data[8].LATCH_ENABLE
write_enable => reg_data[9].LATCH_ENABLE
write_enable => reg_data[10].LATCH_ENABLE
write_enable => reg_data[11].LATCH_ENABLE
write_enable => reg_data[12].LATCH_ENABLE
write_enable => reg_data[13].LATCH_ENABLE
write_enable => reg_data[14].LATCH_ENABLE
write_enable => reg_data[15].LATCH_ENABLE
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|register_component:T3
reg_in[0] => reg_data[0].DATAIN
reg_in[1] => reg_data[1].DATAIN
reg_in[2] => reg_data[2].DATAIN
reg_in[3] => reg_data[3].DATAIN
reg_in[4] => reg_data[4].DATAIN
reg_in[5] => reg_data[5].DATAIN
reg_in[6] => reg_data[6].DATAIN
reg_in[7] => reg_data[7].DATAIN
reg_in[8] => reg_data[8].DATAIN
reg_in[9] => reg_data[9].DATAIN
reg_in[10] => reg_data[10].DATAIN
reg_in[11] => reg_data[11].DATAIN
reg_in[12] => reg_data[12].DATAIN
reg_in[13] => reg_data[13].DATAIN
reg_in[14] => reg_data[14].DATAIN
reg_in[15] => reg_data[15].DATAIN
CLK => reg_out[0]~reg0.CLK
CLK => reg_out[1]~reg0.CLK
CLK => reg_out[2]~reg0.CLK
CLK => reg_out[3]~reg0.CLK
CLK => reg_out[4]~reg0.CLK
CLK => reg_out[5]~reg0.CLK
CLK => reg_out[6]~reg0.CLK
CLK => reg_out[7]~reg0.CLK
CLK => reg_out[8]~reg0.CLK
CLK => reg_out[9]~reg0.CLK
CLK => reg_out[10]~reg0.CLK
CLK => reg_out[11]~reg0.CLK
CLK => reg_out[12]~reg0.CLK
CLK => reg_out[13]~reg0.CLK
CLK => reg_out[14]~reg0.CLK
CLK => reg_out[15]~reg0.CLK
RST => ~NO_FANOUT~
write_enable => reg_data[0].LATCH_ENABLE
write_enable => reg_data[1].LATCH_ENABLE
write_enable => reg_data[2].LATCH_ENABLE
write_enable => reg_data[3].LATCH_ENABLE
write_enable => reg_data[4].LATCH_ENABLE
write_enable => reg_data[5].LATCH_ENABLE
write_enable => reg_data[6].LATCH_ENABLE
write_enable => reg_data[7].LATCH_ENABLE
write_enable => reg_data[8].LATCH_ENABLE
write_enable => reg_data[9].LATCH_ENABLE
write_enable => reg_data[10].LATCH_ENABLE
write_enable => reg_data[11].LATCH_ENABLE
write_enable => reg_data[12].LATCH_ENABLE
write_enable => reg_data[13].LATCH_ENABLE
write_enable => reg_data[14].LATCH_ENABLE
write_enable => reg_data[15].LATCH_ENABLE
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|ALU:alu_instance
ALU_A[0] => carry.IN0
ALU_A[0] => ALU_C.IN0
ALU_A[0] => dummy.IN0
ALU_A[1] => carry.IN0
ALU_A[1] => ALU_C.IN0
ALU_A[1] => dummy.IN0
ALU_A[2] => carry.IN0
ALU_A[2] => ALU_C.IN0
ALU_A[2] => dummy.IN0
ALU_A[3] => carry.IN0
ALU_A[3] => ALU_C.IN0
ALU_A[3] => dummy.IN0
ALU_A[4] => carry.IN0
ALU_A[4] => ALU_C.IN0
ALU_A[4] => dummy.IN0
ALU_A[5] => carry.IN0
ALU_A[5] => ALU_C.IN0
ALU_A[5] => dummy.IN0
ALU_A[6] => carry.IN0
ALU_A[6] => ALU_C.IN0
ALU_A[6] => dummy.IN0
ALU_A[7] => carry.IN0
ALU_A[7] => ALU_C.IN0
ALU_A[7] => dummy.IN0
ALU_A[8] => carry.IN0
ALU_A[8] => ALU_C.IN0
ALU_A[8] => dummy.IN0
ALU_A[9] => carry.IN0
ALU_A[9] => ALU_C.IN0
ALU_A[9] => dummy.IN0
ALU_A[10] => carry.IN0
ALU_A[10] => ALU_C.IN0
ALU_A[10] => dummy.IN0
ALU_A[11] => carry.IN0
ALU_A[11] => ALU_C.IN0
ALU_A[11] => dummy.IN0
ALU_A[12] => carry.IN0
ALU_A[12] => ALU_C.IN0
ALU_A[12] => dummy.IN0
ALU_A[13] => carry.IN0
ALU_A[13] => ALU_C.IN0
ALU_A[13] => dummy.IN0
ALU_A[14] => carry.IN0
ALU_A[14] => ALU_C.IN0
ALU_A[14] => dummy.IN0
ALU_A[15] => carry.IN0
ALU_A[15] => ALU_C.IN0
ALU_A[15] => dummy.IN0
ALU_B[0] => carry.IN1
ALU_B[0] => ALU_C.IN1
ALU_B[0] => dummy.IN1
ALU_B[1] => carry.IN1
ALU_B[1] => ALU_C.IN1
ALU_B[1] => dummy.IN1
ALU_B[2] => carry.IN1
ALU_B[2] => ALU_C.IN1
ALU_B[2] => dummy.IN1
ALU_B[3] => carry.IN1
ALU_B[3] => ALU_C.IN1
ALU_B[3] => dummy.IN1
ALU_B[4] => carry.IN1
ALU_B[4] => ALU_C.IN1
ALU_B[4] => dummy.IN1
ALU_B[5] => carry.IN1
ALU_B[5] => ALU_C.IN1
ALU_B[5] => dummy.IN1
ALU_B[6] => carry.IN1
ALU_B[6] => ALU_C.IN1
ALU_B[6] => dummy.IN1
ALU_B[7] => carry.IN1
ALU_B[7] => ALU_C.IN1
ALU_B[7] => dummy.IN1
ALU_B[8] => carry.IN1
ALU_B[8] => ALU_C.IN1
ALU_B[8] => dummy.IN1
ALU_B[9] => carry.IN1
ALU_B[9] => ALU_C.IN1
ALU_B[9] => dummy.IN1
ALU_B[10] => carry.IN1
ALU_B[10] => ALU_C.IN1
ALU_B[10] => dummy.IN1
ALU_B[11] => carry.IN1
ALU_B[11] => ALU_C.IN1
ALU_B[11] => dummy.IN1
ALU_B[12] => carry.IN1
ALU_B[12] => ALU_C.IN1
ALU_B[12] => dummy.IN1
ALU_B[13] => carry.IN1
ALU_B[13] => ALU_C.IN1
ALU_B[13] => dummy.IN1
ALU_B[14] => carry.IN1
ALU_B[14] => ALU_C.IN1
ALU_B[14] => dummy.IN1
ALU_B[15] => carry.IN1
ALU_B[15] => ALU_C.IN1
ALU_B[15] => dummy.IN1
CV[0] => Equal0.IN1
CV[0] => Equal2.IN1
CV[0] => Equal4.IN0
CV[1] => Equal0.IN0
CV[1] => Equal2.IN0
CV[1] => Equal4.IN1
EN[0] => C.OUTPUTSELECT
EN[1] => Z.OUTPUTSELECT
EN[1] => Z.OUTPUTSELECT
C_in => C.DATAA
C_in => C.DATAA
Z_in => Z.DATAA
Z_in => Z0.DATAA
Z_in => Z.DATAA
Z_in => Z0.DATAB
Z_in => Z0.DATAB
Z0 <= Z0$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[0] <= ALU_C[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[1] <= ALU_C[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[2] <= ALU_C[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[3] <= ALU_C[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[4] <= ALU_C[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[5] <= ALU_C[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[6] <= ALU_C[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[7] <= ALU_C[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[8] <= ALU_C[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[9] <= ALU_C[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[10] <= ALU_C[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[11] <= ALU_C[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[12] <= ALU_C[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[13] <= ALU_C[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[14] <= ALU_C[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_C[15] <= ALU_C[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|memory_unit:mem
CLK => data~32.CLK
CLK => data~0.CLK
CLK => data~1.CLK
CLK => data~2.CLK
CLK => data~3.CLK
CLK => data~4.CLK
CLK => data~5.CLK
CLK => data~6.CLK
CLK => data~7.CLK
CLK => data~8.CLK
CLK => data~9.CLK
CLK => data~10.CLK
CLK => data~11.CLK
CLK => data~12.CLK
CLK => data~13.CLK
CLK => data~14.CLK
CLK => data~15.CLK
CLK => data~16.CLK
CLK => data~17.CLK
CLK => data~18.CLK
CLK => data~19.CLK
CLK => data~20.CLK
CLK => data~21.CLK
CLK => data~22.CLK
CLK => data~23.CLK
CLK => data~24.CLK
CLK => data~25.CLK
CLK => data~26.CLK
CLK => data~27.CLK
CLK => data~28.CLK
CLK => data~29.CLK
CLK => data~30.CLK
CLK => data~31.CLK
CLK => mem_data_out[0]~reg0.CLK
CLK => mem_data_out[1]~reg0.CLK
CLK => mem_data_out[2]~reg0.CLK
CLK => mem_data_out[3]~reg0.CLK
CLK => mem_data_out[4]~reg0.CLK
CLK => mem_data_out[5]~reg0.CLK
CLK => mem_data_out[6]~reg0.CLK
CLK => mem_data_out[7]~reg0.CLK
CLK => mem_data_out[8]~reg0.CLK
CLK => mem_data_out[9]~reg0.CLK
CLK => mem_data_out[10]~reg0.CLK
CLK => mem_data_out[11]~reg0.CLK
CLK => mem_data_out[12]~reg0.CLK
CLK => mem_data_out[13]~reg0.CLK
CLK => mem_data_out[14]~reg0.CLK
CLK => mem_data_out[15]~reg0.CLK
CLK => data.CLK0
MWR => data~32.DATAIN
MWR => mem_data_out[0]~reg0.ENA
MWR => mem_data_out[1]~reg0.ENA
MWR => mem_data_out[2]~reg0.ENA
MWR => mem_data_out[3]~reg0.ENA
MWR => mem_data_out[4]~reg0.ENA
MWR => mem_data_out[5]~reg0.ENA
MWR => mem_data_out[6]~reg0.ENA
MWR => mem_data_out[7]~reg0.ENA
MWR => mem_data_out[8]~reg0.ENA
MWR => mem_data_out[9]~reg0.ENA
MWR => mem_data_out[10]~reg0.ENA
MWR => mem_data_out[11]~reg0.ENA
MWR => mem_data_out[12]~reg0.ENA
MWR => mem_data_out[13]~reg0.ENA
MWR => mem_data_out[14]~reg0.ENA
MWR => mem_data_out[15]~reg0.ENA
MWR => data.WE
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
MDR => mem_data_out.OUTPUTSELECT
RST => ~NO_FANOUT~
mem_address[0] => data~15.DATAIN
mem_address[0] => data.WADDR
mem_address[0] => data.RADDR
mem_address[1] => data~14.DATAIN
mem_address[1] => data.WADDR1
mem_address[1] => data.RADDR1
mem_address[2] => data~13.DATAIN
mem_address[2] => data.WADDR2
mem_address[2] => data.RADDR2
mem_address[3] => data~12.DATAIN
mem_address[3] => data.WADDR3
mem_address[3] => data.RADDR3
mem_address[4] => data~11.DATAIN
mem_address[4] => data.WADDR4
mem_address[4] => data.RADDR4
mem_address[5] => data~10.DATAIN
mem_address[5] => data.WADDR5
mem_address[5] => data.RADDR5
mem_address[6] => data~9.DATAIN
mem_address[6] => data.WADDR6
mem_address[6] => data.RADDR6
mem_address[7] => data~8.DATAIN
mem_address[7] => data.WADDR7
mem_address[7] => data.RADDR7
mem_address[8] => data~7.DATAIN
mem_address[8] => data.WADDR8
mem_address[8] => data.RADDR8
mem_address[9] => data~6.DATAIN
mem_address[9] => data.WADDR9
mem_address[9] => data.RADDR9
mem_address[10] => data~5.DATAIN
mem_address[10] => data.WADDR10
mem_address[10] => data.RADDR10
mem_address[11] => data~4.DATAIN
mem_address[11] => data.WADDR11
mem_address[11] => data.RADDR11
mem_address[12] => data~3.DATAIN
mem_address[12] => data.WADDR12
mem_address[12] => data.RADDR12
mem_address[13] => data~2.DATAIN
mem_address[13] => data.WADDR13
mem_address[13] => data.RADDR13
mem_address[14] => data~1.DATAIN
mem_address[14] => data.WADDR14
mem_address[14] => data.RADDR14
mem_address[15] => data~0.DATAIN
mem_address[15] => data.WADDR15
mem_address[15] => data.RADDR15
mem_data_in[0] => data~31.DATAIN
mem_data_in[0] => data.DATAIN
mem_data_in[1] => data~30.DATAIN
mem_data_in[1] => data.DATAIN1
mem_data_in[2] => data~29.DATAIN
mem_data_in[2] => data.DATAIN2
mem_data_in[3] => data~28.DATAIN
mem_data_in[3] => data.DATAIN3
mem_data_in[4] => data~27.DATAIN
mem_data_in[4] => data.DATAIN4
mem_data_in[5] => data~26.DATAIN
mem_data_in[5] => data.DATAIN5
mem_data_in[6] => data~25.DATAIN
mem_data_in[6] => data.DATAIN6
mem_data_in[7] => data~24.DATAIN
mem_data_in[7] => data.DATAIN7
mem_data_in[8] => data~23.DATAIN
mem_data_in[8] => data.DATAIN8
mem_data_in[9] => data~22.DATAIN
mem_data_in[9] => data.DATAIN9
mem_data_in[10] => data~21.DATAIN
mem_data_in[10] => data.DATAIN10
mem_data_in[11] => data~20.DATAIN
mem_data_in[11] => data.DATAIN11
mem_data_in[12] => data~19.DATAIN
mem_data_in[12] => data.DATAIN12
mem_data_in[13] => data~18.DATAIN
mem_data_in[13] => data.DATAIN13
mem_data_in[14] => data~17.DATAIN
mem_data_in[14] => data.DATAIN14
mem_data_in[15] => data~16.DATAIN
mem_data_in[15] => data.DATAIN15
mem_data_out[0] <= mem_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[1] <= mem_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[2] <= mem_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[3] <= mem_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[4] <= mem_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[5] <= mem_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[6] <= mem_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[7] <= mem_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[8] <= mem_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[9] <= mem_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[10] <= mem_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[11] <= mem_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[12] <= mem_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[13] <= mem_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[14] <= mem_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data_out[15] <= mem_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|register_file:rf
RF_A1[0] => Mux128.IN2
RF_A1[0] => Mux129.IN2
RF_A1[0] => Mux130.IN2
RF_A1[0] => Mux131.IN2
RF_A1[0] => Mux132.IN2
RF_A1[0] => Mux133.IN2
RF_A1[0] => Mux134.IN2
RF_A1[0] => Mux135.IN2
RF_A1[0] => Mux136.IN2
RF_A1[0] => Mux137.IN2
RF_A1[0] => Mux138.IN2
RF_A1[0] => Mux139.IN2
RF_A1[0] => Mux140.IN2
RF_A1[0] => Mux141.IN2
RF_A1[0] => Mux142.IN2
RF_A1[0] => Mux143.IN2
RF_A1[1] => Mux128.IN1
RF_A1[1] => Mux129.IN1
RF_A1[1] => Mux130.IN1
RF_A1[1] => Mux131.IN1
RF_A1[1] => Mux132.IN1
RF_A1[1] => Mux133.IN1
RF_A1[1] => Mux134.IN1
RF_A1[1] => Mux135.IN1
RF_A1[1] => Mux136.IN1
RF_A1[1] => Mux137.IN1
RF_A1[1] => Mux138.IN1
RF_A1[1] => Mux139.IN1
RF_A1[1] => Mux140.IN1
RF_A1[1] => Mux141.IN1
RF_A1[1] => Mux142.IN1
RF_A1[1] => Mux143.IN1
RF_A1[2] => Mux128.IN0
RF_A1[2] => Mux129.IN0
RF_A1[2] => Mux130.IN0
RF_A1[2] => Mux131.IN0
RF_A1[2] => Mux132.IN0
RF_A1[2] => Mux133.IN0
RF_A1[2] => Mux134.IN0
RF_A1[2] => Mux135.IN0
RF_A1[2] => Mux136.IN0
RF_A1[2] => Mux137.IN0
RF_A1[2] => Mux138.IN0
RF_A1[2] => Mux139.IN0
RF_A1[2] => Mux140.IN0
RF_A1[2] => Mux141.IN0
RF_A1[2] => Mux142.IN0
RF_A1[2] => Mux143.IN0
RF_A2[0] => Mux144.IN2
RF_A2[0] => Mux145.IN2
RF_A2[0] => Mux146.IN2
RF_A2[0] => Mux147.IN2
RF_A2[0] => Mux148.IN2
RF_A2[0] => Mux149.IN2
RF_A2[0] => Mux150.IN2
RF_A2[0] => Mux151.IN2
RF_A2[0] => Mux152.IN2
RF_A2[0] => Mux153.IN2
RF_A2[0] => Mux154.IN2
RF_A2[0] => Mux155.IN2
RF_A2[0] => Mux156.IN2
RF_A2[0] => Mux157.IN2
RF_A2[0] => Mux158.IN2
RF_A2[0] => Mux159.IN2
RF_A2[1] => Mux144.IN1
RF_A2[1] => Mux145.IN1
RF_A2[1] => Mux146.IN1
RF_A2[1] => Mux147.IN1
RF_A2[1] => Mux148.IN1
RF_A2[1] => Mux149.IN1
RF_A2[1] => Mux150.IN1
RF_A2[1] => Mux151.IN1
RF_A2[1] => Mux152.IN1
RF_A2[1] => Mux153.IN1
RF_A2[1] => Mux154.IN1
RF_A2[1] => Mux155.IN1
RF_A2[1] => Mux156.IN1
RF_A2[1] => Mux157.IN1
RF_A2[1] => Mux158.IN1
RF_A2[1] => Mux159.IN1
RF_A2[2] => Mux144.IN0
RF_A2[2] => Mux145.IN0
RF_A2[2] => Mux146.IN0
RF_A2[2] => Mux147.IN0
RF_A2[2] => Mux148.IN0
RF_A2[2] => Mux149.IN0
RF_A2[2] => Mux150.IN0
RF_A2[2] => Mux151.IN0
RF_A2[2] => Mux152.IN0
RF_A2[2] => Mux153.IN0
RF_A2[2] => Mux154.IN0
RF_A2[2] => Mux155.IN0
RF_A2[2] => Mux156.IN0
RF_A2[2] => Mux157.IN0
RF_A2[2] => Mux158.IN0
RF_A2[2] => Mux159.IN0
RF_A3[0] => Mux0.IN2
RF_A3[0] => Mux1.IN2
RF_A3[0] => Mux2.IN2
RF_A3[0] => Mux3.IN2
RF_A3[0] => Mux4.IN2
RF_A3[0] => Mux5.IN2
RF_A3[0] => Mux6.IN2
RF_A3[0] => Mux7.IN2
RF_A3[0] => Mux8.IN2
RF_A3[0] => Mux9.IN2
RF_A3[0] => Mux10.IN2
RF_A3[0] => Mux11.IN2
RF_A3[0] => Mux12.IN2
RF_A3[0] => Mux13.IN2
RF_A3[0] => Mux14.IN2
RF_A3[0] => Mux15.IN2
RF_A3[0] => Mux16.IN2
RF_A3[0] => Mux17.IN2
RF_A3[0] => Mux18.IN2
RF_A3[0] => Mux19.IN2
RF_A3[0] => Mux20.IN2
RF_A3[0] => Mux21.IN2
RF_A3[0] => Mux22.IN2
RF_A3[0] => Mux23.IN2
RF_A3[0] => Mux24.IN2
RF_A3[0] => Mux25.IN2
RF_A3[0] => Mux26.IN2
RF_A3[0] => Mux27.IN2
RF_A3[0] => Mux28.IN2
RF_A3[0] => Mux29.IN2
RF_A3[0] => Mux30.IN2
RF_A3[0] => Mux31.IN2
RF_A3[0] => Mux32.IN2
RF_A3[0] => Mux33.IN2
RF_A3[0] => Mux34.IN2
RF_A3[0] => Mux35.IN2
RF_A3[0] => Mux36.IN2
RF_A3[0] => Mux37.IN2
RF_A3[0] => Mux38.IN2
RF_A3[0] => Mux39.IN2
RF_A3[0] => Mux40.IN2
RF_A3[0] => Mux41.IN2
RF_A3[0] => Mux42.IN2
RF_A3[0] => Mux43.IN2
RF_A3[0] => Mux44.IN2
RF_A3[0] => Mux45.IN2
RF_A3[0] => Mux46.IN2
RF_A3[0] => Mux47.IN2
RF_A3[0] => Mux48.IN2
RF_A3[0] => Mux49.IN2
RF_A3[0] => Mux50.IN2
RF_A3[0] => Mux51.IN2
RF_A3[0] => Mux52.IN2
RF_A3[0] => Mux53.IN2
RF_A3[0] => Mux54.IN2
RF_A3[0] => Mux55.IN2
RF_A3[0] => Mux56.IN2
RF_A3[0] => Mux57.IN2
RF_A3[0] => Mux58.IN2
RF_A3[0] => Mux59.IN2
RF_A3[0] => Mux60.IN2
RF_A3[0] => Mux61.IN2
RF_A3[0] => Mux62.IN2
RF_A3[0] => Mux63.IN2
RF_A3[0] => Mux64.IN2
RF_A3[0] => Mux65.IN2
RF_A3[0] => Mux66.IN2
RF_A3[0] => Mux67.IN2
RF_A3[0] => Mux68.IN2
RF_A3[0] => Mux69.IN2
RF_A3[0] => Mux70.IN2
RF_A3[0] => Mux71.IN2
RF_A3[0] => Mux72.IN2
RF_A3[0] => Mux73.IN2
RF_A3[0] => Mux74.IN2
RF_A3[0] => Mux75.IN2
RF_A3[0] => Mux76.IN2
RF_A3[0] => Mux77.IN2
RF_A3[0] => Mux78.IN2
RF_A3[0] => Mux79.IN2
RF_A3[0] => Mux80.IN2
RF_A3[0] => Mux81.IN2
RF_A3[0] => Mux82.IN2
RF_A3[0] => Mux83.IN2
RF_A3[0] => Mux84.IN2
RF_A3[0] => Mux85.IN2
RF_A3[0] => Mux86.IN2
RF_A3[0] => Mux87.IN2
RF_A3[0] => Mux88.IN2
RF_A3[0] => Mux89.IN2
RF_A3[0] => Mux90.IN2
RF_A3[0] => Mux91.IN2
RF_A3[0] => Mux92.IN2
RF_A3[0] => Mux93.IN2
RF_A3[0] => Mux94.IN2
RF_A3[0] => Mux95.IN2
RF_A3[0] => Mux96.IN2
RF_A3[0] => Mux97.IN2
RF_A3[0] => Mux98.IN2
RF_A3[0] => Mux99.IN2
RF_A3[0] => Mux100.IN2
RF_A3[0] => Mux101.IN2
RF_A3[0] => Mux102.IN2
RF_A3[0] => Mux103.IN2
RF_A3[0] => Mux104.IN2
RF_A3[0] => Mux105.IN2
RF_A3[0] => Mux106.IN2
RF_A3[0] => Mux107.IN2
RF_A3[0] => Mux108.IN2
RF_A3[0] => Mux109.IN2
RF_A3[0] => Mux110.IN2
RF_A3[0] => Mux111.IN2
RF_A3[0] => Mux112.IN2
RF_A3[0] => Mux113.IN2
RF_A3[0] => Mux114.IN2
RF_A3[0] => Mux115.IN2
RF_A3[0] => Mux116.IN2
RF_A3[0] => Mux117.IN2
RF_A3[0] => Mux118.IN2
RF_A3[0] => Mux119.IN2
RF_A3[0] => Mux120.IN2
RF_A3[0] => Mux121.IN2
RF_A3[0] => Mux122.IN2
RF_A3[0] => Mux123.IN2
RF_A3[0] => Mux124.IN2
RF_A3[0] => Mux125.IN2
RF_A3[0] => Mux126.IN2
RF_A3[0] => Mux127.IN2
RF_A3[1] => Mux0.IN1
RF_A3[1] => Mux1.IN1
RF_A3[1] => Mux2.IN1
RF_A3[1] => Mux3.IN1
RF_A3[1] => Mux4.IN1
RF_A3[1] => Mux5.IN1
RF_A3[1] => Mux6.IN1
RF_A3[1] => Mux7.IN1
RF_A3[1] => Mux8.IN1
RF_A3[1] => Mux9.IN1
RF_A3[1] => Mux10.IN1
RF_A3[1] => Mux11.IN1
RF_A3[1] => Mux12.IN1
RF_A3[1] => Mux13.IN1
RF_A3[1] => Mux14.IN1
RF_A3[1] => Mux15.IN1
RF_A3[1] => Mux16.IN1
RF_A3[1] => Mux17.IN1
RF_A3[1] => Mux18.IN1
RF_A3[1] => Mux19.IN1
RF_A3[1] => Mux20.IN1
RF_A3[1] => Mux21.IN1
RF_A3[1] => Mux22.IN1
RF_A3[1] => Mux23.IN1
RF_A3[1] => Mux24.IN1
RF_A3[1] => Mux25.IN1
RF_A3[1] => Mux26.IN1
RF_A3[1] => Mux27.IN1
RF_A3[1] => Mux28.IN1
RF_A3[1] => Mux29.IN1
RF_A3[1] => Mux30.IN1
RF_A3[1] => Mux31.IN1
RF_A3[1] => Mux32.IN1
RF_A3[1] => Mux33.IN1
RF_A3[1] => Mux34.IN1
RF_A3[1] => Mux35.IN1
RF_A3[1] => Mux36.IN1
RF_A3[1] => Mux37.IN1
RF_A3[1] => Mux38.IN1
RF_A3[1] => Mux39.IN1
RF_A3[1] => Mux40.IN1
RF_A3[1] => Mux41.IN1
RF_A3[1] => Mux42.IN1
RF_A3[1] => Mux43.IN1
RF_A3[1] => Mux44.IN1
RF_A3[1] => Mux45.IN1
RF_A3[1] => Mux46.IN1
RF_A3[1] => Mux47.IN1
RF_A3[1] => Mux48.IN1
RF_A3[1] => Mux49.IN1
RF_A3[1] => Mux50.IN1
RF_A3[1] => Mux51.IN1
RF_A3[1] => Mux52.IN1
RF_A3[1] => Mux53.IN1
RF_A3[1] => Mux54.IN1
RF_A3[1] => Mux55.IN1
RF_A3[1] => Mux56.IN1
RF_A3[1] => Mux57.IN1
RF_A3[1] => Mux58.IN1
RF_A3[1] => Mux59.IN1
RF_A3[1] => Mux60.IN1
RF_A3[1] => Mux61.IN1
RF_A3[1] => Mux62.IN1
RF_A3[1] => Mux63.IN1
RF_A3[1] => Mux64.IN1
RF_A3[1] => Mux65.IN1
RF_A3[1] => Mux66.IN1
RF_A3[1] => Mux67.IN1
RF_A3[1] => Mux68.IN1
RF_A3[1] => Mux69.IN1
RF_A3[1] => Mux70.IN1
RF_A3[1] => Mux71.IN1
RF_A3[1] => Mux72.IN1
RF_A3[1] => Mux73.IN1
RF_A3[1] => Mux74.IN1
RF_A3[1] => Mux75.IN1
RF_A3[1] => Mux76.IN1
RF_A3[1] => Mux77.IN1
RF_A3[1] => Mux78.IN1
RF_A3[1] => Mux79.IN1
RF_A3[1] => Mux80.IN1
RF_A3[1] => Mux81.IN1
RF_A3[1] => Mux82.IN1
RF_A3[1] => Mux83.IN1
RF_A3[1] => Mux84.IN1
RF_A3[1] => Mux85.IN1
RF_A3[1] => Mux86.IN1
RF_A3[1] => Mux87.IN1
RF_A3[1] => Mux88.IN1
RF_A3[1] => Mux89.IN1
RF_A3[1] => Mux90.IN1
RF_A3[1] => Mux91.IN1
RF_A3[1] => Mux92.IN1
RF_A3[1] => Mux93.IN1
RF_A3[1] => Mux94.IN1
RF_A3[1] => Mux95.IN1
RF_A3[1] => Mux96.IN1
RF_A3[1] => Mux97.IN1
RF_A3[1] => Mux98.IN1
RF_A3[1] => Mux99.IN1
RF_A3[1] => Mux100.IN1
RF_A3[1] => Mux101.IN1
RF_A3[1] => Mux102.IN1
RF_A3[1] => Mux103.IN1
RF_A3[1] => Mux104.IN1
RF_A3[1] => Mux105.IN1
RF_A3[1] => Mux106.IN1
RF_A3[1] => Mux107.IN1
RF_A3[1] => Mux108.IN1
RF_A3[1] => Mux109.IN1
RF_A3[1] => Mux110.IN1
RF_A3[1] => Mux111.IN1
RF_A3[1] => Mux112.IN1
RF_A3[1] => Mux113.IN1
RF_A3[1] => Mux114.IN1
RF_A3[1] => Mux115.IN1
RF_A3[1] => Mux116.IN1
RF_A3[1] => Mux117.IN1
RF_A3[1] => Mux118.IN1
RF_A3[1] => Mux119.IN1
RF_A3[1] => Mux120.IN1
RF_A3[1] => Mux121.IN1
RF_A3[1] => Mux122.IN1
RF_A3[1] => Mux123.IN1
RF_A3[1] => Mux124.IN1
RF_A3[1] => Mux125.IN1
RF_A3[1] => Mux126.IN1
RF_A3[1] => Mux127.IN1
RF_A3[2] => Mux0.IN0
RF_A3[2] => Mux1.IN0
RF_A3[2] => Mux2.IN0
RF_A3[2] => Mux3.IN0
RF_A3[2] => Mux4.IN0
RF_A3[2] => Mux5.IN0
RF_A3[2] => Mux6.IN0
RF_A3[2] => Mux7.IN0
RF_A3[2] => Mux8.IN0
RF_A3[2] => Mux9.IN0
RF_A3[2] => Mux10.IN0
RF_A3[2] => Mux11.IN0
RF_A3[2] => Mux12.IN0
RF_A3[2] => Mux13.IN0
RF_A3[2] => Mux14.IN0
RF_A3[2] => Mux15.IN0
RF_A3[2] => Mux16.IN0
RF_A3[2] => Mux17.IN0
RF_A3[2] => Mux18.IN0
RF_A3[2] => Mux19.IN0
RF_A3[2] => Mux20.IN0
RF_A3[2] => Mux21.IN0
RF_A3[2] => Mux22.IN0
RF_A3[2] => Mux23.IN0
RF_A3[2] => Mux24.IN0
RF_A3[2] => Mux25.IN0
RF_A3[2] => Mux26.IN0
RF_A3[2] => Mux27.IN0
RF_A3[2] => Mux28.IN0
RF_A3[2] => Mux29.IN0
RF_A3[2] => Mux30.IN0
RF_A3[2] => Mux31.IN0
RF_A3[2] => Mux32.IN0
RF_A3[2] => Mux33.IN0
RF_A3[2] => Mux34.IN0
RF_A3[2] => Mux35.IN0
RF_A3[2] => Mux36.IN0
RF_A3[2] => Mux37.IN0
RF_A3[2] => Mux38.IN0
RF_A3[2] => Mux39.IN0
RF_A3[2] => Mux40.IN0
RF_A3[2] => Mux41.IN0
RF_A3[2] => Mux42.IN0
RF_A3[2] => Mux43.IN0
RF_A3[2] => Mux44.IN0
RF_A3[2] => Mux45.IN0
RF_A3[2] => Mux46.IN0
RF_A3[2] => Mux47.IN0
RF_A3[2] => Mux48.IN0
RF_A3[2] => Mux49.IN0
RF_A3[2] => Mux50.IN0
RF_A3[2] => Mux51.IN0
RF_A3[2] => Mux52.IN0
RF_A3[2] => Mux53.IN0
RF_A3[2] => Mux54.IN0
RF_A3[2] => Mux55.IN0
RF_A3[2] => Mux56.IN0
RF_A3[2] => Mux57.IN0
RF_A3[2] => Mux58.IN0
RF_A3[2] => Mux59.IN0
RF_A3[2] => Mux60.IN0
RF_A3[2] => Mux61.IN0
RF_A3[2] => Mux62.IN0
RF_A3[2] => Mux63.IN0
RF_A3[2] => Mux64.IN0
RF_A3[2] => Mux65.IN0
RF_A3[2] => Mux66.IN0
RF_A3[2] => Mux67.IN0
RF_A3[2] => Mux68.IN0
RF_A3[2] => Mux69.IN0
RF_A3[2] => Mux70.IN0
RF_A3[2] => Mux71.IN0
RF_A3[2] => Mux72.IN0
RF_A3[2] => Mux73.IN0
RF_A3[2] => Mux74.IN0
RF_A3[2] => Mux75.IN0
RF_A3[2] => Mux76.IN0
RF_A3[2] => Mux77.IN0
RF_A3[2] => Mux78.IN0
RF_A3[2] => Mux79.IN0
RF_A3[2] => Mux80.IN0
RF_A3[2] => Mux81.IN0
RF_A3[2] => Mux82.IN0
RF_A3[2] => Mux83.IN0
RF_A3[2] => Mux84.IN0
RF_A3[2] => Mux85.IN0
RF_A3[2] => Mux86.IN0
RF_A3[2] => Mux87.IN0
RF_A3[2] => Mux88.IN0
RF_A3[2] => Mux89.IN0
RF_A3[2] => Mux90.IN0
RF_A3[2] => Mux91.IN0
RF_A3[2] => Mux92.IN0
RF_A3[2] => Mux93.IN0
RF_A3[2] => Mux94.IN0
RF_A3[2] => Mux95.IN0
RF_A3[2] => Mux96.IN0
RF_A3[2] => Mux97.IN0
RF_A3[2] => Mux98.IN0
RF_A3[2] => Mux99.IN0
RF_A3[2] => Mux100.IN0
RF_A3[2] => Mux101.IN0
RF_A3[2] => Mux102.IN0
RF_A3[2] => Mux103.IN0
RF_A3[2] => Mux104.IN0
RF_A3[2] => Mux105.IN0
RF_A3[2] => Mux106.IN0
RF_A3[2] => Mux107.IN0
RF_A3[2] => Mux108.IN0
RF_A3[2] => Mux109.IN0
RF_A3[2] => Mux110.IN0
RF_A3[2] => Mux111.IN0
RF_A3[2] => Mux112.IN0
RF_A3[2] => Mux113.IN0
RF_A3[2] => Mux114.IN0
RF_A3[2] => Mux115.IN0
RF_A3[2] => Mux116.IN0
RF_A3[2] => Mux117.IN0
RF_A3[2] => Mux118.IN0
RF_A3[2] => Mux119.IN0
RF_A3[2] => Mux120.IN0
RF_A3[2] => Mux121.IN0
RF_A3[2] => Mux122.IN0
RF_A3[2] => Mux123.IN0
RF_A3[2] => Mux124.IN0
RF_A3[2] => Mux125.IN0
RF_A3[2] => Mux126.IN0
RF_A3[2] => Mux127.IN0
RF_D3[0] => Mux15.IN3
RF_D3[0] => Mux31.IN3
RF_D3[0] => Mux47.IN3
RF_D3[0] => Mux63.IN3
RF_D3[0] => Mux79.IN3
RF_D3[0] => Mux95.IN3
RF_D3[0] => Mux111.IN3
RF_D3[0] => Mux127.IN3
RF_D3[1] => Mux14.IN3
RF_D3[1] => Mux30.IN3
RF_D3[1] => Mux46.IN3
RF_D3[1] => Mux62.IN3
RF_D3[1] => Mux78.IN3
RF_D3[1] => Mux94.IN3
RF_D3[1] => Mux110.IN3
RF_D3[1] => Mux126.IN3
RF_D3[2] => Mux13.IN3
RF_D3[2] => Mux29.IN3
RF_D3[2] => Mux45.IN3
RF_D3[2] => Mux61.IN3
RF_D3[2] => Mux77.IN3
RF_D3[2] => Mux93.IN3
RF_D3[2] => Mux109.IN3
RF_D3[2] => Mux125.IN3
RF_D3[3] => Mux12.IN3
RF_D3[3] => Mux28.IN3
RF_D3[3] => Mux44.IN3
RF_D3[3] => Mux60.IN3
RF_D3[3] => Mux76.IN3
RF_D3[3] => Mux92.IN3
RF_D3[3] => Mux108.IN3
RF_D3[3] => Mux124.IN3
RF_D3[4] => Mux11.IN3
RF_D3[4] => Mux27.IN3
RF_D3[4] => Mux43.IN3
RF_D3[4] => Mux59.IN3
RF_D3[4] => Mux75.IN3
RF_D3[4] => Mux91.IN3
RF_D3[4] => Mux107.IN3
RF_D3[4] => Mux123.IN3
RF_D3[5] => Mux10.IN3
RF_D3[5] => Mux26.IN3
RF_D3[5] => Mux42.IN3
RF_D3[5] => Mux58.IN3
RF_D3[5] => Mux74.IN3
RF_D3[5] => Mux90.IN3
RF_D3[5] => Mux106.IN3
RF_D3[5] => Mux122.IN3
RF_D3[6] => Mux9.IN3
RF_D3[6] => Mux25.IN3
RF_D3[6] => Mux41.IN3
RF_D3[6] => Mux57.IN3
RF_D3[6] => Mux73.IN3
RF_D3[6] => Mux89.IN3
RF_D3[6] => Mux105.IN3
RF_D3[6] => Mux121.IN3
RF_D3[7] => Mux8.IN3
RF_D3[7] => Mux24.IN3
RF_D3[7] => Mux40.IN3
RF_D3[7] => Mux56.IN3
RF_D3[7] => Mux72.IN3
RF_D3[7] => Mux88.IN3
RF_D3[7] => Mux104.IN3
RF_D3[7] => Mux120.IN3
RF_D3[8] => Mux7.IN3
RF_D3[8] => Mux23.IN3
RF_D3[8] => Mux39.IN3
RF_D3[8] => Mux55.IN3
RF_D3[8] => Mux71.IN3
RF_D3[8] => Mux87.IN3
RF_D3[8] => Mux103.IN3
RF_D3[8] => Mux119.IN3
RF_D3[9] => Mux6.IN3
RF_D3[9] => Mux22.IN3
RF_D3[9] => Mux38.IN3
RF_D3[9] => Mux54.IN3
RF_D3[9] => Mux70.IN3
RF_D3[9] => Mux86.IN3
RF_D3[9] => Mux102.IN3
RF_D3[9] => Mux118.IN3
RF_D3[10] => Mux5.IN3
RF_D3[10] => Mux21.IN3
RF_D3[10] => Mux37.IN3
RF_D3[10] => Mux53.IN3
RF_D3[10] => Mux69.IN3
RF_D3[10] => Mux85.IN3
RF_D3[10] => Mux101.IN3
RF_D3[10] => Mux117.IN3
RF_D3[11] => Mux4.IN3
RF_D3[11] => Mux20.IN3
RF_D3[11] => Mux36.IN3
RF_D3[11] => Mux52.IN3
RF_D3[11] => Mux68.IN3
RF_D3[11] => Mux84.IN3
RF_D3[11] => Mux100.IN3
RF_D3[11] => Mux116.IN3
RF_D3[12] => Mux3.IN3
RF_D3[12] => Mux19.IN3
RF_D3[12] => Mux35.IN3
RF_D3[12] => Mux51.IN3
RF_D3[12] => Mux67.IN3
RF_D3[12] => Mux83.IN3
RF_D3[12] => Mux99.IN3
RF_D3[12] => Mux115.IN3
RF_D3[13] => Mux2.IN3
RF_D3[13] => Mux18.IN3
RF_D3[13] => Mux34.IN3
RF_D3[13] => Mux50.IN3
RF_D3[13] => Mux66.IN3
RF_D3[13] => Mux82.IN3
RF_D3[13] => Mux98.IN3
RF_D3[13] => Mux114.IN3
RF_D3[14] => Mux1.IN3
RF_D3[14] => Mux17.IN3
RF_D3[14] => Mux33.IN3
RF_D3[14] => Mux49.IN3
RF_D3[14] => Mux65.IN3
RF_D3[14] => Mux81.IN3
RF_D3[14] => Mux97.IN3
RF_D3[14] => Mux113.IN3
RF_D3[15] => Mux0.IN3
RF_D3[15] => Mux16.IN3
RF_D3[15] => Mux32.IN3
RF_D3[15] => Mux48.IN3
RF_D3[15] => Mux64.IN3
RF_D3[15] => Mux80.IN3
RF_D3[15] => Mux96.IN3
RF_D3[15] => Mux112.IN3
RF_WR => R7[0].ENA
RF_WR => R7[1].ENA
RF_WR => R7[2].ENA
RF_WR => R7[3].ENA
RF_WR => R7[4].ENA
RF_WR => R7[5].ENA
RF_WR => R7[6].ENA
RF_WR => R7[7].ENA
RF_WR => R7[8].ENA
RF_WR => R7[9].ENA
RF_WR => R7[10].ENA
RF_WR => R7[11].ENA
RF_WR => R7[12].ENA
RF_WR => R7[13].ENA
RF_WR => R7[14].ENA
RF_WR => R7[15].ENA
RF_WR => R6[0].ENA
RF_WR => R6[1].ENA
RF_WR => R6[2].ENA
RF_WR => R6[3].ENA
RF_WR => R6[4].ENA
RF_WR => R6[5].ENA
RF_WR => R6[6].ENA
RF_WR => R6[7].ENA
RF_WR => R6[8].ENA
RF_WR => R6[9].ENA
RF_WR => R6[10].ENA
RF_WR => R6[11].ENA
RF_WR => R6[12].ENA
RF_WR => R6[13].ENA
RF_WR => R6[14].ENA
RF_WR => R6[15].ENA
RF_WR => R5[0].ENA
RF_WR => R5[1].ENA
RF_WR => R5[2].ENA
RF_WR => R5[3].ENA
RF_WR => R5[4].ENA
RF_WR => R5[5].ENA
RF_WR => R5[6].ENA
RF_WR => R5[7].ENA
RF_WR => R5[8].ENA
RF_WR => R5[9].ENA
RF_WR => R5[10].ENA
RF_WR => R5[11].ENA
RF_WR => R5[12].ENA
RF_WR => R5[13].ENA
RF_WR => R5[14].ENA
RF_WR => R5[15].ENA
RF_WR => R4[0].ENA
RF_WR => R4[1].ENA
RF_WR => R4[2].ENA
RF_WR => R4[3].ENA
RF_WR => R4[4].ENA
RF_WR => R4[5].ENA
RF_WR => R4[6].ENA
RF_WR => R4[7].ENA
RF_WR => R4[8].ENA
RF_WR => R4[9].ENA
RF_WR => R4[10].ENA
RF_WR => R4[11].ENA
RF_WR => R4[12].ENA
RF_WR => R4[13].ENA
RF_WR => R4[14].ENA
RF_WR => R4[15].ENA
RF_WR => R3[0].ENA
RF_WR => R3[1].ENA
RF_WR => R3[2].ENA
RF_WR => R3[3].ENA
RF_WR => R3[4].ENA
RF_WR => R3[5].ENA
RF_WR => R3[6].ENA
RF_WR => R3[7].ENA
RF_WR => R3[8].ENA
RF_WR => R3[9].ENA
RF_WR => R3[10].ENA
RF_WR => R3[11].ENA
RF_WR => R3[12].ENA
RF_WR => R3[13].ENA
RF_WR => R3[14].ENA
RF_WR => R3[15].ENA
RF_WR => R2[0].ENA
RF_WR => R2[1].ENA
RF_WR => R2[2].ENA
RF_WR => R2[3].ENA
RF_WR => R2[4].ENA
RF_WR => R2[5].ENA
RF_WR => R2[6].ENA
RF_WR => R2[7].ENA
RF_WR => R2[8].ENA
RF_WR => R2[9].ENA
RF_WR => R2[10].ENA
RF_WR => R2[11].ENA
RF_WR => R2[12].ENA
RF_WR => R2[13].ENA
RF_WR => R2[14].ENA
RF_WR => R2[15].ENA
RF_WR => R1[0].ENA
RF_WR => R1[1].ENA
RF_WR => R1[2].ENA
RF_WR => R1[3].ENA
RF_WR => R1[4].ENA
RF_WR => R1[5].ENA
RF_WR => R1[6].ENA
RF_WR => R1[7].ENA
RF_WR => R1[8].ENA
RF_WR => R1[9].ENA
RF_WR => R1[10].ENA
RF_WR => R1[11].ENA
RF_WR => R1[12].ENA
RF_WR => R1[13].ENA
RF_WR => R1[14].ENA
RF_WR => R1[15].ENA
RF_WR => R0[0].ENA
RF_WR => R0[1].ENA
RF_WR => R0[2].ENA
RF_WR => R0[3].ENA
RF_WR => R0[4].ENA
RF_WR => R0[5].ENA
RF_WR => R0[6].ENA
RF_WR => R0[7].ENA
RF_WR => R0[8].ENA
RF_WR => R0[9].ENA
RF_WR => R0[10].ENA
RF_WR => R0[11].ENA
RF_WR => R0[12].ENA
RF_WR => R0[13].ENA
RF_WR => R0[14].ENA
RF_WR => R0[15].ENA
RF_RD => RF_D2[0]$latch.LATCH_ENABLE
RF_RD => RF_D2[1]$latch.LATCH_ENABLE
RF_RD => RF_D2[2]$latch.LATCH_ENABLE
RF_RD => RF_D2[3]$latch.LATCH_ENABLE
RF_RD => RF_D2[4]$latch.LATCH_ENABLE
RF_RD => RF_D2[5]$latch.LATCH_ENABLE
RF_RD => RF_D2[6]$latch.LATCH_ENABLE
RF_RD => RF_D2[7]$latch.LATCH_ENABLE
RF_RD => RF_D2[8]$latch.LATCH_ENABLE
RF_RD => RF_D2[9]$latch.LATCH_ENABLE
RF_RD => RF_D2[10]$latch.LATCH_ENABLE
RF_RD => RF_D2[11]$latch.LATCH_ENABLE
RF_RD => RF_D2[12]$latch.LATCH_ENABLE
RF_RD => RF_D2[13]$latch.LATCH_ENABLE
RF_RD => RF_D2[14]$latch.LATCH_ENABLE
RF_RD => RF_D2[15]$latch.LATCH_ENABLE
RF_RD => RF_D1[0]$latch.LATCH_ENABLE
RF_RD => RF_D1[1]$latch.LATCH_ENABLE
RF_RD => RF_D1[2]$latch.LATCH_ENABLE
RF_RD => RF_D1[3]$latch.LATCH_ENABLE
RF_RD => RF_D1[4]$latch.LATCH_ENABLE
RF_RD => RF_D1[5]$latch.LATCH_ENABLE
RF_RD => RF_D1[6]$latch.LATCH_ENABLE
RF_RD => RF_D1[7]$latch.LATCH_ENABLE
RF_RD => RF_D1[8]$latch.LATCH_ENABLE
RF_RD => RF_D1[9]$latch.LATCH_ENABLE
RF_RD => RF_D1[10]$latch.LATCH_ENABLE
RF_RD => RF_D1[11]$latch.LATCH_ENABLE
RF_RD => RF_D1[12]$latch.LATCH_ENABLE
RF_RD => RF_D1[13]$latch.LATCH_ENABLE
RF_RD => RF_D1[14]$latch.LATCH_ENABLE
RF_RD => RF_D1[15]$latch.LATCH_ENABLE
CLK => R7[0].CLK
CLK => R7[1].CLK
CLK => R7[2].CLK
CLK => R7[3].CLK
CLK => R7[4].CLK
CLK => R7[5].CLK
CLK => R7[6].CLK
CLK => R7[7].CLK
CLK => R7[8].CLK
CLK => R7[9].CLK
CLK => R7[10].CLK
CLK => R7[11].CLK
CLK => R7[12].CLK
CLK => R7[13].CLK
CLK => R7[14].CLK
CLK => R7[15].CLK
CLK => R6[0].CLK
CLK => R6[1].CLK
CLK => R6[2].CLK
CLK => R6[3].CLK
CLK => R6[4].CLK
CLK => R6[5].CLK
CLK => R6[6].CLK
CLK => R6[7].CLK
CLK => R6[8].CLK
CLK => R6[9].CLK
CLK => R6[10].CLK
CLK => R6[11].CLK
CLK => R6[12].CLK
CLK => R6[13].CLK
CLK => R6[14].CLK
CLK => R6[15].CLK
CLK => R5[0].CLK
CLK => R5[1].CLK
CLK => R5[2].CLK
CLK => R5[3].CLK
CLK => R5[4].CLK
CLK => R5[5].CLK
CLK => R5[6].CLK
CLK => R5[7].CLK
CLK => R5[8].CLK
CLK => R5[9].CLK
CLK => R5[10].CLK
CLK => R5[11].CLK
CLK => R5[12].CLK
CLK => R5[13].CLK
CLK => R5[14].CLK
CLK => R5[15].CLK
CLK => R4[0].CLK
CLK => R4[1].CLK
CLK => R4[2].CLK
CLK => R4[3].CLK
CLK => R4[4].CLK
CLK => R4[5].CLK
CLK => R4[6].CLK
CLK => R4[7].CLK
CLK => R4[8].CLK
CLK => R4[9].CLK
CLK => R4[10].CLK
CLK => R4[11].CLK
CLK => R4[12].CLK
CLK => R4[13].CLK
CLK => R4[14].CLK
CLK => R4[15].CLK
CLK => R3[0].CLK
CLK => R3[1].CLK
CLK => R3[2].CLK
CLK => R3[3].CLK
CLK => R3[4].CLK
CLK => R3[5].CLK
CLK => R3[6].CLK
CLK => R3[7].CLK
CLK => R3[8].CLK
CLK => R3[9].CLK
CLK => R3[10].CLK
CLK => R3[11].CLK
CLK => R3[12].CLK
CLK => R3[13].CLK
CLK => R3[14].CLK
CLK => R3[15].CLK
CLK => R2[0].CLK
CLK => R2[1].CLK
CLK => R2[2].CLK
CLK => R2[3].CLK
CLK => R2[4].CLK
CLK => R2[5].CLK
CLK => R2[6].CLK
CLK => R2[7].CLK
CLK => R2[8].CLK
CLK => R2[9].CLK
CLK => R2[10].CLK
CLK => R2[11].CLK
CLK => R2[12].CLK
CLK => R2[13].CLK
CLK => R2[14].CLK
CLK => R2[15].CLK
CLK => R1[0].CLK
CLK => R1[1].CLK
CLK => R1[2].CLK
CLK => R1[3].CLK
CLK => R1[4].CLK
CLK => R1[5].CLK
CLK => R1[6].CLK
CLK => R1[7].CLK
CLK => R1[8].CLK
CLK => R1[9].CLK
CLK => R1[10].CLK
CLK => R1[11].CLK
CLK => R1[12].CLK
CLK => R1[13].CLK
CLK => R1[14].CLK
CLK => R1[15].CLK
CLK => R0[0].CLK
CLK => R0[1].CLK
CLK => R0[2].CLK
CLK => R0[3].CLK
CLK => R0[4].CLK
CLK => R0[5].CLK
CLK => R0[6].CLK
CLK => R0[7].CLK
CLK => R0[8].CLK
CLK => R0[9].CLK
CLK => R0[10].CLK
CLK => R0[11].CLK
CLK => R0[12].CLK
CLK => R0[13].CLK
CLK => R0[14].CLK
CLK => R0[15].CLK
RST => ~NO_FANOUT~
RF_D1[0] <= RF_D1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[1] <= RF_D1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[2] <= RF_D1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[3] <= RF_D1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[4] <= RF_D1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[5] <= RF_D1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[6] <= RF_D1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[7] <= RF_D1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[8] <= RF_D1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[9] <= RF_D1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[10] <= RF_D1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[11] <= RF_D1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[12] <= RF_D1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[13] <= RF_D1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[14] <= RF_D1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[15] <= RF_D1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[0] <= RF_D2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[1] <= RF_D2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[2] <= RF_D2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[3] <= RF_D2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[4] <= RF_D2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[5] <= RF_D2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[6] <= RF_D2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[7] <= RF_D2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[8] <= RF_D2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[9] <= RF_D2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[10] <= RF_D2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[11] <= RF_D2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[12] <= RF_D2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[13] <= RF_D2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[14] <= RF_D2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[15] <= RF_D2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[0] <= R7[0].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[1] <= R7[1].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[2] <= R7[2].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[3] <= R7[3].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[4] <= R7[4].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[5] <= R7[5].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[6] <= R7[6].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[7] <= R7[7].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[8] <= R7[8].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[9] <= R7[9].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[10] <= R7[10].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[11] <= R7[11].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[12] <= R7[12].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[13] <= R7[13].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[14] <= R7[14].DB_MAX_OUTPUT_PORT_TYPE
R7_PC_OUT[15] <= R7[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|Datapath:datapath_instance|sign_extend_6:sign_extend_10
SE_in[0] => SE_out[0].DATAIN
SE_in[1] => SE_out[1].DATAIN
SE_in[2] => SE_out[2].DATAIN
SE_in[3] => SE_out[3].DATAIN
SE_in[4] => SE_out[4].DATAIN
SE_in[5] => SE_out[5].DATAIN
SE_out[0] <= SE_in[0].DB_MAX_OUTPUT_PORT_TYPE
SE_out[1] <= SE_in[1].DB_MAX_OUTPUT_PORT_TYPE
SE_out[2] <= SE_in[2].DB_MAX_OUTPUT_PORT_TYPE
SE_out[3] <= SE_in[3].DB_MAX_OUTPUT_PORT_TYPE
SE_out[4] <= SE_in[4].DB_MAX_OUTPUT_PORT_TYPE
SE_out[5] <= SE_in[5].DB_MAX_OUTPUT_PORT_TYPE
SE_out[6] <= <GND>
SE_out[7] <= <GND>
SE_out[8] <= <GND>
SE_out[9] <= <GND>
SE_out[10] <= <GND>
SE_out[11] <= <GND>
SE_out[12] <= <GND>
SE_out[13] <= <GND>
SE_out[14] <= <GND>
SE_out[15] <= <GND>


|IITB_CPU|Datapath:datapath_instance|sign_extend_9:sign_extend_7
SE_in_9[0] => SE_out_9[7].DATAIN
SE_in_9[1] => SE_out_9[8].DATAIN
SE_in_9[2] => SE_out_9[9].DATAIN
SE_in_9[3] => SE_out_9[10].DATAIN
SE_in_9[4] => SE_out_9[11].DATAIN
SE_in_9[5] => SE_out_9[12].DATAIN
SE_in_9[6] => SE_out_9[13].DATAIN
SE_in_9[7] => SE_out_9[14].DATAIN
SE_in_9[8] => SE_out_9[15].DATAIN
SE_out_9[0] <= <GND>
SE_out_9[1] <= <GND>
SE_out_9[2] <= <GND>
SE_out_9[3] <= <GND>
SE_out_9[4] <= <GND>
SE_out_9[5] <= <GND>
SE_out_9[6] <= <GND>
SE_out_9[7] <= SE_in_9[0].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[8] <= SE_in_9[1].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[9] <= SE_in_9[2].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[10] <= SE_in_9[3].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[11] <= SE_in_9[4].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[12] <= SE_in_9[5].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[13] <= SE_in_9[6].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[14] <= SE_in_9[7].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[15] <= SE_in_9[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_CPU|state_FSM:fsm_instance
op_code[0] => Equal0.IN1
op_code[0] => Equal1.IN2
op_code[0] => Equal2.IN3
op_code[0] => Equal3.IN3
op_code[0] => Equal6.IN2
op_code[0] => Equal8.IN3
op_code[0] => Equal9.IN1
op_code[0] => Equal10.IN3
op_code[0] => Equal11.IN2
op_code[0] => Equal12.IN3
op_code[1] => Equal0.IN0
op_code[1] => Equal1.IN1
op_code[1] => Equal2.IN1
op_code[1] => Equal3.IN2
op_code[1] => Equal6.IN3
op_code[1] => Equal8.IN2
op_code[1] => Equal9.IN3
op_code[1] => Equal10.IN2
op_code[1] => Equal11.IN1
op_code[1] => Equal12.IN1
op_code[2] => Equal0.IN3
op_code[2] => Equal1.IN0
op_code[2] => Equal2.IN0
op_code[2] => Equal3.IN1
op_code[2] => Equal6.IN1
op_code[2] => Equal8.IN1
op_code[2] => Equal9.IN2
op_code[2] => Equal10.IN1
op_code[2] => Equal11.IN3
op_code[2] => Equal12.IN2
op_code[3] => Equal0.IN2
op_code[3] => Equal1.IN3
op_code[3] => Equal2.IN2
op_code[3] => Equal3.IN0
op_code[3] => Equal6.IN0
op_code[3] => Equal8.IN0
op_code[3] => Equal9.IN0
op_code[3] => Equal10.IN0
op_code[3] => Equal11.IN0
op_code[3] => Equal12.IN0
condition[0] => Equal4.IN1
condition[0] => Equal5.IN1
condition[0] => Equal7.IN0
condition[1] => Equal4.IN0
condition[1] => Equal5.IN0
condition[1] => Equal7.IN1
t2_cnd[0] => ~NO_FANOUT~
t2_cnd[1] => ~NO_FANOUT~
t2_cnd[2] => ~NO_FANOUT~
C => fsm_transition.IN0
C => fsm_transition.IN1
C => fsm_transition.IN1
Z => fsm_transition.IN1
Z => fsm_transition.IN1
Z => fsm_transition.IN1
CLK => present_state~1.DATAIN
RST => ~NO_FANOUT~
stateID[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
stateID[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
stateID[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
stateID[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
stateID[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


