{
	"finish__design__instance__count__class:antenna_cell": 10,
	"finish__design__instance__area__class:antenna_cell": 56.448,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 553.19,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 541.901,
	"finish__design__instance__count__class:timing_repair_buffer": 82,
	"finish__design__instance__area__class:timing_repair_buffer": 4270.29,
	"finish__design__instance__count__class:inverter": 89,
	"finish__design__instance__area__class:inverter": 1518.45,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 970.906,
	"finish__design__instance__count__class:multi_input_combinational_cell": 636,
	"finish__design__instance__area__class:multi_input_combinational_cell": 30812.1,
	"finish__design__instance__count": 839,
	"finish__design__instance__area": 38723.3,
	"finish__timing__setup__tns": -1.12098,
	"finish__timing__setup__ws": -1.12098,
	"finish__clock__skew__setup": 0.000966366,
	"finish__clock__skew__hold": 0.000966366,
	"finish__timing__drv__max_slew_limit": 0.737842,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.933834,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.114379,
	"finish__power__switching__total": 0.0877525,
	"finish__power__leakage__total": 2.95417e-06,
	"finish__power__total": 0.202135,
	"finish__design__io": 19,
	"finish__design__die__area": 5.37697e+06,
	"finish__design__core__area": 5.34644e+06,
	"finish__design__instance__count": 7045,
	"finish__design__instance__area": 73755,
	"finish__design__instance__count__stdcell": 7045,
	"finish__design__instance__area__stdcell": 73755,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0137952,
	"finish__design__instance__utilization__stdcell": 0.0137952,
	"finish__design__rows": 458,
	"finish__design__rows:GF018hv5v_green_sc9": 458,
	"finish__design__sites": 1894288,
	"finish__design__sites:GF018hv5v_green_sc9": 1894288,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}