{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861788102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861788107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:47 2016 " "Processing started: Sun Sep 25 22:49:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861788107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1474861788107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1474861788107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1474861788241 ""}
{ "Info" "0" "" "Project  = SLC_1" {  } {  } 0 0 "Project  = SLC_1" 0 0 "Fitter" 0 0 1474861788241 ""}
{ "Info" "0" "" "Revision = SLC_1" {  } {  } 0 0 "Revision = SLC_1" 0 0 "Fitter" 0 0 1474861788242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1474861817765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:17 2016 " "Processing started: Sun Sep 25 22:50:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474861821461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474861821596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:22 2016 " "Processing ended: Sun Sep 25 22:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474861822907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861817765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:17 2016 " "Processing started: Sun Sep 25 22:50:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474861821461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474861821596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:22 2016 " "Processing ended: Sun Sep 25 22:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474861822907 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1474861823614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1474861824903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:24 2016 " "Processing started: Sun Sep 25 22:50:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SLC_1 -c SLC_1 " "Command: quartus_sta SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1474861825060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861825210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1474861825982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825983 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1474861825984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1474861826000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -74.407 Clk  " "   -1.297             -74.407 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clk  " "    0.403               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1474861826162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1474861826662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.095 " "Worst-case setup slack is -1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095             -62.338 Clk  " "   -1.095             -62.338 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clk  " "    0.355               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861827031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.152 " "Worst-case setup slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -4.951 Clk  " "   -0.152              -4.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.252 Clk  " "   -3.000             -93.252 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:27 2016 " "Processing ended: Sun Sep 25 22:50:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861817765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:17 2016 " "Processing started: Sun Sep 25 22:50:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474861821461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474861821596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:22 2016 " "Processing ended: Sun Sep 25 22:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474861822907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861824903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:24 2016 " "Processing started: Sun Sep 25 22:50:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SLC_1 -c SLC_1 " "Command: quartus_sta SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1474861825060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861825210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1474861825982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825983 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1474861825984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1474861826000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -74.407 Clk  " "   -1.297             -74.407 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clk  " "    0.403               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1474861826162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1474861826662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.095 " "Worst-case setup slack is -1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095             -62.338 Clk  " "   -1.095             -62.338 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clk  " "    0.355               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861827031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.152 " "Worst-case setup slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -4.951 Clk  " "   -0.152              -4.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.252 Clk  " "   -3.000             -93.252 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:27 2016 " "Processing ended: Sun Sep 25 22:50:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861829621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:29 2016 " "Processing started: Sun Sep 25 22:50:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861817765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:17 2016 " "Processing started: Sun Sep 25 22:50:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474861821461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474861821596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:22 2016 " "Processing ended: Sun Sep 25 22:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474861822907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861824903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:24 2016 " "Processing started: Sun Sep 25 22:50:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SLC_1 -c SLC_1 " "Command: quartus_sta SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1474861825060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861825210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1474861825982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825983 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1474861825984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1474861826000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -74.407 Clk  " "   -1.297             -74.407 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clk  " "    0.403               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1474861826162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1474861826662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.095 " "Worst-case setup slack is -1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095             -62.338 Clk  " "   -1.095             -62.338 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clk  " "    0.355               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861827031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.152 " "Worst-case setup slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -4.951 Clk  " "   -0.152              -4.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.252 Clk  " "   -3.000             -93.252 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:27 2016 " "Processing ended: Sun Sep 25 22:50:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_85c_slow.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_85c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_0c_slow.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_0c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_min_1200mv_0c_fast.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_min_1200mv_0c_fast.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_85c_v_slow.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_85c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_0c_v_slow.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_0c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_min_1200mv_0c_v_fast.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_min_1200mv_0c_v_fast.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861831088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_v.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_v.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861831185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:31 2016 " "Processing ended: Sun Sep 25 22:50:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861771819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:49:31 2016 " "Processing started: Sun Sep 25 22:49:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861771823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861772149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(69) " "Verilog HDL information at ISDU.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474861780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerFile.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/registerFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474861780737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3 " "Elaborating entity \"slc3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474861780771 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ContinueIR 0 slc3.sv(62) " "Net \"ContinueIR\" at slc3.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1474861780776 "|slc3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(21) " "Output port \"LED\" at slc3.sv(21) has no driver" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1474861780777 "|slc3"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474861780800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474861780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver0\"" {  } { { "slc3.sv" "hex_driver0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:SRAM " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:SRAM\"" {  } { { "slc3.sv" "SRAM" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(110) " "Verilog HDL assignment warning at SLC3_2.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1474861780839 "|slc3|testbench:test|test_memory:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:BUS " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:BUS\"" {  } { { "slc3.sv" "BUS" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:MAR0 " "Elaborating entity \"MAR\" for hierarchy \"MAR:MAR0\"" {  } { { "slc3.sv" "MAR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitShiftRegister MAR:MAR0\|SixteenBitShiftRegister:sr " "Elaborating entity \"SixteenBitShiftRegister\" for hierarchy \"MAR:MAR0\|SixteenBitShiftRegister:sr\"" {  } { { "MemoryModules.sv" "sr" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR0 " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR0\"" {  } { { "slc3.sv" "MDR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIO_MUX MIO_MUX:MM0 " "Elaborating entity \"MIO_MUX\" for hierarchy \"MIO_MUX:MM0\"" {  } { { "slc3.sv" "MM0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCR PCR:PCR0 " "Elaborating entity \"PCR\" for hierarchy \"PCR:PCR0\"" {  } { { "slc3.sv" "PCR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_INC PC_INC:PCINC0 " "Elaborating entity \"PC_INC\" for hierarchy \"PC_INC:PCINC0\"" {  } { { "slc3.sv" "PCINC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitRippleAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0 " "Elaborating entity \"SixteenBitRippleAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\"" {  } { { "MemoryModules.sv" "SSR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_ripple_adder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0 " "Elaborating entity \"four_ripple_adder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\"" {  } { { "standard_modules.sv" "FRA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"PC_INC:PCINC0\|SixteenBitRippleAdder:SSR0\|four_ripple_adder:FRA0\|FullAdder:FA0\"" {  } { { "standard_modules.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX PC_MUX:PCMUX0 " "Elaborating entity \"PC_MUX\" for hierarchy \"PC_MUX:PCMUX0\"" {  } { { "slc3.sv" "PCMUX0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "slc3.sv" "IR0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861780859 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[0\] Data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[0\]\" to the node \"Data\[0\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[1\] Data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[1\]\" to the node \"Data\[1\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[2\] Data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[2\]\" to the node \"Data\[2\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[3\] Data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[3\]\" to the node \"Data\[3\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[4\] Data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[4\]\" to the node \"Data\[4\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[5\] Data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[5\]\" to the node \"Data\[5\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[6\] Data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[6\]\" to the node \"Data\[6\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[7\] Data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[7\]\" to the node \"Data\[7\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[8\] Data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[8\]\" to the node \"Data\[8\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[9\] Data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[9\]\" to the node \"Data\[9\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[10\] Data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[10\]\" to the node \"Data\[10\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[11\] Data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[11\]\" to the node \"Data\[11\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[12\] Data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[12\]\" to the node \"Data\[12\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[13\] Data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[13\]\" to the node \"Data\[13\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[14\] Data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[14\]\" to the node \"Data\[14\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tristate:tr0\|Data\[15\] Data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"tristate:tr0\|Data\[15\]\" to the node \"Data\[15\]\"" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474861782386 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1474861782386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474861782499 "|slc3|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474861782499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474861782621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474861785401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474861785504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474861785641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|S[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Continue " "No output dependent on input pin \"Continue\"" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474861785797 "|slc3|Continue"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1474861785797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1474861785798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474861785798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474861785798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:49:45 2016 " "Processing ended: Sun Sep 25 22:49:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861785858 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1474861788340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SLC_1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SLC_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474861788349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474861788441 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474861788952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474861788967 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1474861789139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474861789139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 820 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 822 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 824 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 826 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 828 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1474861789157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474861789157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474861789162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474861790385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474861790798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474861790799 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474861790805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 814 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[0\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[1\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[2\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[3\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[4\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 274 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[5\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 275 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[6\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 276 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[7\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 277 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[8\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 278 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\] " "Destination node MDR:MDR0\|SixteenBitShiftRegister:sr\|DataOut\[9\]" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 279 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1474861790896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1474861790896 ""}  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 0 { 0 ""} 0 813 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474861790896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474861791390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474861791392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474861791394 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1474861791396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474861791397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474861791416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1474861791417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474861791417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 18 65 16 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 18 input, 65 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1474861791423 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474861791423 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1474861791425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474861791425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861791635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474861791660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474861798986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861799241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474861799299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861805551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474861806081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 12 { 0 ""} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1474861810578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474861810578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1474861813289 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474861813289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474861813318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861813766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474861813830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474861814155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474861814680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474861815392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:15 2016 " "Processing ended: Sun Sep 25 22:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861815842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474861815842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861817765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:17 2016 " "Processing started: Sun Sep 25 22:50:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861817770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1474861817770 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1474861821461 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1474861821596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:22 2016 " "Processing ended: Sun Sep 25 22:50:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861822907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1474861822907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861824903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:24 2016 " "Processing started: Sun Sep 25 22:50:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SLC_1 -c SLC_1 " "Command: quartus_sta SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861824908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1474861825060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474861825210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1474861825297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SLC_1.sdc " "Synopsys Design Constraints File file not found: 'SLC_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1474861825657 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1474861825982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861825983 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1474861825984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1474861826000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -74.407 Clk  " "   -1.297             -74.407 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clk  " "    0.403               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1474861826162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1474861826662 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861826736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861826736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.095 " "Worst-case setup slack is -1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095             -62.338 Clk  " "   -1.095             -62.338 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Clk  " "    0.355               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861826759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -112.225 Clk  " "   -3.000            -112.225 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861826765 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1474861826828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1474861827031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1474861827031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.152 " "Worst-case setup slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -4.951 Clk  " "   -0.152              -4.951 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1474861827059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.252 Clk  " "   -3.000             -93.252 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1474861827066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1474861827600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:27 2016 " "Processing ended: Sun Sep 25 22:50:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861827722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474861829621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 22:50:29 2016 " "Processing started: Sun Sep 25 22:50:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474861829626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_85c_slow.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_85c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_0c_slow.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_0c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830528 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_min_1200mv_0c_fast.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_min_1200mv_0c_fast.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1.svo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1.svo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_85c_v_slow.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_85c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_7_1200mv_0c_v_slow.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_7_1200mv_0c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861830991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_min_1200mv_0c_v_fast.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_min_1200mv_0c_v_fast.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861831088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SLC_1_v.sdo E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/ simulation " "Generated file SLC_1_v.sdo in folder \"E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1474861831185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 22:50:31 2016 " "Processing ended: Sun Sep 25 22:50:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861831257 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus II Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474861831982 ""}
