{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1555028394445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DEUARC_BUSYSTEM EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DEUARC_BUSYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555028394455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028394556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028394558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555028394558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555028394708 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028395106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028395106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555028395106 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555028395106 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028395116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028395116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028395116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028395116 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555028395116 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555028395116 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555028395121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555028395124 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[3\] " "Pin OUTREG\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[2\] " "Pin OUTREG\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[1\] " "Pin OUTREG\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTREG\[0\] " "Pin OUTREG\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { OUTREG[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 696 976 1152 712 "OUTREG" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { OUTREG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { RESULT[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 128 1504 1680 144 "RESULT" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[2\] " "Pin SEMUX\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[0\] " "Pin SEMUX\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEMUX\[1\] " "Pin SEMUX\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEMUX[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 240 1384 1400 416 "SEMUX" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEMUX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { CLK } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -184 -312 -136 -168 "CLK" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[0\] " "Pin SECLR\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[1\] " "Pin SECLR\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[2\] " "Pin SECLR\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECLR\[3\] " "Pin SECLR\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SECLR[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 448 -480 -312 464 "SECLR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SECLR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[0\] " "Pin SELD\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[1\] " "Pin SELD\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[2\] " "Pin SELD\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SELD\[3\] " "Pin SELD\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SELD[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 8 -488 -320 24 "SELD" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SELD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[1\] " "Pin SEINR\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[0\] " "Pin SEINR\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[2\] " "Pin SEINR\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEINR\[3\] " "Pin SEINR\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { SEINR[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 232 -488 -320 248 "SEINR" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SEINR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[3\] " "Pin INPREG_DATA\[3\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[3] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE " "Pin WRITE not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { WRITE } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -208 -312 -136 -192 "WRITE" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Pin M not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { M } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -152 -312 -136 -136 "M" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[2\] " "Pin INPREG_DATA\[2\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[2] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[1\] " "Pin INPREG_DATA\[1\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[1] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPREG_DATA\[0\] " "Pin INPREG_DATA\[0\] not assigned to an exact location on the device" {  } { { "/root/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/root/altera/13.1/quartus/linux/pin_planner.ppl" { INPREG_DATA[0] } } } { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { 496 544 720 512 "INPREG_DATA" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { INPREG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555028396594 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555028396594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DEUARC_BUSYSTEM.sdc " "Synopsys Design Constraints File file not found: 'DEUARC_BUSYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555028396856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555028396857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555028396864 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1555028396864 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555028396865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555028396909 ""}  } { { "DEUARC_BUSYSTEM.bdf" "" { Schematic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf" { { -184 -312 -136 -168 "CLK" "" } } } } { "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/root/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555028396909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555028397183 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555028397184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555028397185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555028397187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555028397188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555028397188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555028397189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555028397189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555028397191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1555028397192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555028397192 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 21 8 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 21 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555028397198 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555028397198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555028397198 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555028397200 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555028397200 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555028397200 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028397259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555028398123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028398342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555028398357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555028399711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028399711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555028399998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555028401028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555028401028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028401967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555028401967 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555028401967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555028401989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555028402058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555028402557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555028402606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555028402797 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555028403396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/derectus/Documents/deuceng/computer-architecture/DEUARC/output_files/DEUARC_BUSYSTEM.fit.smsg " "Generated suppressed messages file /home/derectus/Documents/deuceng/computer-architecture/DEUARC/output_files/DEUARC_BUSYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555028404848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555028405191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 03:20:05 2019 " "Processing ended: Fri Apr 12 03:20:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555028405191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555028405191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555028405191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555028405191 ""}
