#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32117.in[2] (.names)                                                                                                         0.758     2.035
n32117.out[0] (.names)                                                                                                        0.235     2.270
n32116.in[5] (.names)                                                                                                         1.013     3.282
n32116.out[0] (.names)                                                                                                        0.261     3.543
matrix_multiplication^data_from_out_mat~59.in[5] (.names)                                                                     0.882     4.425
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                    0.261     4.686
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                            1.860     6.546
data arrival time                                                                                                                       6.546

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.546
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.546


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31295.in[4] (.names)                                                                                                        1.573     2.850
n31295.out[0] (.names)                                                                                                       0.261     3.111
n31294.in[2] (.names)                                                                                                        1.150     4.261
n31294.out[0] (.names)                                                                                                       0.235     4.496
matrix_multiplication^data_from_out_mat~4.in[4] (.names)                                                                     0.100     4.596
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                    0.261     4.857
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                            1.627     6.484
data arrival time                                                                                                                      6.484

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -6.484
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.484


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31802.in[3] (.names)                                                                                                         0.999     2.275
n31802.out[0] (.names)                                                                                                        0.261     2.536
n31800.in[4] (.names)                                                                                                         1.381     3.917
n31800.out[0] (.names)                                                                                                        0.235     4.152
matrix_multiplication^data_from_out_mat~38.in[3] (.names)                                                                     0.100     4.252
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                    0.235     4.487
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                            1.889     6.377
data arrival time                                                                                                                       6.377

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.377
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.377


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32143.in[4] (.names)                                                                                                         1.725     3.002
n32143.out[0] (.names)                                                                                                        0.261     3.263
n32142.in[2] (.names)                                                                                                         1.150     4.412
n32142.out[0] (.names)                                                                                                        0.235     4.647
matrix_multiplication^data_from_out_mat~61.in[4] (.names)                                                                     0.100     4.747
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                    0.261     5.008
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                            1.367     6.375
data arrival time                                                                                                                       6.375

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.375
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.375


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32169.in[1] (.names)                                                                                                         1.324     2.600
n32169.out[0] (.names)                                                                                                        0.261     2.861
n32165.in[3] (.names)                                                                                                         1.259     4.120
n32165.out[0] (.names)                                                                                                        0.235     4.355
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                     0.100     4.455
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                    0.261     4.716
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                            1.573     6.289
data arrival time                                                                                                                       6.289

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.289
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.289


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31945.in[1] (.names)                                                                                                         1.453     2.729
n31945.out[0] (.names)                                                                                                        0.261     2.990
n31941.in[3] (.names)                                                                                                         1.262     4.251
n31941.out[0] (.names)                                                                                                        0.235     4.486
matrix_multiplication^data_from_out_mat~47.in[2] (.names)                                                                     0.100     4.586
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                    0.235     4.821
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                            1.410     6.232
data arrival time                                                                                                                       6.232

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.232
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.232


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31980.in[3] (.names)                                                                                                         1.293     2.569
n31980.out[0] (.names)                                                                                                        0.261     2.830
n31977.in[2] (.names)                                                                                                         1.561     4.391
n31977.out[0] (.names)                                                                                                        0.261     4.652
matrix_multiplication^data_from_out_mat~50.in[3] (.names)                                                                     0.100     4.752
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                    0.235     4.987
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                            1.230     6.217
data arrival time                                                                                                                       6.217

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.217
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.217


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32010.in[3] (.names)                                                                                                         0.881     2.157
n32010.out[0] (.names)                                                                                                        0.261     2.418
n32009.in[3] (.names)                                                                                                         1.829     4.247
n32009.out[0] (.names)                                                                                                        0.235     4.482
matrix_multiplication^data_from_out_mat~52.in[1] (.names)                                                                     0.100     4.582
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                    0.261     4.843
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                            1.351     6.194
data arrival time                                                                                                                       6.194

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.194
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.194


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31796.in[0] (.names)                                                                                                         1.302     2.579
n31796.out[0] (.names)                                                                                                        0.261     2.840
n31791.in[4] (.names)                                                                                                         1.293     4.133
n31791.out[0] (.names)                                                                                                        0.235     4.368
matrix_multiplication^data_from_out_mat~37.in[3] (.names)                                                                     0.100     4.468
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                    0.261     4.729
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                            1.438     6.167
data arrival time                                                                                                                       6.167

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.167
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.167


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_05.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_05.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_05.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31775.in[1] (.names)                                                                                                         0.616     1.893
n31775.out[0] (.names)                                                                                                        0.235     2.128
n31774.in[5] (.names)                                                                                                         1.155     3.282
n31774.out[0] (.names)                                                                                                        0.261     3.543
matrix_multiplication^data_from_out_mat~36.in[5] (.names)                                                                     0.608     4.152
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                    0.261     4.413
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                            1.748     6.161
data arrival time                                                                                                                       6.161

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.161
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.161


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31672.in[2] (.names)                                                                                                         0.738     2.015
n31672.out[0] (.names)                                                                                                        0.235     2.250
n31671.in[5] (.names)                                                                                                         1.154     3.404
n31671.out[0] (.names)                                                                                                        0.261     3.665
matrix_multiplication^data_from_out_mat~29.in[5] (.names)                                                                     0.610     4.275
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                    0.261     4.536
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                            1.606     6.142
data arrival time                                                                                                                       6.142

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.142
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.142


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31640.in[4] (.names)                                                                                                         1.449     2.725
n31640.out[0] (.names)                                                                                                        0.261     2.986
n31639.in[2] (.names)                                                                                                         1.023     4.009
n31639.out[0] (.names)                                                                                                        0.235     4.244
matrix_multiplication^data_from_out_mat~27.in[4] (.names)                                                                     0.100     4.344
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                    0.261     4.605
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                            1.484     6.088
data arrival time                                                                                                                       6.088

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.088
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.088


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31252.in[3] (.names)                                                                                                        1.044     2.321
n31252.out[0] (.names)                                                                                                       0.261     2.582
n31250.in[4] (.names)                                                                                                        1.510     4.092
n31250.out[0] (.names)                                                                                                       0.235     4.327
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                     0.100     4.427
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                    0.235     4.662
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                            1.413     6.074
data arrival time                                                                                                                      6.074

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -6.074
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.074


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31544.in[0] (.names)                                                                                                         1.175     2.452
n31544.out[0] (.names)                                                                                                        0.261     2.713
n31539.in[4] (.names)                                                                                                         1.702     4.414
n31539.out[0] (.names)                                                                                                        0.235     4.649
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                     0.100     4.749
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                    0.261     5.010
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                            1.026     6.037
data arrival time                                                                                                                       6.037

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.037
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.037


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31388.in[3] (.names)                                                                                                         0.622     1.899
n31388.out[0] (.names)                                                                                                        0.235     2.134
n31387.in[5] (.names)                                                                                                         1.157     3.291
n31387.out[0] (.names)                                                                                                        0.261     3.552
matrix_multiplication^data_from_out_mat~10.in[5] (.names)                                                                     0.610     4.162
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                    0.261     4.423
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                            1.609     6.032
data arrival time                                                                                                                       6.032

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.032
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.032


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31596.in[2] (.names)                                                                                                         1.026     2.302
n31596.out[0] (.names)                                                                                                        0.235     2.537
n31595.in[5] (.names)                                                                                                         0.100     2.637
n31595.out[0] (.names)                                                                                                        0.261     2.898
matrix_multiplication^data_from_out_mat~24.in[1] (.names)                                                                     1.428     4.326
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                    0.261     4.587
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                            1.431     6.018
data arrival time                                                                                                                       6.018

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.018
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.018


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31287.in[5] (.names)                                                                                                        1.142     2.419
n31287.out[0] (.names)                                                                                                       0.261     2.680
n31285.in[1] (.names)                                                                                                        1.799     4.479
n31285.out[0] (.names)                                                                                                       0.235     4.714
matrix_multiplication^data_from_out_mat~3.in[3] (.names)                                                                     0.100     4.814
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                    0.261     5.075
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                            0.943     6.018
data arrival time                                                                                                                      6.018

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -6.018
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.018


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_16.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31862.in[3] (.names)                                                                                                         0.620     1.896
n31862.out[0] (.names)                                                                                                        0.235     2.131
n31861.in[5] (.names)                                                                                                         1.158     3.289
n31861.out[0] (.names)                                                                                                        0.261     3.550
matrix_multiplication^data_from_out_mat~42.in[5] (.names)                                                                     0.756     4.306
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                    0.261     4.567
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                            1.444     6.011
data arrival time                                                                                                                       6.011

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -6.011
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -6.011


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31507.in[5] (.names)                                                                                                         1.044     2.321
n31507.out[0] (.names)                                                                                                        0.261     2.582
n31503.in[3] (.names)                                                                                                         1.431     4.013
n31503.out[0] (.names)                                                                                                        0.261     4.274
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                     0.100     4.374
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                    0.235     4.609
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                            1.380     5.990
data arrival time                                                                                                                       5.990

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.990
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.990


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32030.in[5] (.names)                                                                                                         0.889     2.166
n32030.out[0] (.names)                                                                                                        0.261     2.427
n32028.in[1] (.names)                                                                                                         1.700     4.127
n32028.out[0] (.names)                                                                                                        0.235     4.362
matrix_multiplication^data_from_out_mat~53.in[3] (.names)                                                                     0.100     4.462
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                    0.261     4.723
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                            1.260     5.983
data arrival time                                                                                                                       5.983

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.983
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.983


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31832.in[5] (.names)                                                                                                         1.439     2.716
n31832.out[0] (.names)                                                                                                        0.261     2.977
n31829.in[2] (.names)                                                                                                         1.316     4.293
n31829.out[0] (.names)                                                                                                        0.261     4.554
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                     0.100     4.654
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                    0.235     4.889
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                            1.062     5.951
data arrival time                                                                                                                       5.951

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.951
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.951


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_31.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31566.in[4] (.names)                                                                                                         0.903     2.179
n31566.out[0] (.names)                                                                                                        0.261     2.440
n31563.in[2] (.names)                                                                                                         1.443     3.883
n31563.out[0] (.names)                                                                                                        0.261     4.144
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                     0.100     4.244
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                    0.235     4.479
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                            1.464     5.944
data arrival time                                                                                                                       5.944

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.944
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.944


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32130.in[2] (.names)                                                                                                         0.892     2.168
n32130.out[0] (.names)                                                                                                        0.235     2.403
n32129.in[5] (.names)                                                                                                         0.100     2.503
n32129.out[0] (.names)                                                                                                        0.261     2.764
matrix_multiplication^data_from_out_mat~60.in[1] (.names)                                                                     1.559     4.323
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                    0.261     4.584
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                            1.353     5.937
data arrival time                                                                                                                       5.937

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.937
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.937


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_37.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_37.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_37.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31372.in[1] (.names)                                                                                                        1.167     2.443
n31372.out[0] (.names)                                                                                                       0.261     2.704
n31371.in[3] (.names)                                                                                                        1.290     3.994
n31371.out[0] (.names)                                                                                                       0.235     4.229
matrix_multiplication^data_from_out_mat~9.in[1] (.names)                                                                     0.100     4.329
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                    0.261     4.590
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                            1.344     5.935
data arrival time                                                                                                                      5.935

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.935
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.935


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31491.in[2] (.names)                                                                                                         0.904     2.181
n31491.out[0] (.names)                                                                                                        0.235     2.416
n31490.in[5] (.names)                                                                                                         0.100     2.516
n31490.out[0] (.names)                                                                                                        0.261     2.777
matrix_multiplication^data_from_out_mat~17.in[1] (.names)                                                                     1.421     4.198
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                    0.261     4.459
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                            1.466     5.924
data arrival time                                                                                                                       5.924

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.924
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.924


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31417.in[3] (.names)                                                                                                         1.296     2.573
n31417.out[0] (.names)                                                                                                        0.261     2.834
n31414.in[2] (.names)                                                                                                         1.284     4.118
n31414.out[0] (.names)                                                                                                        0.261     4.379
matrix_multiplication^data_from_out_mat~12.in[3] (.names)                                                                     0.100     4.479
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                    0.235     4.714
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                            1.208     5.922
data arrival time                                                                                                                       5.922

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.922
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.922


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31476.in[2] (.names)                                                                                                         1.026     2.303
n31476.out[0] (.names)                                                                                                        0.235     2.538
n31475.in[5] (.names)                                                                                                         0.100     2.638
n31475.out[0] (.names)                                                                                                        0.261     2.899
matrix_multiplication^data_from_out_mat~16.in[1] (.names)                                                                     1.558     4.457
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                    0.261     4.718
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                            1.203     5.921
data arrival time                                                                                                                       5.921

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.921
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.921


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31851.in[5] (.names)                                                                                                         1.016     2.293
n31851.out[0] (.names)                                                                                                        0.261     2.554
n31849.in[1] (.names)                                                                                                         1.445     3.998
n31849.out[0] (.names)                                                                                                        0.235     4.233
matrix_multiplication^data_from_out_mat~41.in[3] (.names)                                                                     0.100     4.333
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                    0.261     4.594
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                            1.320     5.915
data arrival time                                                                                                                       5.915

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.915
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.915


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31462.in[5] (.names)                                                                                                         1.049     2.325
n31462.out[0] (.names)                                                                                                        0.261     2.586
n31459.in[2] (.names)                                                                                                         1.272     3.858
n31459.out[0] (.names)                                                                                                        0.235     4.093
matrix_multiplication^data_from_out_mat~15.in[3] (.names)                                                                     0.100     4.193
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                    0.235     4.428
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                            1.484     5.912
data arrival time                                                                                                                       5.912

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.912
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.912


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31891.in[3] (.names)                                                                                                         1.030     2.306
n31891.out[0] (.names)                                                                                                        0.261     2.567
n31888.in[2] (.names)                                                                                                         1.290     3.857
n31888.out[0] (.names)                                                                                                        0.261     4.118
matrix_multiplication^data_from_out_mat~44.in[3] (.names)                                                                     0.100     4.218
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                    0.235     4.453
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                            1.439     5.892
data arrival time                                                                                                                       5.892

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.892
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.892


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31624.in[3] (.names)                                                                                                         1.178     2.454
n31624.out[0] (.names)                                                                                                        0.235     2.689
n31623.in[4] (.names)                                                                                                         0.100     2.789
n31623.out[0] (.names)                                                                                                        0.235     3.024
matrix_multiplication^data_from_out_mat~26.in[0] (.names)                                                                     1.296     4.320
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                    0.235     4.555
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                            1.328     5.883
data arrival time                                                                                                                       5.883

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.883
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.883


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31448.in[5] (.names)                                                                                                         0.903     2.180
n31448.out[0] (.names)                                                                                                        0.261     2.441
n31444.in[3] (.names)                                                                                                         1.533     3.973
n31444.out[0] (.names)                                                                                                        0.261     4.234
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                     0.100     4.334
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                    0.235     4.569
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                            1.294     5.863
data arrival time                                                                                                                       5.863

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.863
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.863


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_73.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32040.in[3] (.names)                                                                                                         1.132     2.409
n32040.out[0] (.names)                                                                                                        0.261     2.670
n32037.in[2] (.names)                                                                                                         1.158     3.827
n32037.out[0] (.names)                                                                                                        0.261     4.088
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                     0.100     4.188
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                    0.235     4.423
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                            1.390     5.813
data arrival time                                                                                                                       5.813

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.813
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.813


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_63.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_63.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_63.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31238.in[2] (.names)                                                                                                        1.035     2.311
n31238.out[0] (.names)                                                                                                       0.261     2.572
n31236.in[4] (.names)                                                                                                        1.166     3.739
n31236.out[0] (.names)                                                                                                       0.235     3.974
matrix_multiplication^data_from_out_mat~0.in[3] (.names)                                                                     0.100     4.074
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                    0.235     4.309
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                            1.504     5.812
data arrival time                                                                                                                      5.812

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.812
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.812


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32070.in[2] (.names)                                                                                                         0.761     2.038
n32070.out[0] (.names)                                                                                                        0.235     2.273
n32069.in[5] (.names)                                                                                                         0.100     2.373
n32069.out[0] (.names)                                                                                                        0.261     2.634
matrix_multiplication^data_from_out_mat~56.in[1] (.names)                                                                     1.430     4.063
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                    0.261     4.324
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                            1.482     5.806
data arrival time                                                                                                                       5.806

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.806
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.806


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31817.in[2] (.names)                                                                                                         0.751     2.028
n31817.out[0] (.names)                                                                                                        0.235     2.263
n31816.in[5] (.names)                                                                                                         0.100     2.363
n31816.out[0] (.names)                                                                                                        0.261     2.624
matrix_multiplication^data_from_out_mat~39.in[1] (.names)                                                                     1.556     4.179
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                    0.261     4.440
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                            1.364     5.804
data arrival time                                                                                                                       5.804

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.804
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.804


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31928.in[0] (.names)                                                                                                         1.432     2.709
n31928.out[0] (.names)                                                                                                        0.261     2.970
n31927.in[4] (.names)                                                                                                         1.320     4.290
n31927.out[0] (.names)                                                                                                        0.235     4.525
matrix_multiplication^data_from_out_mat~46.in[2] (.names)                                                                     0.100     4.625
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                    0.235     4.860
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                            0.942     5.802
data arrival time                                                                                                                       5.802

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.802
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.802


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31950.in[2] (.names)                                                                                                         0.907     2.183
n31950.out[0] (.names)                                                                                                        0.235     2.418
n31949.in[5] (.names)                                                                                                         0.100     2.518
n31949.out[0] (.names)                                                                                                        0.261     2.779
matrix_multiplication^data_from_out_mat~48.in[1] (.names)                                                                     1.558     4.337
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                    0.261     4.598
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                            1.195     5.793
data arrival time                                                                                                                       5.793

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.793
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.793


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31309.in[2] (.names)                                                                                                        0.889     2.166
n31309.out[0] (.names)                                                                                                       0.235     2.401
n31308.in[4] (.names)                                                                                                        0.100     2.501
n31308.out[0] (.names)                                                                                                       0.235     2.736
matrix_multiplication^data_from_out_mat~5.in[0] (.names)                                                                     1.158     3.894
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                    0.235     4.129
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                            1.635     5.764
data arrival time                                                                                                                      5.764

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.764
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.764


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31611.in[0] (.names)                                                                                                         1.042     2.319
n31611.out[0] (.names)                                                                                                        0.235     2.554
n31610.in[5] (.names)                                                                                                         0.100     2.654
n31610.out[0] (.names)                                                                                                        0.261     2.915
matrix_multiplication^data_from_out_mat~25.in[1] (.names)                                                                     1.430     4.345
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                    0.261     4.606
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                            1.156     5.762
data arrival time                                                                                                                       5.762

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.762
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.762


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31581.in[2] (.names)                                                                                                         0.754     2.030
n31581.out[0] (.names)                                                                                                        0.235     2.265
n31580.in[5] (.names)                                                                                                         0.100     2.365
n31580.out[0] (.names)                                                                                                        0.261     2.626
matrix_multiplication^data_from_out_mat~23.in[1] (.names)                                                                     1.562     4.188
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                    0.261     4.449
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                            1.309     5.759
data arrival time                                                                                                                       5.759

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.759
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.759


#Path 42
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_44_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21186.in[1] (.names)                                                                     5.313     5.479
n21186.out[0] (.names)                                                                    0.235     5.714
matrix_multiplication^c_addr_muxed_44_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.714
data arrival time                                                                                   5.714

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_44_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.714
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.738


#Path 43
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_47_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19296.in[1] (.names)                                                                     5.311     5.478
n19296.out[0] (.names)                                                                    0.235     5.713
matrix_multiplication^c_addr_muxed_47_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.713
data arrival time                                                                                   5.713

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_47_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.713
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.736


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32098.in[2] (.names)                                                                                                         1.039     2.316
n32098.out[0] (.names)                                                                                                        0.235     2.551
n32097.in[4] (.names)                                                                                                         0.100     2.651
n32097.out[0] (.names)                                                                                                        0.235     2.886
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                                                     1.430     4.315
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                    0.235     4.550
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                            1.175     5.725
data arrival time                                                                                                                       5.725

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.725
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.725


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32000.in[5] (.names)                                                                                                         1.040     2.316
n32000.out[0] (.names)                                                                                                        0.261     2.577
n31998.in[1] (.names)                                                                                                         1.308     3.886
n31998.out[0] (.names)                                                                                                        0.235     4.121
matrix_multiplication^data_from_out_mat~51.in[3] (.names)                                                                     0.100     4.221
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                    0.261     4.482
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                            1.238     5.719
data arrival time                                                                                                                       5.719

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.719
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.719


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31267.in[2] (.names)                                                                                                        0.910     2.186
n31267.out[0] (.names)                                                                                                       0.235     2.421
n31266.in[5] (.names)                                                                                                        0.100     2.521
n31266.out[0] (.names)                                                                                                       0.261     2.782
matrix_multiplication^data_from_out_mat~2.in[1] (.names)                                                                     1.561     4.344
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                    0.261     4.605
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                            1.104     5.709
data arrival time                                                                                                                      5.709

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.709
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.709


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31331.in[3] (.names)                                                                                                        1.302     2.578
n31331.out[0] (.names)                                                                                                       0.261     2.839
n31330.in[0] (.names)                                                                                                        1.379     4.218
n31330.out[0] (.names)                                                                                                       0.235     4.453
matrix_multiplication^data_from_out_mat~6.in[3] (.names)                                                                     0.100     4.553
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                    0.235     4.788
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                            0.889     5.678
data arrival time                                                                                                                      5.678

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.678
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.678


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31710.in[5] (.names)                                                                                                         1.451     2.728
n31710.out[0] (.names)                                                                                                        0.261     2.989
n31708.in[4] (.names)                                                                                                         1.026     4.014
n31708.out[0] (.names)                                                                                                        0.235     4.249
matrix_multiplication^data_from_out_mat~31.in[4] (.names)                                                                     0.100     4.349
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                    0.235     4.584
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                            1.075     5.659
data arrival time                                                                                                                       5.659

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.659
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.659


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_42.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31731.in[5] (.names)                                                                                                         1.038     2.314
n31731.out[0] (.names)                                                                                                        0.261     2.575
n31728.in[2] (.names)                                                                                                         1.415     3.990
n31728.out[0] (.names)                                                                                                        0.235     4.225
matrix_multiplication^data_from_out_mat~33.in[3] (.names)                                                                     0.100     4.325
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                    0.235     4.560
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                            1.094     5.654
data arrival time                                                                                                                       5.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.654


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31440.in[4] (.names)                                                                                                         1.179     2.455
n31440.out[0] (.names)                                                                                                        0.261     2.716
n31435.in[4] (.names)                                                                                                         1.440     4.156
n31435.out[0] (.names)                                                                                                        0.235     4.391
matrix_multiplication^data_from_out_mat~13.in[3] (.names)                                                                     0.100     4.491
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                    0.261     4.752
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                            0.896     5.649
data arrival time                                                                                                                       5.649

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.649
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.649


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31695.in[1] (.names)                                                                                                         1.040     2.316
n31695.out[0] (.names)                                                                                                        0.261     2.577
n31691.in[3] (.names)                                                                                                         0.887     3.465
n31691.out[0] (.names)                                                                                                        0.235     3.700
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                     0.100     3.800
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                    0.261     4.061
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                            1.565     5.626
data arrival time                                                                                                                       5.626

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.626
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.626


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_46.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31769.in[1] (.names)                                                                                                         1.038     2.315
n31769.out[0] (.names)                                                                                                        0.261     2.576
n31765.in[3] (.names)                                                                                                         0.984     3.560
n31765.out[0] (.names)                                                                                                        0.235     3.795
matrix_multiplication^data_from_out_mat~35.in[2] (.names)                                                                     0.100     3.895
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                    0.235     4.130
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                            1.494     5.624
data arrival time                                                                                                                       5.624

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.624
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.624


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31906.in[0] (.names)                                                                                                         1.015     2.291
n31906.out[0] (.names)                                                                                                        0.261     2.552
n31905.in[3] (.names)                                                                                                         1.446     3.998
n31905.out[0] (.names)                                                                                                        0.235     4.233
matrix_multiplication^data_from_out_mat~45.in[1] (.names)                                                                     0.100     4.333
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                    0.261     4.594
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                            1.016     5.610
data arrival time                                                                                                                       5.610

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.610
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.610


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_43.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32174.in[2] (.names)                                                                                                         1.029     2.305
n32174.out[0] (.names)                                                                                                        0.235     2.540
n32173.in[4] (.names)                                                                                                         0.100     2.640
n32173.out[0] (.names)                                                                                                        0.235     2.875
matrix_multiplication^data_from_out_mat~63.in[1] (.names)                                                                     1.302     4.177
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                    0.235     4.412
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                            1.195     5.607
data arrival time                                                                                                                       5.607

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.607
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.607


#Path 55
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_14_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21396.in[1] (.names)                                                                     5.180     5.347
n21396.out[0] (.names)                                                                    0.235     5.582
matrix_multiplication^c_addr_muxed_14_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.582
data arrival time                                                                                   5.582

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_14_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.582
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.605


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31343.in[0] (.names)                                                                                                        1.017     2.294
n31343.out[0] (.names)                                                                                                       0.235     2.529
n31342.in[5] (.names)                                                                                                        0.100     2.629
n31342.out[0] (.names)                                                                                                       0.261     2.890
matrix_multiplication^data_from_out_mat~7.in[1] (.names)                                                                     1.435     4.325
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                    0.261     4.586
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                            1.017     5.602
data arrival time                                                                                                                      5.602

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.602
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.602


#Path 57
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_77_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19086.in[1] (.names)                                                                     5.173     5.340
n19086.out[0] (.names)                                                                    0.235     5.575
matrix_multiplication^c_addr_muxed_77_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.575
data arrival time                                                                                   5.575

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_77_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.575
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.598


#Path 58
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_46_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19926.in[1] (.names)                                                                     5.173     5.340
n19926.out[0] (.names)                                                                    0.235     5.575
matrix_multiplication^c_addr_muxed_46_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.575
data arrival time                                                                                   5.575

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_46_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.575
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.598


#Path 59
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_57_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19226.in[1] (.names)                                                                     5.173     5.340
n19226.out[0] (.names)                                                                    0.235     5.575
matrix_multiplication^c_addr_muxed_57_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.575
data arrival time                                                                                   5.575

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_57_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.575
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.598


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31549.in[0] (.names)                                                                                                         1.171     2.448
n31549.out[0] (.names)                                                                                                        0.235     2.683
n31548.in[5] (.names)                                                                                                         0.100     2.783
n31548.out[0] (.names)                                                                                                        0.261     3.044
matrix_multiplication^data_from_out_mat~21.in[0] (.names)                                                                     0.877     3.921
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                    0.261     4.182
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                            1.314     5.496
data arrival time                                                                                                                       5.496

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.496
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.496


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_06.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31716.in[2] (.names)                                                                                                         0.754     2.031
n31716.out[0] (.names)                                                                                                        0.235     2.266
n31715.in[5] (.names)                                                                                                         0.100     2.366
n31715.out[0] (.names)                                                                                                        0.261     2.627
matrix_multiplication^data_from_out_mat~32.in[1] (.names)                                                                     1.148     3.774
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                    0.261     4.035
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                            1.445     5.481
data arrival time                                                                                                                       5.481

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.481
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.481


#Path 62
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_45_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20556.in[1] (.names)                                                                     5.041     5.207
n20556.out[0] (.names)                                                                    0.235     5.442
matrix_multiplication^c_addr_muxed_45_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.442
data arrival time                                                                                   5.442

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_45_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.442
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.466


#Path 63
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_74_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20976.in[1] (.names)                                                                     5.041     5.207
n20976.out[0] (.names)                                                                    0.235     5.442
matrix_multiplication^c_addr_muxed_74_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.442
data arrival time                                                                                   5.442

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_74_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.442
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.466


#Path 64
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_34_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21256.in[1] (.names)                                                                     5.041     5.207
n21256.out[0] (.names)                                                                    0.235     5.442
matrix_multiplication^c_addr_muxed_34_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.442
data arrival time                                                                                   5.442

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_34_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.442
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.466


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31965.in[0] (.names)                                                                                                         0.766     2.043
n31965.out[0] (.names)                                                                                                        0.235     2.278
n31964.in[5] (.names)                                                                                                         0.100     2.378
n31964.out[0] (.names)                                                                                                        0.261     2.639
matrix_multiplication^data_from_out_mat~49.in[1] (.names)                                                                     1.437     4.076
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                    0.261     4.337
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                            1.113     5.450
data arrival time                                                                                                                       5.450

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.450
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.450


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31661.in[5] (.names)                                                                                                         1.171     2.447
n31661.out[0] (.names)                                                                                                        0.261     2.708
n31659.in[1] (.names)                                                                                                         1.312     4.021
n31659.out[0] (.names)                                                                                                        0.235     4.256
matrix_multiplication^data_from_out_mat~28.in[3] (.names)                                                                     0.100     4.356
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                    0.261     4.617
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                            0.795     5.411
data arrival time                                                                                                                       5.411

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.411
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.411


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31745.in[0] (.names)                                                                                                         1.154     2.431
n31745.out[0] (.names)                                                                                                        0.235     2.666
n31744.in[5] (.names)                                                                                                         0.100     2.766
n31744.out[0] (.names)                                                                                                        0.261     3.027
matrix_multiplication^data_from_out_mat~34.in[1] (.names)                                                                     1.152     4.179
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                    0.261     4.440
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                            0.951     5.391
data arrival time                                                                                                                       5.391

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.391
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.391


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_61.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32090.in[5] (.names)                                                                                                         1.178     2.455
n32090.out[0] (.names)                                                                                                        0.261     2.716
n32088.in[1] (.names)                                                                                                         1.039     3.755
n32088.out[0] (.names)                                                                                                        0.235     3.990
matrix_multiplication^data_from_out_mat~57.in[3] (.names)                                                                     0.100     4.090
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                    0.261     4.351
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                            1.038     5.389
data arrival time                                                                                                                       5.389

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.389
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.389


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31529.in[0] (.names)                                                                                                         1.035     2.311
n31529.out[0] (.names)                                                                                                        0.261     2.572
n31524.in[4] (.names)                                                                                                         1.303     3.875
n31524.out[0] (.names)                                                                                                        0.235     4.110
matrix_multiplication^data_from_out_mat~19.in[3] (.names)                                                                     0.100     4.210
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                    0.261     4.471
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                            0.891     5.362
data arrival time                                                                                                                       5.362

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.362
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.362


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_77.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31405.in[3] (.names)                                                                                                         1.164     2.440
n31405.out[0] (.names)                                                                                                        0.261     2.701
n31404.in[0] (.names)                                                                                                         1.045     3.747
n31404.out[0] (.names)                                                                                                        0.235     3.982
matrix_multiplication^data_from_out_mat~11.in[3] (.names)                                                                     0.100     4.082
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                    0.235     4.317
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                            1.033     5.349
data arrival time                                                                                                                       5.349

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.349
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.349


#Path 71
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_76_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19716.in[1] (.names)                                                                     4.900     5.066
n19716.out[0] (.names)                                                                    0.235     5.301
matrix_multiplication^c_addr_muxed_76_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.301
data arrival time                                                                                   5.301

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_76_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.325


#Path 72
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_67_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19156.in[1] (.names)                                                                     4.900     5.066
n19156.out[0] (.names)                                                                    0.235     5.301
matrix_multiplication^c_addr_muxed_67_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.301
data arrival time                                                                                   5.301

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_67_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.301
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.325


#Path 73
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_47_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19306.in[1] (.names)                                                                     4.895     5.061
n19306.out[0] (.names)                                                                    0.235     5.296
matrix_multiplication^c_addr_muxed_47_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.296
data arrival time                                                                                   5.296

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_47_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.296
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.320


#Path 74
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_44_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21196.in[1] (.names)                                                                     4.895     5.061
n21196.out[0] (.names)                                                                    0.235     5.296
matrix_multiplication^c_addr_muxed_44_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.296
data arrival time                                                                                   5.296

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_44_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.296
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.320


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_72.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_72.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_72.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n32053.in[3] (.names)                                                                                                         1.043     2.319
n32053.out[0] (.names)                                                                                                        0.261     2.580
n32052.in[3] (.names)                                                                                                         1.172     3.752
n32052.out[0] (.names)                                                                                                        0.235     3.987
matrix_multiplication^data_from_out_mat~55.in[0] (.names)                                                                     0.100     4.087
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                    0.261     4.348
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                            0.926     5.274
data arrival time                                                                                                                       5.274

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.274
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.274


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_40.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_40.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_40.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31367.in[5] (.names)                                                                                                        1.033     2.309
n31367.out[0] (.names)                                                                                                       0.261     2.570
n31363.in[3] (.names)                                                                                                        1.178     3.748
n31363.out[0] (.names)                                                                                                       0.235     3.983
matrix_multiplication^data_from_out_mat~8.in[2] (.names)                                                                     0.100     4.083
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                    0.235     4.318
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                            0.952     5.271
data arrival time                                                                                                                      5.271

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.271
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.271


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n31873.in[3] (.names)                                                                                                         0.893     2.170
n31873.out[0] (.names)                                                                                                        0.235     2.405
n31872.in[4] (.names)                                                                                                         0.100     2.505
n31872.out[0] (.names)                                                                                                        0.235     2.740
matrix_multiplication^data_from_out_mat~43.in[0] (.names)                                                                     1.158     3.898
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                    0.235     4.133
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                            1.080     5.213
data arrival time                                                                                                                       5.213

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.213
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.213


#Path 78
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n22066.in[0] (.names)                                                                     4.775     4.941
n22066.out[0] (.names)                                                                    0.235     5.176
matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE.D[0] (.latch)                         0.000     5.176
data arrival time                                                                                   5.176

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^b_addr_muxed_03_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.176
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.200


#Path 79
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_25_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20696.in[1] (.names)                                                                     4.765     4.931
n20696.out[0] (.names)                                                                    0.235     5.166
matrix_multiplication^c_addr_muxed_25_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.166
data arrival time                                                                                   5.166

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_25_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.166
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.190


#Path 80
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_14_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21406.in[1] (.names)                                                                     4.756     4.922
n21406.out[0] (.names)                                                                    0.235     5.157
matrix_multiplication^c_addr_muxed_14_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.157
data arrival time                                                                                   5.157

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_14_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.157
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.181


#Path 81
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_46_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19936.in[1] (.names)                                                                     4.752     4.919
n19936.out[0] (.names)                                                                    0.235     5.154
matrix_multiplication^c_addr_muxed_46_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.154
data arrival time                                                                                   5.154

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_46_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.154
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.177


#Path 82
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_57_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19236.in[1] (.names)                                                                     4.752     4.919
n19236.out[0] (.names)                                                                    0.235     5.154
matrix_multiplication^c_addr_muxed_57_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.154
data arrival time                                                                                   5.154

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_57_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.154
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.177


#Path 83
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_77_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19096.in[1] (.names)                                                                     4.749     4.915
n19096.out[0] (.names)                                                                    0.235     5.150
matrix_multiplication^c_addr_muxed_77_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.150
data arrival time                                                                                   5.150

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_77_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.150
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.174


#Path 84
Startpoint: matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_26_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~6_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20086.in[1] (.names)                                                                     4.652     4.819
n20086.out[0] (.names)                                                                    0.235     5.054
matrix_multiplication^c_addr_muxed_26_reg~6_FF_NODE.D[0] (.latch)                         0.000     5.054
data arrival time                                                                                   5.054

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_26_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.054
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.077


#Path 85
Startpoint: matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~6_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21976.in[1] (.names)                                                                     4.652     4.819
n21976.out[0] (.names)                                                                    0.235     5.054
matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE.D[0] (.latch)                         0.000     5.054
data arrival time                                                                                   5.054

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_23_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.054
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.077


#Path 86
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_70_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n23536.in[1] (.names)                                                                     4.635     4.801
n23536.out[0] (.names)                                                                    0.235     5.036
matrix_multiplication^c_addr_muxed_70_reg~1_FF_NODE.D[0] (.latch)                         0.000     5.036
data arrival time                                                                                   5.036

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_70_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.036
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.060


#Path 87
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_70_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n23466.in[0] (.names)                                                                     4.635     4.801
n23466.out[0] (.names)                                                                    0.235     5.036
matrix_multiplication^a_addr_muxed_70_reg~1_FF_NODE.D[0] (.latch)                         0.000     5.036
data arrival time                                                                                   5.036

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^a_addr_muxed_70_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.036
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.060


#Path 88
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_24_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21326.in[1] (.names)                                                                     4.625     4.791
n21326.out[0] (.names)                                                                    0.235     5.026
matrix_multiplication^c_addr_muxed_24_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.026
data arrival time                                                                                   5.026

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_24_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.026
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.050


#Path 89
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21886.in[1] (.names)                                                                     4.625     4.791
n21886.out[0] (.names)                                                                    0.235     5.026
matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE.D[0] (.latch)                         0.000     5.026
data arrival time                                                                                   5.026

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_33_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.026
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.050


#Path 90
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_34_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n21266.in[1] (.names)                                                                     4.616     4.783
n21266.out[0] (.names)                                                                    0.235     5.018
matrix_multiplication^c_addr_muxed_34_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.018
data arrival time                                                                                   5.018

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_34_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.018
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.041


#Path 91
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_74_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20986.in[1] (.names)                                                                     4.616     4.783
n20986.out[0] (.names)                                                                    0.235     5.018
matrix_multiplication^c_addr_muxed_74_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.018
data arrival time                                                                                   5.018

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_74_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.018
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.041


#Path 92
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_45_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20566.in[1] (.names)                                                                     4.616     4.783
n20566.out[0] (.names)                                                                    0.235     5.018
matrix_multiplication^c_addr_muxed_45_reg~5_FF_NODE.D[0] (.latch)                         0.000     5.018
data arrival time                                                                                   5.018

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_45_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -5.018
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -5.041


#Path 93
Startpoint: matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_16_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~6_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20156.in[1] (.names)                                                                     4.512     4.679
n20156.out[0] (.names)                                                                    0.235     4.914
matrix_multiplication^c_addr_muxed_16_reg~6_FF_NODE.D[0] (.latch)                         0.000     4.914
data arrival time                                                                                   4.914

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_16_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.914
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.937


#Path 94
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_65_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20416.in[1] (.names)                                                                     4.492     4.659
n20416.out[0] (.names)                                                                    0.235     4.894
matrix_multiplication^c_addr_muxed_65_reg~4_FF_NODE.D[0] (.latch)                         0.000     4.894
data arrival time                                                                                   4.894

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_65_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.894
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.917


#Path 95
Startpoint: matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_75_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~4_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~4_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n20346.in[1] (.names)                                                                     4.492     4.659
n20346.out[0] (.names)                                                                    0.235     4.894
matrix_multiplication^c_addr_muxed_75_reg~4_FF_NODE.D[0] (.latch)                         0.000     4.894
data arrival time                                                                                   4.894

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_75_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.894
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.917


#Path 96
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_67_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19166.in[1] (.names)                                                                     4.475     4.642
n19166.out[0] (.names)                                                                    0.235     4.877
matrix_multiplication^c_addr_muxed_67_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.877
data arrival time                                                                                   4.877

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_67_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.877
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.900


#Path 97
Startpoint: matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_76_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~5_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n19726.in[1] (.names)                                                                     4.475     4.642
n19726.out[0] (.names)                                                                    0.235     4.877
matrix_multiplication^c_addr_muxed_76_reg~5_FF_NODE.D[0] (.latch)                         0.000     4.877
data arrival time                                                                                   4.877

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^c_addr_muxed_76_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.877
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.900


#Path 98
Startpoint: matrix_multiplication^data_pi~37.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_05.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~37.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_05.single_port_ram+u_single_port_ram^out~37.data[0] (single_port_ram)                       4.410     4.410
data arrival time                                                                                                                        4.410

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_05.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -4.410
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.877


#Path 99
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_04^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                   0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_04^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       4.731     4.731
data arrival time                                                                                                                                                                                4.731

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_04^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.094    -0.052
data required time                                                                                                                                                                              -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.052
data arrival time                                                                                                                                                                               -4.731
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -4.782


#Path 100
Startpoint: matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^a_addr_muxed_60_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^addr_pi_reg~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication^addr_pi_reg~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n23606.in[0] (.names)                                                                     4.356     4.522
n23606.out[0] (.names)                                                                    0.235     4.757
matrix_multiplication^a_addr_muxed_60_reg~1_FF_NODE.D[0] (.latch)                         0.000     4.757
data arrival time                                                                                   4.757

clock matrix_multiplication^clk (rise edge)                                               0.000     0.000
clock source latency                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                               0.000     0.000
matrix_multiplication^a_addr_muxed_60_reg~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                         0.000     0.042
cell setup time                                                                          -0.066    -0.024
data required time                                                                                 -0.024
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.024
data arrival time                                                                                  -4.757
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -4.781


#End of timing report
