Time_Left:
# 8 meetings before submission

Working_ON:
# DEBUGING

# just get all signal from the Tracer？？？

Small_to:
# make a vector to maintain unreachable state

TO_BE_DEDISCUSS:
# Write a new preprocessing code
## Automatic layer analysis 
## Automatic Signal copyer
## Automatic variables poicker for sygus 

# Support for different test benchmarks

# Support for multiply layers of design



# Evalute the assertions
##   Mutate the verilog circut and check the assertion is violate

To_Do:
# add support for bv value

Future:


Sideway_Work: 
##  unbound checking
##  liveness property