Warning: Design 'edge_detection_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : edge_detection_top
Version: K-2015.06-SP5-6
Date   : Tue Dec  1 03:08:09 2020
****************************************

Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top

  Startpoint: iVidGen/q_pix_data_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: O_PIX_DATA[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  iVidGen/q_pix_data_reg[23]/CLK (DFFQX1)                 0.00       0.00 r
  iVidGen/q_pix_data_reg[23]/Q (DFFQX1)                   0.12       0.12 f
  iVidGen/U68/Z (MUX2X1)                                  0.18       0.31 f
  iVidGen/O_PIX_DATA[23] (video_timing_gen_05f_08f_30f_31f_002_023_203_20d)
                                                          0.00       0.31 f
  O_PIX_DATA[23] (out)                                    0.00       0.31 f
  data arrival time                                                  0.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
