$date
	Fri Sep 01 09:36:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadd_tb $end
$var wire 1 ! cy $end
$var wire 1 " ss $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$scope module add1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$scope module x0 $end
$var wire 1 " i0 $end
$var wire 1 % i1 $end
$var wire 1 & o4 $end
$upscope $end
$scope module a0 $end
$var wire 1 ! i0 $end
$var wire 1 % i1 $end
$var wire 1 & o2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
z"
z!
$end
#5
1$
#10
0$
1#
1%
#15
1$
