

================================================================
== Vivado HLS Report for 'call_Loop_LB2D_shift'
================================================================
* Date:           Sun Mar 15 16:57:17 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.90|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LB2D_shift      |   14|   14|         7|          -|          -|     2|    no    |
        | + LB1D_shiftreg  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      25|     31|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      64|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    118|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |i_fu_131_p2                       |     +    |      0|  14|   9|           3|           1|
    |n1_1_fu_119_p2                    |     +    |      0|  11|   8|           2|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |icmp_fu_147_p2                    |   icmp   |      0|   0|   1|           2|           1|
    |tmp_4_fu_125_p2                   |   icmp   |      0|   0|   2|           3|           4|
    |tmp_9_fu_113_p2                   |   icmp   |      0|   0|   1|           2|           3|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  25|  31|          17|          17|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |i_0_i_i_reg_102               |   9|          2|    3|          6|
    |n1_reg_91                     |   9|          2|    2|          4|
    |out_stream_V_value_V_blk_n    |   9|          2|    1|          2|
    |slice_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  87|         18|   10|         24|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |buffer_0_value_V_fu_74   |  24|   0|   24|          0|
    |buffer_1_value_V_fu_70   |  24|   0|   24|          0|
    |i_0_i_i_reg_102          |   3|   0|    3|          0|
    |icmp_reg_298             |   1|   0|    1|          0|
    |n1_1_reg_284             |   2|   0|    2|          0|
    |n1_reg_91                |   2|   0|    2|          0|
    |tmp_4_reg_289            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  call_Loop_LB2D_shift  | return value |
|slice_stream_V_value_V_dout     |  in |   24|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|slice_stream_V_value_V_read     | out |    1|   ap_fifo  | slice_stream_V_value_V |    pointer   |
|out_stream_V_value_V_din        | out |   72|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_full_n     |  in |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
|out_stream_V_value_V_write      | out |    1|   ap_fifo  |  out_stream_V_value_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_9)
3 --> 
	5  / (tmp_4)
	4  / (!tmp_4)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: buffer_1_value_V (3)  [1/1] 0.00ns
newFuncRoot:0  %buffer_1_value_V = alloca i24

ST_1: buffer_0_value_V (4)  [1/1] 0.00ns
newFuncRoot:1  %buffer_0_value_V = alloca i24

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecMemCore(i24* %slice_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecMemCore(i72* %out_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (7)  [1/1] 0.00ns
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i24* %slice_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (8)  [1/1] 0.00ns
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i72* %out_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (9)  [1/1] 1.59ns
newFuncRoot:6  br label %.preheader


 <State 2>: 4.14ns
ST_2: n1 (11)  [1/1] 0.00ns
.preheader:0  %n1 = phi i2 [ %n1_1, %"linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit" ], [ 0, %newFuncRoot ]

ST_2: tmp_9 (12)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:1  %tmp_9 = icmp eq i2 %n1, -2

ST_2: empty (13)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_2: n1_1 (14)  [1/1] 2.17ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:3  %n1_1 = add i2 %n1, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
.preheader:4  br i1 %tmp_9, label %.exitStub, label %1

ST_2: StgValue_18 (17)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind

ST_2: tmp_3 (18)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str20)

ST_2: StgValue_20 (19)  [1/1] 1.59ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  br label %0

ST_2: StgValue_21 (59)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 2.26ns
ST_3: i_0_i_i (21)  [1/1] 0.00ns
:0  %i_0_i_i = phi i3 [ 0, %1 ], [ %i, %._crit_edge.i.i ]

ST_3: tmp_4 (22)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_4 = icmp eq i3 %i_0_i_i, -4

ST_3: empty_19 (23)  [1/1] 0.00ns
:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: i (24)  [1/1] 2.26ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %i = add i3 %i_0_i_i, 1

ST_3: StgValue_26 (25)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  br i1 %tmp_4, label %"linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit", label %2

ST_3: tmp (31)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:4  %tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_0_i_i, i32 1, i32 2)

ST_3: icmp (32)  [1/1] 2.07ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:5  %icmp = icmp eq i2 %tmp, 0

ST_3: StgValue_29 (33)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:42->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:6  br i1 %icmp, label %._crit_edge.i.i, label %.preheader.i.i.preheader.0


 <State 4>: 4.90ns
ST_4: StgValue_30 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str21) nounwind

ST_4: tmp_7 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str21)

ST_4: StgValue_32 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:35->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: tmp_value_V_1 (30)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
:3  %tmp_value_V_1 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %slice_stream_V_value_V)

ST_4: buffer_1_value_V_lo_1 (35)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:0  %buffer_1_value_V_lo_1 = load i24* %buffer_1_value_V

ST_4: buffer_0_value_V_lo (36)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:1  %buffer_0_value_V_lo = load i24* %buffer_0_value_V

ST_4: tmp_1 (37)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:2  %tmp_1 = trunc i24 %buffer_0_value_V_lo to i8

ST_4: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:3  %tmp_2 = trunc i24 %buffer_1_value_V_lo_1 to i8

ST_4: tmp_5 (39)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:4  %tmp_5 = trunc i24 %tmp_value_V_1 to i8

ST_4: p_Result_5_1 (40)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:5  %p_Result_5_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_0_value_V_lo, i32 8, i32 15)

ST_4: p_Result_5_1_1 (41)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:6  %p_Result_5_1_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_1_value_V_lo_1, i32 8, i32 15)

ST_4: p_Result_5_1_2 (42)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:7  %p_Result_5_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_value_V_1, i32 8, i32 15)

ST_4: p_Result_5_2 (43)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:8  %p_Result_5_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_0_value_V_lo, i32 16, i32 23)

ST_4: p_Result_5_2_1 (44)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:9  %p_Result_5_2_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %buffer_1_value_V_lo_1, i32 16, i32 23)

ST_4: p_Result_5_2_2 (45)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:10  %p_Result_5_2_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_value_V_1, i32 16, i32 23)

ST_4: tmp_value_V (46)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:50->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:11  %tmp_value_V = call i72 @_ssdm_op_BitConcatenate.i72.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %p_Result_5_2_2, i8 %p_Result_5_2_1, i8 %p_Result_5_2, i8 %p_Result_5_1_2, i8 %p_Result_5_1_1, i8 %p_Result_5_1, i8 %tmp_5, i8 %tmp_2, i8 %tmp_1)

ST_4: StgValue_46 (47)  [1/1] 2.45ns  loc: ../../../lib_files/Linebuffer.h:52->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %out_stream_V_value_V, i72 %tmp_value_V)

ST_4: StgValue_47 (48)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:53->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
.preheader.i.i.preheader.0:13  br label %._crit_edge.i.i

ST_4: buffer_1_value_V_lo (50)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:0  %buffer_1_value_V_lo = load i24* %buffer_1_value_V

ST_4: empty_20 (51)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:54->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str21, i32 %tmp_7)

ST_4: StgValue_50 (52)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:75->../../../lib_files/Linebuffer.h:37->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:2  store i24 %buffer_1_value_V_lo, i24* %buffer_0_value_V

ST_4: StgValue_51 (53)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:40->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:3  store i24 %tmp_value_V_1, i24* %buffer_1_value_V

ST_4: StgValue_52 (54)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:32->../../../lib_files/Linebuffer.h:143->../../../lib_files/Linebuffer.h:217
._crit_edge.i.i:4  br label %0


 <State 5>: 0.00ns
ST_5: empty_18 (56)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:218
linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str20, i32 %tmp_3)

ST_5: StgValue_54 (57)  [1/1] 0.00ns  loc: ../../../lib_files/Linebuffer.h:216
linebuffer_1D<4ul, 3ul, 1ul, 1ul, 1ul, 3ul, unsigned char>.exit:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ slice_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer_1_value_V      (alloca           ) [ 001111]
buffer_0_value_V      (alloca           ) [ 001111]
StgValue_8            (specmemcore      ) [ 000000]
StgValue_9            (specmemcore      ) [ 000000]
StgValue_10           (specinterface    ) [ 000000]
StgValue_11           (specinterface    ) [ 000000]
StgValue_12           (br               ) [ 011111]
n1                    (phi              ) [ 001000]
tmp_9                 (icmp             ) [ 001111]
empty                 (speclooptripcount) [ 000000]
n1_1                  (add              ) [ 011111]
StgValue_17           (br               ) [ 000000]
StgValue_18           (specloopname     ) [ 000000]
tmp_3                 (specregionbegin  ) [ 000111]
StgValue_20           (br               ) [ 001111]
StgValue_21           (ret              ) [ 000000]
i_0_i_i               (phi              ) [ 000100]
tmp_4                 (icmp             ) [ 001111]
empty_19              (speclooptripcount) [ 000000]
i                     (add              ) [ 001111]
StgValue_26           (br               ) [ 000000]
tmp                   (partselect       ) [ 000000]
icmp                  (icmp             ) [ 000110]
StgValue_29           (br               ) [ 000000]
StgValue_30           (specloopname     ) [ 000000]
tmp_7                 (specregionbegin  ) [ 000000]
StgValue_32           (specpipeline     ) [ 000000]
tmp_value_V_1         (read             ) [ 000000]
buffer_1_value_V_lo_1 (load             ) [ 000000]
buffer_0_value_V_lo   (load             ) [ 000000]
tmp_1                 (trunc            ) [ 000000]
tmp_2                 (trunc            ) [ 000000]
tmp_5                 (trunc            ) [ 000000]
p_Result_5_1          (partselect       ) [ 000000]
p_Result_5_1_1        (partselect       ) [ 000000]
p_Result_5_1_2        (partselect       ) [ 000000]
p_Result_5_2          (partselect       ) [ 000000]
p_Result_5_2_1        (partselect       ) [ 000000]
p_Result_5_2_2        (partselect       ) [ 000000]
tmp_value_V           (bitconcatenate   ) [ 000000]
StgValue_46           (write            ) [ 000000]
StgValue_47           (br               ) [ 000000]
buffer_1_value_V_lo   (load             ) [ 000000]
empty_20              (specregionend    ) [ 000000]
StgValue_50           (store            ) [ 000000]
StgValue_51           (store            ) [ 000000]
StgValue_52           (br               ) [ 001111]
empty_18              (specregionend    ) [ 000000]
StgValue_54           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="slice_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slice_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i8.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i72P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_1_value_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_value_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buffer_0_value_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_0_value_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_value_V_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_1/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_46_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="72" slack="0"/>
<pin id="87" dir="0" index="2" bw="72" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="91" class="1005" name="n1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="1"/>
<pin id="93" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n1 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="n1_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n1/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_0_i_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_0_i_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_9_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="n1_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n1_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="3" slack="0"/>
<pin id="142" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buffer_1_value_V_lo_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="3"/>
<pin id="155" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_value_V_lo_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer_0_value_V_lo_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="3"/>
<pin id="158" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_0_value_V_lo/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Result_5_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="24" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_5_1_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="5" slack="0"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_1_1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Result_5_1_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="5" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_1_2/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_5_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="24" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_2/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_5_2_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="24" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_2_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Result_5_2_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="24" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_2_2/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_value_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="72" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="8" slack="0"/>
<pin id="235" dir="0" index="3" bw="8" slack="0"/>
<pin id="236" dir="0" index="4" bw="8" slack="0"/>
<pin id="237" dir="0" index="5" bw="8" slack="0"/>
<pin id="238" dir="0" index="6" bw="8" slack="0"/>
<pin id="239" dir="0" index="7" bw="8" slack="0"/>
<pin id="240" dir="0" index="8" bw="8" slack="0"/>
<pin id="241" dir="0" index="9" bw="8" slack="0"/>
<pin id="242" dir="1" index="10" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_value_V/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buffer_1_value_V_lo_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="3"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_value_V_lo/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="StgValue_50_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="3"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_51_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="3"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="buffer_1_value_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="3"/>
<pin id="269" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="buffer_1_value_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="buffer_0_value_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="3"/>
<pin id="276" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0_value_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_9_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="284" class="1005" name="n1_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n1_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="66" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="95" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="95" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="106" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="106" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="106" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="78" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="156" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="153" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="78" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="156" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="153" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="78" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="244"><net_src comp="221" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="211" pin="4"/><net_sink comp="231" pin=2"/></net>

<net id="246"><net_src comp="201" pin="4"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="191" pin="4"/><net_sink comp="231" pin=4"/></net>

<net id="248"><net_src comp="181" pin="4"/><net_sink comp="231" pin=5"/></net>

<net id="249"><net_src comp="171" pin="4"/><net_sink comp="231" pin=6"/></net>

<net id="250"><net_src comp="167" pin="1"/><net_sink comp="231" pin=7"/></net>

<net id="251"><net_src comp="163" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="252"><net_src comp="159" pin="1"/><net_sink comp="231" pin=9"/></net>

<net id="253"><net_src comp="231" pin="10"/><net_sink comp="84" pin=2"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="78" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="70" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="277"><net_src comp="74" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="283"><net_src comp="113" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="119" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="292"><net_src comp="125" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="131" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="301"><net_src comp="147" pin="2"/><net_sink comp="298" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_value_V | {4 }
 - Input state : 
	Port: call_Loop_LB2D_shift : slice_stream_V_value_V | {4 }
	Port: call_Loop_LB2D_shift : out_stream_V_value_V | {}
  - Chain level:
	State 1
	State 2
		tmp_9 : 1
		n1_1 : 1
		StgValue_17 : 2
	State 3
		tmp_4 : 1
		i : 1
		StgValue_26 : 2
		tmp : 1
		icmp : 2
		StgValue_29 : 3
	State 4
		tmp_1 : 1
		tmp_2 : 1
		p_Result_5_1 : 1
		p_Result_5_1_1 : 1
		p_Result_5_2 : 1
		p_Result_5_2_1 : 1
		tmp_value_V : 2
		StgValue_46 : 3
		empty_20 : 1
		StgValue_50 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        n1_1_fu_119       |    11   |    8    |
|          |         i_fu_131         |    14   |    9    |
|----------|--------------------------|---------|---------|
|          |       tmp_9_fu_113       |    0    |    1    |
|   icmp   |       tmp_4_fu_125       |    0    |    1    |
|          |        icmp_fu_147       |    0    |    1    |
|----------|--------------------------|---------|---------|
|   read   | tmp_value_V_1_read_fu_78 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_46_write_fu_84 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_137        |    0    |    0    |
|          |    p_Result_5_1_fu_171   |    0    |    0    |
|          |   p_Result_5_1_1_fu_181  |    0    |    0    |
|partselect|   p_Result_5_1_2_fu_191  |    0    |    0    |
|          |    p_Result_5_2_fu_201   |    0    |    0    |
|          |   p_Result_5_2_1_fu_211  |    0    |    0    |
|          |   p_Result_5_2_2_fu_221  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_159       |    0    |    0    |
|   trunc  |       tmp_2_fu_163       |    0    |    0    |
|          |       tmp_5_fu_167       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|    tmp_value_V_fu_231    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    25   |    20   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|buffer_0_value_V_reg_274|   24   |
|buffer_1_value_V_reg_267|   24   |
|     i_0_i_i_reg_102    |    3   |
|        i_reg_293       |    3   |
|      icmp_reg_298      |    1   |
|      n1_1_reg_284      |    2   |
|        n1_reg_91       |    2   |
|      tmp_4_reg_289     |    1   |
|      tmp_9_reg_280     |    1   |
+------------------------+--------+
|          Total         |   61   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   25   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   61   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   20   |
+-----------+--------+--------+
