
isr_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000350  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004e8  080004e8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004e8  080004e8  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080004e8  080004e8  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004e8  080004e8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004e8  080004e8  000014e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004ec  080004ec  000014ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004f0  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004f4  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004f4  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001882  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005bd  00000000  00000000  000038b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00003e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000151  00000000  00000000  00004058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f53  00000000  00000000  000041a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000221d  00000000  00000000  000180fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080ac8  00000000  00000000  0001a319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009ade1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005b4  00000000  00000000  0009ae24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0009b3d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080004d0 	.word	0x080004d0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080004d0 	.word	0x080004d0

080001d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	db0b      	blt.n	8000202 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	f003 021f 	and.w	r2, r3, #31
 80001f0:	4907      	ldr	r1, [pc, #28]	@ (8000210 <__NVIC_EnableIRQ+0x38>)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	095b      	lsrs	r3, r3, #5
 80001f8:	2001      	movs	r0, #1
 80001fa:	fa00 f202 	lsl.w	r2, r0, r2
 80001fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000e100 	.word	0xe000e100

08000214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	4603      	mov	r3, r0
 800021c:	6039      	str	r1, [r7, #0]
 800021e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000224:	2b00      	cmp	r3, #0
 8000226:	db0a      	blt.n	800023e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	b2da      	uxtb	r2, r3
 800022c:	490c      	ldr	r1, [pc, #48]	@ (8000260 <__NVIC_SetPriority+0x4c>)
 800022e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000232:	0112      	lsls	r2, r2, #4
 8000234:	b2d2      	uxtb	r2, r2
 8000236:	440b      	add	r3, r1
 8000238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800023c:	e00a      	b.n	8000254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	b2da      	uxtb	r2, r3
 8000242:	4908      	ldr	r1, [pc, #32]	@ (8000264 <__NVIC_SetPriority+0x50>)
 8000244:	79fb      	ldrb	r3, [r7, #7]
 8000246:	f003 030f 	and.w	r3, r3, #15
 800024a:	3b04      	subs	r3, #4
 800024c:	0112      	lsls	r2, r2, #4
 800024e:	b2d2      	uxtb	r2, r2
 8000250:	440b      	add	r3, r1
 8000252:	761a      	strb	r2, [r3, #24]
}
 8000254:	bf00      	nop
 8000256:	370c      	adds	r7, #12
 8000258:	46bd      	mov	sp, r7
 800025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025e:	4770      	bx	lr
 8000260:	e000e100 	.word	0xe000e100
 8000264:	e000ed00 	.word	0xe000ed00

08000268 <main>:
#include "stm32f4xx.h"  // Change based on your STM32 series

void GPIO_Config(void);
void EXTI9_5_IRQHandler(void);

int main(void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
    GPIO_Config();  // Configure GPIO and Interrupt
 800026c:	f000 f802 	bl	8000274 <GPIO_Config>

    while (1) {
 8000270:	bf00      	nop
 8000272:	e7fd      	b.n	8000270 <main+0x8>

08000274 <GPIO_Config>:
        // Main loop does nothing; LED control happens in interrupt
    }
}

void GPIO_Config(void) {
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
    // Enable Clocks for GPIOC and GPIOA
    RCC->AHB1ENR |= (1 << 2);  // Enable clock for GPIOC
 8000278:	4b28      	ldr	r3, [pc, #160]	@ (800031c <GPIO_Config+0xa8>)
 800027a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800027c:	4a27      	ldr	r2, [pc, #156]	@ (800031c <GPIO_Config+0xa8>)
 800027e:	f043 0304 	orr.w	r3, r3, #4
 8000282:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= (1 << 0);  // Enable clock for GPIOA
 8000284:	4b25      	ldr	r3, [pc, #148]	@ (800031c <GPIO_Config+0xa8>)
 8000286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000288:	4a24      	ldr	r2, [pc, #144]	@ (800031c <GPIO_Config+0xa8>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= (1 << 14); // Enable clock for SYSCFG (for EXTI)
 8000290:	4b22      	ldr	r3, [pc, #136]	@ (800031c <GPIO_Config+0xa8>)
 8000292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000294:	4a21      	ldr	r2, [pc, #132]	@ (800031c <GPIO_Config+0xa8>)
 8000296:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800029a:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure PA8 as output
    GPIOA->MODER |= (1 << 16);  // Set PA8 as output (MODER8[1:0] = 01)
 800029c:	4b20      	ldr	r3, [pc, #128]	@ (8000320 <GPIO_Config+0xac>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a1f      	ldr	r2, [pc, #124]	@ (8000320 <GPIO_Config+0xac>)
 80002a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002a6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(1 << 17); // Keep the second bit 0
 80002a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000320 <GPIO_Config+0xac>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1c      	ldr	r2, [pc, #112]	@ (8000320 <GPIO_Config+0xac>)
 80002ae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80002b2:	6013      	str	r3, [r2, #0]

    // Configure PC9 as input
    GPIOC->MODER &= ~(3 << 18); // Clear bits (MODER9[1:0] = 00 for input)
 80002b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000324 <GPIO_Config+0xb0>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000324 <GPIO_Config+0xb0>)
 80002ba:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80002be:	6013      	str	r3, [r2, #0]

    // Enable Pull-up for PC9
    GPIOC->PUPDR |= (1 << 18);  // Set PC9 as PULL-UP (PUPDR9[1:0] = 01)
 80002c0:	4b18      	ldr	r3, [pc, #96]	@ (8000324 <GPIO_Config+0xb0>)
 80002c2:	68db      	ldr	r3, [r3, #12]
 80002c4:	4a17      	ldr	r2, [pc, #92]	@ (8000324 <GPIO_Config+0xb0>)
 80002c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002ca:	60d3      	str	r3, [r2, #12]
    GPIOC->PUPDR &= ~(1 << 19); // Keep the second bit 0
 80002cc:	4b15      	ldr	r3, [pc, #84]	@ (8000324 <GPIO_Config+0xb0>)
 80002ce:	68db      	ldr	r3, [r3, #12]
 80002d0:	4a14      	ldr	r2, [pc, #80]	@ (8000324 <GPIO_Config+0xb0>)
 80002d2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80002d6:	60d3      	str	r3, [r2, #12]

    // Configure EXTI for PC9
    SYSCFG->EXTICR[2] |= (2 << 4); // Map EXTI9 to GPIOC
 80002d8:	4b13      	ldr	r3, [pc, #76]	@ (8000328 <GPIO_Config+0xb4>)
 80002da:	691b      	ldr	r3, [r3, #16]
 80002dc:	4a12      	ldr	r2, [pc, #72]	@ (8000328 <GPIO_Config+0xb4>)
 80002de:	f043 0320 	orr.w	r3, r3, #32
 80002e2:	6113      	str	r3, [r2, #16]
    EXTI->IMR |= (1 << 9);         // Enable EXTI9 interrupt
 80002e4:	4b11      	ldr	r3, [pc, #68]	@ (800032c <GPIO_Config+0xb8>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a10      	ldr	r2, [pc, #64]	@ (800032c <GPIO_Config+0xb8>)
 80002ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002ee:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= (1 << 9);        // Trigger on Falling Edge (Button Press)
 80002f0:	4b0e      	ldr	r3, [pc, #56]	@ (800032c <GPIO_Config+0xb8>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	4a0d      	ldr	r2, [pc, #52]	@ (800032c <GPIO_Config+0xb8>)
 80002f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002fa:	60d3      	str	r3, [r2, #12]
    EXTI->RTSR |= (1 << 9);        // Trigger on Rising Edge (Button Release)
 80002fc:	4b0b      	ldr	r3, [pc, #44]	@ (800032c <GPIO_Config+0xb8>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	4a0a      	ldr	r2, [pc, #40]	@ (800032c <GPIO_Config+0xb8>)
 8000302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000306:	6093      	str	r3, [r2, #8]

    // Enable EXTI9_5 interrupt in NVIC
    NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000308:	2017      	movs	r0, #23
 800030a:	f7ff ff65 	bl	80001d8 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI9_5_IRQn, 2);
 800030e:	2102      	movs	r1, #2
 8000310:	2017      	movs	r0, #23
 8000312:	f7ff ff7f 	bl	8000214 <__NVIC_SetPriority>
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40020000 	.word	0x40020000
 8000324:	40020800 	.word	0x40020800
 8000328:	40013800 	.word	0x40013800
 800032c:	40013c00 	.word	0x40013c00

08000330 <EXTI9_5_IRQHandler>:

// Interrupt handler for EXTI Line 9 (PC9)
void EXTI9_5_IRQHandler(void) {
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1 << 9)) {  // Check if EXTI9 is triggered
 8000334:	4b11      	ldr	r3, [pc, #68]	@ (800037c <EXTI9_5_IRQHandler+0x4c>)
 8000336:	695b      	ldr	r3, [r3, #20]
 8000338:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800033c:	2b00      	cmp	r3, #0
 800033e:	d018      	beq.n	8000372 <EXTI9_5_IRQHandler+0x42>
        EXTI->PR |= (1 << 9);   // Clear the interrupt flag
 8000340:	4b0e      	ldr	r3, [pc, #56]	@ (800037c <EXTI9_5_IRQHandler+0x4c>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	4a0d      	ldr	r2, [pc, #52]	@ (800037c <EXTI9_5_IRQHandler+0x4c>)
 8000346:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800034a:	6153      	str	r3, [r2, #20]

        if (GPIOC->IDR & (1 << 9)) {  // If switch is released
 800034c:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <EXTI9_5_IRQHandler+0x50>)
 800034e:	691b      	ldr	r3, [r3, #16]
 8000350:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000354:	2b00      	cmp	r3, #0
 8000356:	d006      	beq.n	8000366 <EXTI9_5_IRQHandler+0x36>
            GPIOA->BSRR |= (1 << 24); // Turn OFF LED (Reset PA8)
 8000358:	4b0a      	ldr	r3, [pc, #40]	@ (8000384 <EXTI9_5_IRQHandler+0x54>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a09      	ldr	r2, [pc, #36]	@ (8000384 <EXTI9_5_IRQHandler+0x54>)
 800035e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000362:	6193      	str	r3, [r2, #24]
        } else {  // If switch is pressed
            GPIOA->BSRR |= (1 << 8);  // Turn ON LED (Set PA8)
        }
    }
}
 8000364:	e005      	b.n	8000372 <EXTI9_5_IRQHandler+0x42>
            GPIOA->BSRR |= (1 << 8);  // Turn ON LED (Set PA8)
 8000366:	4b07      	ldr	r3, [pc, #28]	@ (8000384 <EXTI9_5_IRQHandler+0x54>)
 8000368:	699b      	ldr	r3, [r3, #24]
 800036a:	4a06      	ldr	r2, [pc, #24]	@ (8000384 <EXTI9_5_IRQHandler+0x54>)
 800036c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000370:	6193      	str	r3, [r2, #24]
}
 8000372:	bf00      	nop
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	40013c00 	.word	0x40013c00
 8000380:	40020800 	.word	0x40020800
 8000384:	40020000 	.word	0x40020000

08000388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800038c:	bf00      	nop
 800038e:	e7fd      	b.n	800038c <NMI_Handler+0x4>

08000390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000394:	bf00      	nop
 8000396:	e7fd      	b.n	8000394 <HardFault_Handler+0x4>

08000398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800039c:	bf00      	nop
 800039e:	e7fd      	b.n	800039c <MemManage_Handler+0x4>

080003a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a4:	bf00      	nop
 80003a6:	e7fd      	b.n	80003a4 <BusFault_Handler+0x4>

080003a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ac:	bf00      	nop
 80003ae:	e7fd      	b.n	80003ac <UsageFault_Handler+0x4>

080003b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003be:	b480      	push	{r7}
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr

080003cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr

080003da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003da:	b580      	push	{r7, lr}
 80003dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003de:	f000 f83f 	bl	8000460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
	...

080003e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003ec:	4b06      	ldr	r3, [pc, #24]	@ (8000408 <SystemInit+0x20>)
 80003ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003f2:	4a05      	ldr	r2, [pc, #20]	@ (8000408 <SystemInit+0x20>)
 80003f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	e000ed00 	.word	0xe000ed00

0800040c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800040c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000444 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000410:	f7ff ffea 	bl	80003e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000414:	480c      	ldr	r0, [pc, #48]	@ (8000448 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000416:	490d      	ldr	r1, [pc, #52]	@ (800044c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000418:	4a0d      	ldr	r2, [pc, #52]	@ (8000450 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800041a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800041c:	e002      	b.n	8000424 <LoopCopyDataInit>

0800041e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000422:	3304      	adds	r3, #4

08000424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000428:	d3f9      	bcc.n	800041e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800042a:	4a0a      	ldr	r2, [pc, #40]	@ (8000454 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800042c:	4c0a      	ldr	r4, [pc, #40]	@ (8000458 <LoopFillZerobss+0x22>)
  movs r3, #0
 800042e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000430:	e001      	b.n	8000436 <LoopFillZerobss>

08000432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000434:	3204      	adds	r2, #4

08000436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000438:	d3fb      	bcc.n	8000432 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800043a:	f000 f825 	bl	8000488 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800043e:	f7ff ff13 	bl	8000268 <main>
  bx  lr    
 8000442:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000444:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800044c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000450:	080004f0 	.word	0x080004f0
  ldr r2, =_sbss
 8000454:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000458:	20000024 	.word	0x20000024

0800045c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800045c:	e7fe      	b.n	800045c <ADC_IRQHandler>
	...

08000460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000464:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <HAL_IncTick+0x20>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	461a      	mov	r2, r3
 800046a:	4b06      	ldr	r3, [pc, #24]	@ (8000484 <HAL_IncTick+0x24>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4413      	add	r3, r2
 8000470:	4a04      	ldr	r2, [pc, #16]	@ (8000484 <HAL_IncTick+0x24>)
 8000472:	6013      	str	r3, [r2, #0]
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	20000000 	.word	0x20000000
 8000484:	20000020 	.word	0x20000020

08000488 <__libc_init_array>:
 8000488:	b570      	push	{r4, r5, r6, lr}
 800048a:	4d0d      	ldr	r5, [pc, #52]	@ (80004c0 <__libc_init_array+0x38>)
 800048c:	4c0d      	ldr	r4, [pc, #52]	@ (80004c4 <__libc_init_array+0x3c>)
 800048e:	1b64      	subs	r4, r4, r5
 8000490:	10a4      	asrs	r4, r4, #2
 8000492:	2600      	movs	r6, #0
 8000494:	42a6      	cmp	r6, r4
 8000496:	d109      	bne.n	80004ac <__libc_init_array+0x24>
 8000498:	4d0b      	ldr	r5, [pc, #44]	@ (80004c8 <__libc_init_array+0x40>)
 800049a:	4c0c      	ldr	r4, [pc, #48]	@ (80004cc <__libc_init_array+0x44>)
 800049c:	f000 f818 	bl	80004d0 <_init>
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	10a4      	asrs	r4, r4, #2
 80004a4:	2600      	movs	r6, #0
 80004a6:	42a6      	cmp	r6, r4
 80004a8:	d105      	bne.n	80004b6 <__libc_init_array+0x2e>
 80004aa:	bd70      	pop	{r4, r5, r6, pc}
 80004ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80004b0:	4798      	blx	r3
 80004b2:	3601      	adds	r6, #1
 80004b4:	e7ee      	b.n	8000494 <__libc_init_array+0xc>
 80004b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ba:	4798      	blx	r3
 80004bc:	3601      	adds	r6, #1
 80004be:	e7f2      	b.n	80004a6 <__libc_init_array+0x1e>
 80004c0:	080004e8 	.word	0x080004e8
 80004c4:	080004e8 	.word	0x080004e8
 80004c8:	080004e8 	.word	0x080004e8
 80004cc:	080004ec 	.word	0x080004ec

080004d0 <_init>:
 80004d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d2:	bf00      	nop
 80004d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d6:	bc08      	pop	{r3}
 80004d8:	469e      	mov	lr, r3
 80004da:	4770      	bx	lr

080004dc <_fini>:
 80004dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004de:	bf00      	nop
 80004e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004e2:	bc08      	pop	{r3}
 80004e4:	469e      	mov	lr, r3
 80004e6:	4770      	bx	lr
