ISim log file
Running: C:\Users\Chana\Desktop\CECS460\Project3_UART_RX\SOPC_Core_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/SOPC_Core_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module SOPC_Core_tb.uut.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module SOPC_Core_tb.uut.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run all
Stopped at time : 18272605 ns : File "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/SOPC_Core_tb.v" Line 53
# restart
# run all
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module SOPC_Core_tb.uut.tb_top.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module SOPC_Core_tb.uut.tb_top.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 4335275 ns : File "C:/Users/Chana/Desktop/CECS460/Project3_UART_RX/AISO_RST.v" Line 36
