============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:44:03 am
  Module:                 mcs4
  Library domain:         TC_mcs4_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_mcs4_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                           Leakage                 Library 
 Gate  Instances   Area  Power (mW)     Library     Domain 
-----------------------------------------------------------
BUFX6          8  24.624      0.000    slow_vdd1v0       0 
-----------------------------------------------------------
total          8  24.624      0.000                


                                         Leakage  Leakage 
     Type      Instances  Area  Area % Power (mW) Power % 
----------------------------------------------------------
sequential           657  0.000    0.0      0.000    52.3 
inverter              34  0.000    0.0      0.000     0.3 
buffer                 8 24.624  100.0      0.000     1.3 
tristate              24  0.000    0.0      0.000     0.9 
logic               2987  0.000    0.0      0.000    45.2 
physical_cells         0  0.000    0.0      0.000     0.0 
----------------------------------------------------------
total               3710 24.624  100.0      0.000   100.0 

