SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -4
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc3s500e
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fg320
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER c_has_best_state 1
SET_SIM_PARAMETER c_soft_code 0
SET_SIM_PARAMETER c_serial 0
SET_SIM_PARAMETER c_trellis_mode 0
SET_SIM_PARAMETER c_sync_norm_thresh 250
SET_SIM_PARAMETER c_has_sync_thresh 0
SET_SIM_PARAMETER c_soft_coding 0
SET_SIM_PARAMETER c_has_sync 0
SET_SIM_PARAMETER c_convcode1_radix 0
SET_SIM_PARAMETER c_output_rate0 2
SET_SIM_PARAMETER c_has_erased 0
SET_SIM_PARAMETER c_output_rate1 2
SET_SIM_PARAMETER c_soft_width 1
SET_SIM_PARAMETER c_convcode0_radix 0
SET_SIM_PARAMETER c_constraint_length 7
SET_SIM_PARAMETER c_tb_state 0
SET_SIM_PARAMETER c_convolution1_code0 121
SET_SIM_PARAMETER c_convolution1_code1 91
SET_SIM_PARAMETER c_convolution1_code2 0
SET_SIM_PARAMETER c_has_block_valid 0
SET_SIM_PARAMETER c_convolution1_code3 0
SET_SIM_PARAMETER c_convolution1_code4 0
SET_SIM_PARAMETER c_convolution1_code5 0
SET_SIM_PARAMETER c_convolution1_code6 0
SET_SIM_PARAMETER c_convolution0_code0 121
SET_SIM_PARAMETER c_convolution0_code1 91
SET_SIM_PARAMETER c_convolution0_code2 0
SET_SIM_PARAMETER c_convolution0_code3 0
SET_SIM_PARAMETER c_has_sclr 1
SET_SIM_PARAMETER c_convolution0_code4 0
SET_SIM_PARAMETER c_convolution0_code5 0
SET_SIM_PARAMETER c_convolution0_code6 0
SET_SIM_PARAMETER c_ps_state 0
SET_SIM_PARAMETER c_has_ce 1
SET_SIM_PARAMETER c_direct_tb_max 42
SET_SIM_PARAMETER c_ber_rate 300
SET_SIM_PARAMETER c_max_rate 2
SET_SIM_PARAMETER c_channel_count 1
SET_SIM_PARAMETER component_name viterbi
SET_SIM_PARAMETER c_traceback_length 42
SET_SIM_PARAMETER c_best_state_width 3
SET_SIM_PARAMETER c_red_latency 0
SET_SIM_PARAMETER c_has_ber 0
SET_SIM_PARAMETER c_has_norm 0
SET_SIM_PARAMETER c_dual_decoder 0
SET_SIM_PARAMETER c_sync_ber_thresh 600
SET_SIM_PARAMETER c_has_rdy 1
SET_PARAMETER component_name viterbi
SET_PARAMETER ce true
SET_PARAMETER norm false
SET_PARAMETER direct_traceback None
SET_PARAMETER synchronization false
SET_PARAMETER coding Hard_Coding
SET_PARAMETER dynamic_thresholds false
SET_PARAMETER soft_width 1
SET_PARAMETER architecture Parallel
SET_PARAMETER constraint_length 7
SET_PARAMETER maximum_direct 42
SET_PARAMETER number_of_ber_symbols 300
SET_PARAMETER ber_symbol_count false
SET_PARAMETER viterbi_type Standard
SET_PARAMETER ber_thresh 600
SET_PARAMETER reduced_latency false
SET_PARAMETER puncturing None
SET_PARAMETER convolution1_code0 1111001
SET_PARAMETER convolution1_code1 1011011
SET_PARAMETER convolution1_code2 0
SET_PARAMETER convolution1_code3 0
SET_PARAMETER convolution1_code4 0
SET_PARAMETER convolution1_code5 0
SET_PARAMETER data_format Signed_Magnitude
SET_PARAMETER convolution1_code6 0
SET_PARAMETER convolution0_code0 1111001
SET_PARAMETER convolution0_code1 1011011
SET_PARAMETER convolution0_code2 0
SET_PARAMETER convolution0_code3 0
SET_PARAMETER convolution0_code4 0
SET_PARAMETER convolution0_code5 0
SET_PARAMETER convolution0_code6 0
SET_PARAMETER output_rate0 2
SET_PARAMETER output_rate1 2
SET_PARAMETER convolution_code_1_radix Binary
SET_PARAMETER convolution_code_0_radix Binary
SET_PARAMETER channels 1
SET_PARAMETER synchronous_clear true
SET_PARAMETER trellis_initialization None
SET_PARAMETER best_state true
SET_PARAMETER traceback_length 42
SET_PARAMETER norm_thresh 250
SET_PARAMETER best_state_width 3
SET_PARAMETER block_valid false
SET_PARAMETER rdy true
SET_CORE_CLASS com.xilinx.ip.viterbi_v7_0.viterbi_v7_0
SET_CORE_PATH /home/gonza/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v7_0/
SET_CORE_GUIPATH /home/gonza/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v7_0/gui/viterbi_v7_0.tcl
SET_CORE_NAME Viterbi Decoder
SET_CORE_VERSION 7.0
SET_CORE_VLNV xilinx.com:ip:viterbi:7.0
SET_CORE_DATASHEET /home/gonza/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v7_0/doc/viterbi_ds247.pdf
SET_CORE_LICENSE_KEY viterbi@2009.06
ADD_CORE_DOCUMENT </home/gonza/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v7_0/doc/viterbi_ds247.pdf><Data Sheet>
ADD_CORE_DOCUMENT </home/gonza/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/viterbi_v7_0/doc/viterbi_v7_0_vinfo.html><Version Information>
