// Seed: 3208741919
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd24,
    parameter id_17 = 32'd76,
    parameter id_7  = 32'd18
) (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    input wand id_6,
    output tri0 _id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 _id_11,
    output wire id_12,
    inout tri id_13,
    output uwire id_14,
    input tri1 id_15
    , id_26,
    output wand id_16,
    input supply1 _id_17,
    output wor id_18,
    output wand id_19,
    output tri id_20,
    input wand id_21,
    output uwire id_22,
    output supply1 id_23,
    input tri id_24
);
  wire [id_11 : 1] id_27;
  module_0 modCall_1 (
      id_27,
      id_26,
      id_26
  );
  logic [id_7 : id_17] id_28;
  ;
  assign id_28 = -1;
endmodule
