// Seed: 3818602478
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  tri0 id_5,
    output wand id_6
);
  tri1 id_8;
  assign module_1.id_4 = 0;
  wire id_9;
  wire id_10;
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_7 = 32'd34,
    parameter id_8 = 32'd39
) (
    output tri1 id_0,
    input tri0 _id_1,
    output supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5
);
  wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_0,
      id_4,
      id_0
  );
  wire _id_8;
  wire [id_8 : 1] id_9;
  wire [1  ==  id_1 : id_7] id_10;
  assign id_2 = -1;
endmodule
