// Seed: 1672821113
module module_0 (
    input  uwire id_0,
    input  wor   id_1
    , id_5,
    output tri0  id_2,
    input  tri   id_3
);
  always @(posedge 1) id_2 = 1;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output wire id_6
);
  or primCall (id_2, id_0, id_4, id_5);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 && 1;
endmodule
