<module name="CM_CORE_AON__RESTORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKSEL_CORE_RESTORE" acronym="CM_CLKSEL_CORE_RESTORE" offset="0x0" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_CLKSEL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M2_DPLL_CORE_RESTORE" acronym="CM_DIV_M2_DPLL_CORE_RESTORE" offset="0x4" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x1" description="SeeCM_DIV_M2_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_M3_DPLL_CORE_RESTORE" acronym="CM_DIV_M3_DPLL_CORE_RESTORE" offset="0x8" width="32" description="Second address map for register CM_DIV_M3_DPLL_CORE. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x1" description="See CM_DIV_M3_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H11_DPLL_CORE_RESTORE" acronym="CM_DIV_H11_DPLL_CORE_RESTORE" offset="0xC" width="32" description="Second address map for register CM_DIV_H11_DPLL_CORE. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="See CM_DIV_H11_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H12_DPLL_CORE_RESTORE" acronym="CM_DIV_H12_DPLL_CORE_RESTORE" offset="0x10" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="SeeCM_DIV_H12_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H13_DPLL_CORE_RESTORE" acronym="CM_DIV_H13_DPLL_CORE_RESTORE" offset="0x14" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="SeeCM_DIV_H12_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H14_DPLL_CORE_RESTORE" acronym="CM_DIV_H14_DPLL_CORE_RESTORE" offset="0x18" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="SeeCM_DIV_H14_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H21_DPLL_CORE_RESTORE" acronym="CM_DIV_H21_DPLL_CORE_RESTORE" offset="0x1C" width="32" description="Second address map for register CM_DIV_H21_DPLL_CORE. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="See CM_DIV_H21_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H22_DPLL_CORE_RESTORE" acronym="CM_DIV_H22_DPLL_CORE_RESTORE" offset="0x20" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="SeeCM_DIV_H22_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H23_DPLL_CORE_RESTORE" acronym="CM_DIV_H23_DPLL_CORE_RESTORE" offset="0x24" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x8" description="SeeCM_DIV_H23_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DIV_H24_DPLL_CORE_RESTORE" acronym="CM_DIV_H24_DPLL_CORE_RESTORE" offset="0x28" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x8" description="SeeCM_DIV_H24_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL_DPLL_CORE_RESTORE" acronym="CM_CLKSEL_DPLL_CORE_RESTORE" offset="0x2C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_CLKSEL_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE" acronym="CM_SSC_DELTAMSTEP_DPLL_CORE_RESTORE" offset="0x30" width="32" description="Second address map for register CM_SSC_DELTAMSTEP_DPLL_CORE. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="See CM_SSC_DELTAMSTEP_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE" acronym="CM_SSC_MODFREQDIV_DPLL_CORE_RESTORE" offset="0x34" width="32" description="Second address map for register CM_SSC_MODFREQDIV_DPLL_CORE. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="See CM_SSC_MODFREQDIV_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKMODE_DPLL_CORE_RESTORE" acronym="CM_CLKMODE_DPLL_CORE_RESTORE" offset="0x38" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4" description="SeeCM_CLKMODE_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG2_RESTORE" acronym="CM_SHADOW_FREQ_CONFIG2_RESTORE" offset="0x3C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x20" description="SeeCM_SHADOW_FREQ_CONFIG2 register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_SHADOW_FREQ_CONFIG1_RESTORE" acronym="CM_SHADOW_FREQ_CONFIG1_RESTORE" offset="0x40" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0xc0c" description="SeeCM_SHADOW_FREQ_CONFIG1 register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_AUTOIDLE_DPLL_CORE_RESTORE" acronym="CM_AUTOIDLE_DPLL_CORE_RESTORE" offset="0x44" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_AUTOIDLE_DPLL_CORE register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_MPU_CLKSTCTRL_RESTORE" acronym="CM_MPU_CLKSTCTRL_RESTORE" offset="0x48" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_MPU_CLKSTCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE" acronym="CM_CM_CORE_AON_PROFILING_CLKCTRL_RESTORE" offset="0x4C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x30001" description="SeeCM_CM_CORE_AON_PROFILING_CLKCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DYN_DEP_PRESCAL_RESTORE" acronym="CM_DYN_DEP_PRESCAL_RESTORE" offset="0x50" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x20" description="See CCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
  </register>
</module>
