vendor_name = ModelSim
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/registers.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ALU.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/adder.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/regPC.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ImmGen.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/MUX.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ALUControl.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/control.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/top.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/regIF_ID.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/regID_EX.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/regMEM_WB.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/regEX_MEM.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/FUnit.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/MUX3.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/HazardDet.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/MUX9b.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/top_Avalon.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/avalon_mm_master.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/avalon_slave_MM_interface.v
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/memoryControl.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/debugMode.sv
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/interconexLogic.sv
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/db/add_sub_lgh.tdf
source_file = 1, C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/db/add_sub_pgh.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf
design_name = top_Avalon
instance = comp, \ADDRESS_instr[0]~output , ADDRESS_instr[0]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[1]~output , ADDRESS_instr[1]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[2]~output , ADDRESS_instr[2]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[3]~output , ADDRESS_instr[3]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[4]~output , ADDRESS_instr[4]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[5]~output , ADDRESS_instr[5]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[6]~output , ADDRESS_instr[6]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[7]~output , ADDRESS_instr[7]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[8]~output , ADDRESS_instr[8]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[9]~output , ADDRESS_instr[9]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[10]~output , ADDRESS_instr[10]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[11]~output , ADDRESS_instr[11]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[12]~output , ADDRESS_instr[12]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[13]~output , ADDRESS_instr[13]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[14]~output , ADDRESS_instr[14]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[15]~output , ADDRESS_instr[15]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[16]~output , ADDRESS_instr[16]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[17]~output , ADDRESS_instr[17]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[18]~output , ADDRESS_instr[18]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[19]~output , ADDRESS_instr[19]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[20]~output , ADDRESS_instr[20]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[21]~output , ADDRESS_instr[21]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[22]~output , ADDRESS_instr[22]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[23]~output , ADDRESS_instr[23]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[24]~output , ADDRESS_instr[24]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[25]~output , ADDRESS_instr[25]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[26]~output , ADDRESS_instr[26]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[27]~output , ADDRESS_instr[27]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[28]~output , ADDRESS_instr[28]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[29]~output , ADDRESS_instr[29]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[30]~output , ADDRESS_instr[30]~output, top_Avalon, 1
instance = comp, \ADDRESS_instr[31]~output , ADDRESS_instr[31]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[0]~output , ADDRESS_ext[0]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[1]~output , ADDRESS_ext[1]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[2]~output , ADDRESS_ext[2]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[3]~output , ADDRESS_ext[3]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[4]~output , ADDRESS_ext[4]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[5]~output , ADDRESS_ext[5]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[6]~output , ADDRESS_ext[6]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[7]~output , ADDRESS_ext[7]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[8]~output , ADDRESS_ext[8]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[9]~output , ADDRESS_ext[9]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[10]~output , ADDRESS_ext[10]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[11]~output , ADDRESS_ext[11]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[12]~output , ADDRESS_ext[12]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[13]~output , ADDRESS_ext[13]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[14]~output , ADDRESS_ext[14]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[15]~output , ADDRESS_ext[15]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[16]~output , ADDRESS_ext[16]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[17]~output , ADDRESS_ext[17]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[18]~output , ADDRESS_ext[18]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[19]~output , ADDRESS_ext[19]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[20]~output , ADDRESS_ext[20]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[21]~output , ADDRESS_ext[21]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[22]~output , ADDRESS_ext[22]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[23]~output , ADDRESS_ext[23]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[24]~output , ADDRESS_ext[24]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[25]~output , ADDRESS_ext[25]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[26]~output , ADDRESS_ext[26]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[27]~output , ADDRESS_ext[27]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[28]~output , ADDRESS_ext[28]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[29]~output , ADDRESS_ext[29]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[30]~output , ADDRESS_ext[30]~output, top_Avalon, 1
instance = comp, \ADDRESS_ext[31]~output , ADDRESS_ext[31]~output, top_Avalon, 1
instance = comp, \BeginTransfer_instr~output , BeginTransfer_instr~output, top_Avalon, 1
instance = comp, \BeginTransfer_ext~output , BeginTransfer_ext~output, top_Avalon, 1
instance = comp, \READ_instr~output , READ_instr~output, top_Avalon, 1
instance = comp, \READ_ext~output , READ_ext~output, top_Avalon, 1
instance = comp, \WRITE_instr~output , WRITE_instr~output, top_Avalon, 1
instance = comp, \WRITE_ext~output , WRITE_ext~output, top_Avalon, 1
instance = comp, \WriteData_instr[0]~output , WriteData_instr[0]~output, top_Avalon, 1
instance = comp, \WriteData_instr[1]~output , WriteData_instr[1]~output, top_Avalon, 1
instance = comp, \WriteData_instr[2]~output , WriteData_instr[2]~output, top_Avalon, 1
instance = comp, \WriteData_instr[3]~output , WriteData_instr[3]~output, top_Avalon, 1
instance = comp, \WriteData_instr[4]~output , WriteData_instr[4]~output, top_Avalon, 1
instance = comp, \WriteData_instr[5]~output , WriteData_instr[5]~output, top_Avalon, 1
instance = comp, \WriteData_instr[6]~output , WriteData_instr[6]~output, top_Avalon, 1
instance = comp, \WriteData_instr[7]~output , WriteData_instr[7]~output, top_Avalon, 1
instance = comp, \WriteData_instr[8]~output , WriteData_instr[8]~output, top_Avalon, 1
instance = comp, \WriteData_instr[9]~output , WriteData_instr[9]~output, top_Avalon, 1
instance = comp, \WriteData_instr[10]~output , WriteData_instr[10]~output, top_Avalon, 1
instance = comp, \WriteData_instr[11]~output , WriteData_instr[11]~output, top_Avalon, 1
instance = comp, \WriteData_instr[12]~output , WriteData_instr[12]~output, top_Avalon, 1
instance = comp, \WriteData_instr[13]~output , WriteData_instr[13]~output, top_Avalon, 1
instance = comp, \WriteData_instr[14]~output , WriteData_instr[14]~output, top_Avalon, 1
instance = comp, \WriteData_instr[15]~output , WriteData_instr[15]~output, top_Avalon, 1
instance = comp, \WriteData_instr[16]~output , WriteData_instr[16]~output, top_Avalon, 1
instance = comp, \WriteData_instr[17]~output , WriteData_instr[17]~output, top_Avalon, 1
instance = comp, \WriteData_instr[18]~output , WriteData_instr[18]~output, top_Avalon, 1
instance = comp, \WriteData_instr[19]~output , WriteData_instr[19]~output, top_Avalon, 1
instance = comp, \WriteData_instr[20]~output , WriteData_instr[20]~output, top_Avalon, 1
instance = comp, \WriteData_instr[21]~output , WriteData_instr[21]~output, top_Avalon, 1
instance = comp, \WriteData_instr[22]~output , WriteData_instr[22]~output, top_Avalon, 1
instance = comp, \WriteData_instr[23]~output , WriteData_instr[23]~output, top_Avalon, 1
instance = comp, \WriteData_instr[24]~output , WriteData_instr[24]~output, top_Avalon, 1
instance = comp, \WriteData_instr[25]~output , WriteData_instr[25]~output, top_Avalon, 1
instance = comp, \WriteData_instr[26]~output , WriteData_instr[26]~output, top_Avalon, 1
instance = comp, \WriteData_instr[27]~output , WriteData_instr[27]~output, top_Avalon, 1
instance = comp, \WriteData_instr[28]~output , WriteData_instr[28]~output, top_Avalon, 1
instance = comp, \WriteData_instr[29]~output , WriteData_instr[29]~output, top_Avalon, 1
instance = comp, \WriteData_instr[30]~output , WriteData_instr[30]~output, top_Avalon, 1
instance = comp, \WriteData_instr[31]~output , WriteData_instr[31]~output, top_Avalon, 1
instance = comp, \WriteData_ext[0]~output , WriteData_ext[0]~output, top_Avalon, 1
instance = comp, \WriteData_ext[1]~output , WriteData_ext[1]~output, top_Avalon, 1
instance = comp, \WriteData_ext[2]~output , WriteData_ext[2]~output, top_Avalon, 1
instance = comp, \WriteData_ext[3]~output , WriteData_ext[3]~output, top_Avalon, 1
instance = comp, \WriteData_ext[4]~output , WriteData_ext[4]~output, top_Avalon, 1
instance = comp, \WriteData_ext[5]~output , WriteData_ext[5]~output, top_Avalon, 1
instance = comp, \WriteData_ext[6]~output , WriteData_ext[6]~output, top_Avalon, 1
instance = comp, \WriteData_ext[7]~output , WriteData_ext[7]~output, top_Avalon, 1
instance = comp, \WriteData_ext[8]~output , WriteData_ext[8]~output, top_Avalon, 1
instance = comp, \WriteData_ext[9]~output , WriteData_ext[9]~output, top_Avalon, 1
instance = comp, \WriteData_ext[10]~output , WriteData_ext[10]~output, top_Avalon, 1
instance = comp, \WriteData_ext[11]~output , WriteData_ext[11]~output, top_Avalon, 1
instance = comp, \WriteData_ext[12]~output , WriteData_ext[12]~output, top_Avalon, 1
instance = comp, \WriteData_ext[13]~output , WriteData_ext[13]~output, top_Avalon, 1
instance = comp, \WriteData_ext[14]~output , WriteData_ext[14]~output, top_Avalon, 1
instance = comp, \WriteData_ext[15]~output , WriteData_ext[15]~output, top_Avalon, 1
instance = comp, \WriteData_ext[16]~output , WriteData_ext[16]~output, top_Avalon, 1
instance = comp, \WriteData_ext[17]~output , WriteData_ext[17]~output, top_Avalon, 1
instance = comp, \WriteData_ext[18]~output , WriteData_ext[18]~output, top_Avalon, 1
instance = comp, \WriteData_ext[19]~output , WriteData_ext[19]~output, top_Avalon, 1
instance = comp, \WriteData_ext[20]~output , WriteData_ext[20]~output, top_Avalon, 1
instance = comp, \WriteData_ext[21]~output , WriteData_ext[21]~output, top_Avalon, 1
instance = comp, \WriteData_ext[22]~output , WriteData_ext[22]~output, top_Avalon, 1
instance = comp, \WriteData_ext[23]~output , WriteData_ext[23]~output, top_Avalon, 1
instance = comp, \WriteData_ext[24]~output , WriteData_ext[24]~output, top_Avalon, 1
instance = comp, \WriteData_ext[25]~output , WriteData_ext[25]~output, top_Avalon, 1
instance = comp, \WriteData_ext[26]~output , WriteData_ext[26]~output, top_Avalon, 1
instance = comp, \WriteData_ext[27]~output , WriteData_ext[27]~output, top_Avalon, 1
instance = comp, \WriteData_ext[28]~output , WriteData_ext[28]~output, top_Avalon, 1
instance = comp, \WriteData_ext[29]~output , WriteData_ext[29]~output, top_Avalon, 1
instance = comp, \WriteData_ext[30]~output , WriteData_ext[30]~output, top_Avalon, 1
instance = comp, \WriteData_ext[31]~output , WriteData_ext[31]~output, top_Avalon, 1
instance = comp, \LOCK_instr~output , LOCK_instr~output, top_Avalon, 1
instance = comp, \LOCK_ext~output , LOCK_ext~output, top_Avalon, 1
instance = comp, \readdata_debug[0]~output , readdata_debug[0]~output, top_Avalon, 1
instance = comp, \readdata_debug[1]~output , readdata_debug[1]~output, top_Avalon, 1
instance = comp, \readdata_debug[2]~output , readdata_debug[2]~output, top_Avalon, 1
instance = comp, \readdata_debug[3]~output , readdata_debug[3]~output, top_Avalon, 1
instance = comp, \readdata_debug[4]~output , readdata_debug[4]~output, top_Avalon, 1
instance = comp, \readdata_debug[5]~output , readdata_debug[5]~output, top_Avalon, 1
instance = comp, \readdata_debug[6]~output , readdata_debug[6]~output, top_Avalon, 1
instance = comp, \readdata_debug[7]~output , readdata_debug[7]~output, top_Avalon, 1
instance = comp, \readdata_debug[8]~output , readdata_debug[8]~output, top_Avalon, 1
instance = comp, \readdata_debug[9]~output , readdata_debug[9]~output, top_Avalon, 1
instance = comp, \readdata_debug[10]~output , readdata_debug[10]~output, top_Avalon, 1
instance = comp, \readdata_debug[11]~output , readdata_debug[11]~output, top_Avalon, 1
instance = comp, \readdata_debug[12]~output , readdata_debug[12]~output, top_Avalon, 1
instance = comp, \readdata_debug[13]~output , readdata_debug[13]~output, top_Avalon, 1
instance = comp, \readdata_debug[14]~output , readdata_debug[14]~output, top_Avalon, 1
instance = comp, \readdata_debug[15]~output , readdata_debug[15]~output, top_Avalon, 1
instance = comp, \readdata_debug[16]~output , readdata_debug[16]~output, top_Avalon, 1
instance = comp, \readdata_debug[17]~output , readdata_debug[17]~output, top_Avalon, 1
instance = comp, \readdata_debug[18]~output , readdata_debug[18]~output, top_Avalon, 1
instance = comp, \readdata_debug[19]~output , readdata_debug[19]~output, top_Avalon, 1
instance = comp, \readdata_debug[20]~output , readdata_debug[20]~output, top_Avalon, 1
instance = comp, \readdata_debug[21]~output , readdata_debug[21]~output, top_Avalon, 1
instance = comp, \readdata_debug[22]~output , readdata_debug[22]~output, top_Avalon, 1
instance = comp, \readdata_debug[23]~output , readdata_debug[23]~output, top_Avalon, 1
instance = comp, \readdata_debug[24]~output , readdata_debug[24]~output, top_Avalon, 1
instance = comp, \readdata_debug[25]~output , readdata_debug[25]~output, top_Avalon, 1
instance = comp, \readdata_debug[26]~output , readdata_debug[26]~output, top_Avalon, 1
instance = comp, \readdata_debug[27]~output , readdata_debug[27]~output, top_Avalon, 1
instance = comp, \readdata_debug[28]~output , readdata_debug[28]~output, top_Avalon, 1
instance = comp, \readdata_debug[29]~output , readdata_debug[29]~output, top_Avalon, 1
instance = comp, \readdata_debug[30]~output , readdata_debug[30]~output, top_Avalon, 1
instance = comp, \readdata_debug[31]~output , readdata_debug[31]~output, top_Avalon, 1
instance = comp, \tx_flag~output , tx_flag~output, top_Avalon, 1
instance = comp, \CLK~input , CLK~input, top_Avalon, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, top_Avalon, 1
instance = comp, \RST~input , RST~input, top_Avalon, 1
instance = comp, \writedata_debug[0]~input , writedata_debug[0]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~0 , SystemDebug|slave_debug|reg1~0, top_Avalon, 1
instance = comp, \adress_debug[0]~input , adress_debug[0]~input, top_Avalon, 1
instance = comp, \adress_debug[1]~input , adress_debug[1]~input, top_Avalon, 1
instance = comp, \adress_debug[2]~input , adress_debug[2]~input, top_Avalon, 1
instance = comp, \chipselect_debug~input , chipselect_debug~input, top_Avalon, 1
instance = comp, \write_debug~input , write_debug~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|Decoder0~0 , SystemDebug|slave_debug|Decoder0~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[19]~0 , SystemDebug|slave_debug|reg0[19]~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[0] , SystemDebug|slave_debug|reg0[0], top_Avalon, 1
instance = comp, \SystemDebug|Selector2~0 , SystemDebug|Selector2~0, top_Avalon, 1
instance = comp, \RST~inputclkctrl , RST~inputclkctrl, top_Avalon, 1
instance = comp, \SystemDebug|state[1] , SystemDebug|state[1], top_Avalon, 1
instance = comp, \SystemDebug|Selector3~0 , SystemDebug|Selector3~0, top_Avalon, 1
instance = comp, \SystemDebug|state[0] , SystemDebug|state[0], top_Avalon, 1
instance = comp, \writedata_debug[1]~input , writedata_debug[1]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~2 , SystemDebug|slave_debug|reg1~2, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[1]~feeder , SystemDebug|slave_debug|reg0[1]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[1] , SystemDebug|slave_debug|reg0[1], top_Avalon, 1
instance = comp, \SystemDebug|mode~0 , SystemDebug|mode~0, top_Avalon, 1
instance = comp, \writedata_debug[5]~input , writedata_debug[5]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~6 , SystemDebug|slave_debug|reg1~6, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[5] , SystemDebug|slave_debug|reg0[5], top_Avalon, 1
instance = comp, \writedata_debug[3]~input , writedata_debug[3]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~4 , SystemDebug|slave_debug|reg1~4, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[3]~feeder , SystemDebug|slave_debug|reg0[3]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[3] , SystemDebug|slave_debug|reg0[3], top_Avalon, 1
instance = comp, \writedata_debug[4]~input , writedata_debug[4]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~5 , SystemDebug|slave_debug|reg1~5, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[4] , SystemDebug|slave_debug|reg0[4], top_Avalon, 1
instance = comp, \SystemDebug|mode~2 , SystemDebug|mode~2, top_Avalon, 1
instance = comp, \SystemDebug|mode[0] , SystemDebug|mode[0], top_Avalon, 1
instance = comp, \SystemDebug|mode~1 , SystemDebug|mode~1, top_Avalon, 1
instance = comp, \SystemDebug|mode[1] , SystemDebug|mode[1], top_Avalon, 1
instance = comp, \SystemDebug|Selector1~0 , SystemDebug|Selector1~0, top_Avalon, 1
instance = comp, \SystemDebug|Selector1~1 , SystemDebug|Selector1~1, top_Avalon, 1
instance = comp, \SystemDebug|mode[2] , SystemDebug|mode[2], top_Avalon, 1
instance = comp, \connectLogic|AddressInstr~0 , connectLogic|AddressInstr~0, top_Avalon, 1
instance = comp, \waitRqst_ext~input , waitRqst_ext~input, top_Avalon, 1
instance = comp, \ReadData_instr[17]~input , ReadData_instr[17]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~11 , top_RISC|IF_ID|auxinstr~11, top_Avalon, 1
instance = comp, \ReadData_instr[4]~input , ReadData_instr[4]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[4]~3 , top_RISC|IF_ID|auxinstr[4]~3, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[4] , top_RISC|IF_ID|auxinstr[4], top_Avalon, 1
instance = comp, \ReadData_instr[3]~input , ReadData_instr[3]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[3]~4 , top_RISC|IF_ID|auxinstr[3]~4, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[3] , top_RISC|IF_ID|auxinstr[3], top_Avalon, 1
instance = comp, \ReadData_instr[2]~input , ReadData_instr[2]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[2]~5 , top_RISC|IF_ID|auxinstr[2]~5, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[2] , top_RISC|IF_ID|auxinstr[2], top_Avalon, 1
instance = comp, \ReadData_instr[5]~input , ReadData_instr[5]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[5]~2 , top_RISC|IF_ID|auxinstr[5]~2, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[5] , top_RISC|IF_ID|auxinstr[5], top_Avalon, 1
instance = comp, \top_RISC|conrtol|Decoder0~0 , top_RISC|conrtol|Decoder0~0, top_Avalon, 1
instance = comp, \ReadData_instr[6]~input , ReadData_instr[6]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[6]~6 , top_RISC|IF_ID|auxinstr[6]~6, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[6] , top_RISC|IF_ID|auxinstr[6], top_Avalon, 1
instance = comp, \ReadData_instr[0]~input , ReadData_instr[0]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[0]~8 , top_RISC|IF_ID|auxinstr[0]~8, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[0] , top_RISC|IF_ID|auxinstr[0], top_Avalon, 1
instance = comp, \top_RISC|conrtol|Decoder0~1 , top_RISC|conrtol|Decoder0~1, top_Avalon, 1
instance = comp, \writedata_debug[30]~input , writedata_debug[30]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~31 , SystemDebug|slave_debug|reg1~31, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[30] , SystemDebug|slave_debug|reg0[30], top_Avalon, 1
instance = comp, \writedata_debug[23]~input , writedata_debug[23]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~24 , SystemDebug|slave_debug|reg1~24, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[23] , SystemDebug|slave_debug|reg0[23], top_Avalon, 1
instance = comp, \writedata_debug[22]~input , writedata_debug[22]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~23 , SystemDebug|slave_debug|reg1~23, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[22] , SystemDebug|slave_debug|reg0[22], top_Avalon, 1
instance = comp, \writedata_debug[25]~input , writedata_debug[25]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~26 , SystemDebug|slave_debug|reg1~26, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[25] , SystemDebug|slave_debug|reg0[25], top_Avalon, 1
instance = comp, \writedata_debug[24]~input , writedata_debug[24]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~25 , SystemDebug|slave_debug|reg1~25, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[24] , SystemDebug|slave_debug|reg0[24], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][20] , SystemDebug|Mult0|mult_core|romout[0][20], top_Avalon, 1
instance = comp, \writedata_debug[29]~input , writedata_debug[29]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~30 , SystemDebug|slave_debug|reg1~30, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[29] , SystemDebug|slave_debug|reg0[29], top_Avalon, 1
instance = comp, \writedata_debug[28]~input , writedata_debug[28]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~29 , SystemDebug|slave_debug|reg1~29, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[28]~feeder , SystemDebug|slave_debug|reg0[28]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[28] , SystemDebug|slave_debug|reg0[28], top_Avalon, 1
instance = comp, \writedata_debug[27]~input , writedata_debug[27]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~28 , SystemDebug|slave_debug|reg1~28, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[27] , SystemDebug|slave_debug|reg0[27], top_Avalon, 1
instance = comp, \writedata_debug[26]~input , writedata_debug[26]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~27 , SystemDebug|slave_debug|reg1~27, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[26]~feeder , SystemDebug|slave_debug|reg0[26]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[26] , SystemDebug|slave_debug|reg0[26], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][7]~7 , SystemDebug|Mult0|mult_core|romout[1][7]~7, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][19]~0 , SystemDebug|Mult0|mult_core|romout[0][19]~0, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][3] , SystemDebug|Mult0|mult_core|romout[1][3], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][2] , SystemDebug|Mult0|mult_core|romout[1][2], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][18] , SystemDebug|Mult0|mult_core|romout[0][18], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][1]~1 , SystemDebug|Mult0|mult_core|romout[1][1]~1, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][17]~2 , SystemDebug|Mult0|mult_core|romout[0][17]~2, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][7]~3 , SystemDebug|Mult0|mult_core|romout[0][7]~3, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][22]~4 , SystemDebug|Mult0|mult_core|romout[0][22]~4, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][10]~5 , SystemDebug|Mult0|mult_core|romout[1][10]~5, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][2] , SystemDebug|Mult0|mult_core|romout[0][2], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][9] , SystemDebug|Mult0|mult_core|romout[1][9], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][1]~6 , SystemDebug|Mult0|mult_core|romout[0][1]~6, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][8] , SystemDebug|Mult0|mult_core|romout[1][8], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][4]~8 , SystemDebug|Mult0|mult_core|romout[1][4]~8, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][10]~9 , SystemDebug|Mult0|mult_core|romout[0][10]~9, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][9] , SystemDebug|Mult0|mult_core|romout[0][9], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][8] , SystemDebug|Mult0|mult_core|romout[0][8], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][4]~10 , SystemDebug|Mult0|mult_core|romout[0][4]~10, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32, top_Avalon, 1
instance = comp, \writedata_debug[31]~input , writedata_debug[31]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~32 , SystemDebug|slave_debug|reg1~32, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[31] , SystemDebug|slave_debug|reg0[31], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|_~0 , SystemDebug|Mult0|mult_core|_~0, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|_~1 , SystemDebug|Mult0|mult_core|_~1, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[2][2]~11 , SystemDebug|Mult0|mult_core|romout[2][2]~11, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[2][1]~12 , SystemDebug|Mult0|mult_core|romout[2][1]~12, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[0]~36 , SystemDebug|r_Clock_Count[0]~36, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~74 , SystemDebug|r_Clock_Count[12]~74, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[0] , SystemDebug|r_Clock_Count[0], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[1]~38 , SystemDebug|r_Clock_Count[1]~38, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[1] , SystemDebug|r_Clock_Count[1], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[2]~40 , SystemDebug|r_Clock_Count[2]~40, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[2] , SystemDebug|r_Clock_Count[2], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[3]~42 , SystemDebug|r_Clock_Count[3]~42, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[3] , SystemDebug|r_Clock_Count[3], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[4]~44 , SystemDebug|r_Clock_Count[4]~44, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[4] , SystemDebug|r_Clock_Count[4], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[5]~46 , SystemDebug|r_Clock_Count[5]~46, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[5] , SystemDebug|r_Clock_Count[5], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[6]~48 , SystemDebug|r_Clock_Count[6]~48, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[6] , SystemDebug|r_Clock_Count[6], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[7]~50 , SystemDebug|r_Clock_Count[7]~50, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[7] , SystemDebug|r_Clock_Count[7], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[8]~52 , SystemDebug|r_Clock_Count[8]~52, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[8] , SystemDebug|r_Clock_Count[8], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[9]~54 , SystemDebug|r_Clock_Count[9]~54, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[9] , SystemDebug|r_Clock_Count[9], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[10]~56 , SystemDebug|r_Clock_Count[10]~56, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[10] , SystemDebug|r_Clock_Count[10], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[11]~58 , SystemDebug|r_Clock_Count[11]~58, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[11] , SystemDebug|r_Clock_Count[11], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~60 , SystemDebug|r_Clock_Count[12]~60, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12] , SystemDebug|r_Clock_Count[12], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[13]~62 , SystemDebug|r_Clock_Count[13]~62, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[13] , SystemDebug|r_Clock_Count[13], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[14]~64 , SystemDebug|r_Clock_Count[14]~64, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[14] , SystemDebug|r_Clock_Count[14], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[15]~66 , SystemDebug|r_Clock_Count[15]~66, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[15] , SystemDebug|r_Clock_Count[15], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[16]~68 , SystemDebug|r_Clock_Count[16]~68, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[16] , SystemDebug|r_Clock_Count[16], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[17]~70 , SystemDebug|r_Clock_Count[17]~70, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[17] , SystemDebug|r_Clock_Count[17], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[18]~72 , SystemDebug|r_Clock_Count[18]~72, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[18] , SystemDebug|r_Clock_Count[18], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[19]~75 , SystemDebug|r_Clock_Count[19]~75, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[19] , SystemDebug|r_Clock_Count[19], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[20]~77 , SystemDebug|r_Clock_Count[20]~77, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[20] , SystemDebug|r_Clock_Count[20], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[21]~79 , SystemDebug|r_Clock_Count[21]~79, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[21] , SystemDebug|r_Clock_Count[21], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][21] , SystemDebug|Mult0|mult_core|romout[0][21], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][17]~13 , SystemDebug|Mult0|mult_core|romout[1][17]~13, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~3 , SystemDebug|Equal0~3, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[22]~81 , SystemDebug|r_Clock_Count[22]~81, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[22] , SystemDebug|r_Clock_Count[22], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][22] , SystemDebug|Mult0|mult_core|romout[0][22], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][18]~14 , SystemDebug|Mult0|mult_core|romout[1][18]~14, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~28, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][19] , SystemDebug|Mult0|mult_core|romout[1][19], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[23]~83 , SystemDebug|r_Clock_Count[23]~83, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[23] , SystemDebug|r_Clock_Count[23], top_Avalon, 1
instance = comp, \SystemDebug|Equal0~4 , SystemDebug|Equal0~4, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][20] , SystemDebug|Mult0|mult_core|romout[1][20], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~40 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~40, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~32, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[24]~85 , SystemDebug|r_Clock_Count[24]~85, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[24] , SystemDebug|r_Clock_Count[24], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[25]~87 , SystemDebug|r_Clock_Count[25]~87, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[25] , SystemDebug|r_Clock_Count[25], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][21] , SystemDebug|Mult0|mult_core|romout[1][21], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~42 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~42, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|_~2 , SystemDebug|Mult0|mult_core|_~2, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~5 , SystemDebug|Equal0~5, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~2 , SystemDebug|Equal0~2, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~6 , SystemDebug|Equal0~6, top_Avalon, 1
instance = comp, \writedata_debug[2]~input , writedata_debug[2]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~3 , SystemDebug|slave_debug|reg1~3, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[2] , SystemDebug|slave_debug|reg0[2], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[26]~89 , SystemDebug|r_Clock_Count[26]~89, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[26] , SystemDebug|r_Clock_Count[26], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[27]~91 , SystemDebug|r_Clock_Count[27]~91, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[27] , SystemDebug|r_Clock_Count[27], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[28]~93 , SystemDebug|r_Clock_Count[28]~93, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[28] , SystemDebug|r_Clock_Count[28], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[29]~95 , SystemDebug|r_Clock_Count[29]~95, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[29] , SystemDebug|r_Clock_Count[29], top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[30]~97 , SystemDebug|r_Clock_Count[30]~97, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[30] , SystemDebug|r_Clock_Count[30], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][29] , SystemDebug|Mult0|mult_core|romout[0][29], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][28]~15 , SystemDebug|Mult0|mult_core|romout[0][28]~15, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[0][27] , SystemDebug|Mult0|mult_core|romout[0][27], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][22] , SystemDebug|Mult0|mult_core|romout[1][22], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~44 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~44, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~46 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~46, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~48 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~48, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~50 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~50, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~52 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~52, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~36, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~40, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~44, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[31]~99 , SystemDebug|r_Clock_Count[31]~99, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[31] , SystemDebug|r_Clock_Count[31], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|romout[1][27] , SystemDebug|Mult0|mult_core|romout[1][27], top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~54 , SystemDebug|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~54, top_Avalon, 1
instance = comp, \SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 , SystemDebug|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~34 , SystemDebug|r_Clock_Count[12]~34, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~19 , SystemDebug|Equal0~19, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~8 , SystemDebug|Equal0~8, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~9 , SystemDebug|Equal0~9, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~10 , SystemDebug|Equal0~10, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~11 , SystemDebug|Equal0~11, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~12 , SystemDebug|Equal0~12, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~13 , SystemDebug|Equal0~13, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~14 , SystemDebug|Equal0~14, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~17 , SystemDebug|Equal0~17, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~15 , SystemDebug|Equal0~15, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~16 , SystemDebug|Equal0~16, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~18 , SystemDebug|Equal0~18, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~32 , SystemDebug|r_Clock_Count[12]~32, top_Avalon, 1
instance = comp, \SystemDebug|Equal0~7 , SystemDebug|Equal0~7, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~33 , SystemDebug|r_Clock_Count[12]~33, top_Avalon, 1
instance = comp, \SystemDebug|r_Clock_Count[12]~35 , SystemDebug|r_Clock_Count[12]~35, top_Avalon, 1
instance = comp, \SystemDebug|Selector0~0 , SystemDebug|Selector0~0, top_Avalon, 1
instance = comp, \SystemDebug|enable_pc_ext , SystemDebug|enable_pc_ext, top_Avalon, 1
instance = comp, \top_RISC|controlInstr|enable_out[0]~0 , top_RISC|controlInstr|enable_out[0]~0, top_Avalon, 1
instance = comp, \ReadData_instr[13]~input , ReadData_instr[13]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~32 , top_RISC|IF_ID|auxinstr~32, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[13] , top_RISC|IF_ID|auxinstr[13], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr4b[1] , top_RISC|ID_EX|ainstr4b[1], top_Avalon, 1
instance = comp, \ReadData_instr[12]~input , ReadData_instr[12]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~33 , top_RISC|IF_ID|auxinstr~33, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[12] , top_RISC|IF_ID|auxinstr[12], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr4b[0] , top_RISC|ID_EX|ainstr4b[0], top_Avalon, 1
instance = comp, \ReadData_instr[14]~input , ReadData_instr[14]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~31 , top_RISC|IF_ID|auxinstr~31, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[14] , top_RISC|IF_ID|auxinstr[14], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr4b[2] , top_RISC|ID_EX|ainstr4b[2], top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr0~0 , top_RISC|conrtol|WideOr0~0, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[6]~7 , top_RISC|MuxContr|out[6]~7, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aALUOP[1] , top_RISC|ID_EX|aALUOP[1], top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux3~0 , top_RISC|ALUControl|Mux3~0, top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr1~0 , top_RISC|conrtol|WideOr1~0, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[5]~6 , top_RISC|MuxContr|out[5]~6, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aALUOP[0] , top_RISC|ID_EX|aALUOP[0], top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux3~1 , top_RISC|ALUControl|Mux3~1, top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux1~0 , top_RISC|ALUControl|Mux1~0, top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux2~0 , top_RISC|ALUControl|Mux2~0, top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux2~1 , top_RISC|ALUControl|Mux2~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~6 , top_RISC|ALU|Mux31~6, top_Avalon, 1
instance = comp, \ReadData_instr[19]~input , ReadData_instr[19]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~13 , top_RISC|IF_ID|auxinstr~13, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[19] , top_RISC|IF_ID|auxinstr[19], top_Avalon, 1
instance = comp, \ReadData_instr[18]~input , ReadData_instr[18]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~12 , top_RISC|IF_ID|auxinstr~12, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[18] , top_RISC|IF_ID|auxinstr[18], top_Avalon, 1
instance = comp, \ReadData_ext[30]~input , ReadData_ext[30]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[30]~1 , connectLogic|uPdataReadExt[30]~1, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[30] , top_RISC|MEM_WB|aData[30], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[30] , top_RISC|EX_MEM|aAluRes[30], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[30] , top_RISC|MEM_WB|aAddress[30], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aMemtoReg , top_RISC|MEM_WB|aMemtoReg, top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[30]~1 , top_RISC|MUXRam|out[30]~1, top_Avalon, 1
instance = comp, \ReadData_instr[9]~input , ReadData_instr[9]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~22 , top_RISC|IF_ID|auxinstr~22, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[9] , top_RISC|IF_ID|auxinstr[9], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[2]~feeder , top_RISC|ID_EX|ainstr5b[2]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[2] , top_RISC|ID_EX|ainstr5b[2], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|ainstr5b[2] , top_RISC|EX_MEM|ainstr5b[2], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[2] , top_RISC|MEM_WB|ainstr5b[2], top_Avalon, 1
instance = comp, \ReadData_instr[11]~input , ReadData_instr[11]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~23 , top_RISC|IF_ID|auxinstr~23, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[11] , top_RISC|IF_ID|auxinstr[11], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[4] , top_RISC|ID_EX|ainstr5b[4], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|ainstr5b[4] , top_RISC|EX_MEM|ainstr5b[4], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[4] , top_RISC|MEM_WB|ainstr5b[4], top_Avalon, 1
instance = comp, \ReadData_instr[10]~input , ReadData_instr[10]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~21 , top_RISC|IF_ID|auxinstr~21, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[10] , top_RISC|IF_ID|auxinstr[10], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[3] , top_RISC|ID_EX|ainstr5b[3], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|ainstr5b[3] , top_RISC|EX_MEM|ainstr5b[3], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[3] , top_RISC|MEM_WB|ainstr5b[3], top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr4~0 , top_RISC|conrtol|WideOr4~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~1 , top_RISC|ImmGen|Mux30~1, top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr3~0 , top_RISC|conrtol|WideOr3~0, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[2]~8 , top_RISC|MuxContr|out[2]~8, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRegWrite , top_RISC|ID_EX|aRegWrite, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aRegWrite , top_RISC|EX_MEM|aRegWrite, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aRegWrite , top_RISC|MEM_WB|aRegWrite, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~28 , top_RISC|Registers|Decoder0~28, top_Avalon, 1
instance = comp, \ReadData_instr[7]~input , ReadData_instr[7]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~20 , top_RISC|IF_ID|auxinstr~20, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[7] , top_RISC|IF_ID|auxinstr[7], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[0] , top_RISC|ID_EX|ainstr5b[0], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|ainstr5b[0] , top_RISC|EX_MEM|ainstr5b[0], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[0]~feeder , top_RISC|MEM_WB|ainstr5b[0]~feeder, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[0] , top_RISC|MEM_WB|ainstr5b[0], top_Avalon, 1
instance = comp, \ReadData_instr[8]~input , ReadData_instr[8]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~19 , top_RISC|IF_ID|auxinstr~19, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[8] , top_RISC|IF_ID|auxinstr[8], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr5b[1] , top_RISC|ID_EX|ainstr5b[1], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|ainstr5b[1] , top_RISC|EX_MEM|ainstr5b[1], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|ainstr5b[1] , top_RISC|MEM_WB|ainstr5b[1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~60 , top_RISC|Registers|Decoder0~60, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][30] , top_RISC|Registers|regis[19][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~26 , top_RISC|Registers|Decoder0~26, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~59 , top_RISC|Registers|Decoder0~59, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][30] , top_RISC|Registers|regis[27][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~7 , top_RISC|Registers|Mux1~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~36 , top_RISC|Registers|Decoder0~36, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][30] , top_RISC|Registers|regis[31][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~35 , top_RISC|Registers|Decoder0~35, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][30] , top_RISC|Registers|regis[23][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~8 , top_RISC|Registers|Mux1~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~54 , top_RISC|Registers|Decoder0~54, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][30] , top_RISC|Registers|regis[17][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~52 , top_RISC|Registers|Decoder0~52, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][30] , top_RISC|Registers|regis[25][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~0 , top_RISC|Registers|Mux1~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~55 , top_RISC|Registers|Decoder0~55, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][30] , top_RISC|Registers|regis[29][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~53 , top_RISC|Registers|Decoder0~53, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][30] , top_RISC|Registers|regis[21][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~1 , top_RISC|Registers|Mux1~1, top_Avalon, 1
instance = comp, \ReadData_instr[15]~input , ReadData_instr[15]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~9 , top_RISC|IF_ID|auxinstr~9, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[15] , top_RISC|IF_ID|auxinstr[15], top_Avalon, 1
instance = comp, \ReadData_instr[16]~input , ReadData_instr[16]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~10 , top_RISC|IF_ID|auxinstr~10, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[16] , top_RISC|IF_ID|auxinstr[16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~30 , top_RISC|Registers|Decoder0~30, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][30] , top_RISC|Registers|regis[22][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~32 , top_RISC|Registers|Decoder0~32, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][30] , top_RISC|Registers|regis[18][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~2 , top_RISC|Registers|Mux1~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~33 , top_RISC|Registers|Decoder0~33, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][30] , top_RISC|Registers|regis[30][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~31 , top_RISC|Registers|Decoder0~31, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][30] , top_RISC|Registers|regis[26][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~3 , top_RISC|Registers|Mux1~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~58 , top_RISC|Registers|Decoder0~58, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][30] , top_RISC|Registers|regis[28][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~56 , top_RISC|Registers|Decoder0~56, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][30] , top_RISC|Registers|regis[20][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~34 , top_RISC|Registers|Decoder0~34, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][30] , top_RISC|Registers|regis[16][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~4 , top_RISC|Registers|Mux1~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~57 , top_RISC|Registers|Decoder0~57, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][30] , top_RISC|Registers|regis[24][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~5 , top_RISC|Registers|Mux1~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~6 , top_RISC|Registers|Mux1~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~9 , top_RISC|Registers|Mux1~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~27 , top_RISC|Registers|Decoder0~27, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal1~0 , top_RISC|FUnit|Equal1~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~46 , top_RISC|Registers|Decoder0~46, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][30] , top_RISC|Registers|regis[1][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~41 , top_RISC|Registers|Decoder0~41, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~63 , top_RISC|Registers|Decoder0~63, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][30] , top_RISC|Registers|regis[3][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~14 , top_RISC|Registers|Mux1~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~47 , top_RISC|Registers|Decoder0~47, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][30] , top_RISC|Registers|regis[2][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~15 , top_RISC|Registers|Mux1~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~38 , top_RISC|Registers|Decoder0~38, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~39 , top_RISC|Registers|Decoder0~39, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][30] , top_RISC|Registers|regis[10][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~37 , top_RISC|Registers|Decoder0~37, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~40 , top_RISC|Registers|Decoder0~40, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][30] , top_RISC|Registers|regis[8][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~12 , top_RISC|Registers|Mux1~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~62 , top_RISC|Registers|Decoder0~62, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][30] , top_RISC|Registers|regis[11][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~61 , top_RISC|Registers|Decoder0~61, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][30] , top_RISC|Registers|regis[9][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~13 , top_RISC|Registers|Mux1~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~16 , top_RISC|Registers|Mux1~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~29 , top_RISC|Registers|Decoder0~29, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~44 , top_RISC|Registers|Decoder0~44, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][30] , top_RISC|Registers|regis[4][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~43 , top_RISC|Registers|Decoder0~43, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][30] , top_RISC|Registers|regis[5][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~10 , top_RISC|Registers|Mux1~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~45 , top_RISC|Registers|Decoder0~45, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][30] , top_RISC|Registers|regis[7][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~42 , top_RISC|Registers|Decoder0~42, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][30] , top_RISC|Registers|regis[6][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~11 , top_RISC|Registers|Mux1~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~50 , top_RISC|Registers|Decoder0~50, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][30] , top_RISC|Registers|regis[12][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~49 , top_RISC|Registers|Decoder0~49, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][30] , top_RISC|Registers|regis[13][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~17 , top_RISC|Registers|Mux1~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~48 , top_RISC|Registers|Decoder0~48, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][30] , top_RISC|Registers|regis[14][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Decoder0~51 , top_RISC|Registers|Decoder0~51, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][30] , top_RISC|Registers|regis[15][30], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~18 , top_RISC|Registers|Mux1~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~19 , top_RISC|Registers|Mux1~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux1~20 , top_RISC|Registers|Mux1~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[30] , top_RISC|ID_EX|ard1[30], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs1[4] , top_RISC|ID_EX|aRs1[4], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs1[0] , top_RISC|ID_EX|aRs1[0], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs1[1] , top_RISC|ID_EX|aRs1[1], top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal3~0 , top_RISC|FUnit|Equal3~0, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs1[2] , top_RISC|ID_EX|aRs1[2], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs1[3] , top_RISC|ID_EX|aRs1[3], top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal3~1 , top_RISC|FUnit|Equal3~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal3~2 , top_RISC|FUnit|Equal3~2, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal4~1 , top_RISC|FUnit|Equal4~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal4~0 , top_RISC|FUnit|Equal4~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal4~2 , top_RISC|FUnit|Equal4~2, top_Avalon, 1
instance = comp, \ReadData_instr[22]~input , ReadData_instr[22]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~17 , top_RISC|IF_ID|auxinstr~17, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[22] , top_RISC|IF_ID|auxinstr[22], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs2[2] , top_RISC|ID_EX|aRs2[2], top_Avalon, 1
instance = comp, \ReadData_instr[23]~input , ReadData_instr[23]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~16 , top_RISC|IF_ID|auxinstr~16, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[23] , top_RISC|IF_ID|auxinstr[23], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs2[3] , top_RISC|ID_EX|aRs2[3], top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal2~1 , top_RISC|FUnit|Equal2~1, top_Avalon, 1
instance = comp, \ReadData_instr[24]~input , ReadData_instr[24]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~18 , top_RISC|IF_ID|auxinstr~18, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[24] , top_RISC|IF_ID|auxinstr[24], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs2[4] , top_RISC|ID_EX|aRs2[4], top_Avalon, 1
instance = comp, \ReadData_instr[21]~input , ReadData_instr[21]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~14 , top_RISC|IF_ID|auxinstr~14, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[21] , top_RISC|IF_ID|auxinstr[21], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs2[1] , top_RISC|ID_EX|aRs2[1], top_Avalon, 1
instance = comp, \ReadData_instr[20]~input , ReadData_instr[20]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~15 , top_RISC|IF_ID|auxinstr~15, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[20] , top_RISC|IF_ID|auxinstr[20], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aRs2[0] , top_RISC|ID_EX|aRs2[0], top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal2~0 , top_RISC|FUnit|Equal2~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal2~2 , top_RISC|FUnit|Equal2~2, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal5~0 , top_RISC|FUnit|Equal5~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal5~1 , top_RISC|FUnit|Equal5~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal5~2 , top_RISC|FUnit|Equal5~2, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal0~0 , top_RISC|FUnit|Equal0~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|Equal1~1 , top_RISC|FUnit|Equal1~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|always0~0 , top_RISC|FUnit|always0~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[1]~1 , top_RISC|FUnit|ForA[1]~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|always0~2 , top_RISC|FUnit|always0~2, top_Avalon, 1
instance = comp, \top_RISC|FUnit|always0~3 , top_RISC|FUnit|always0~3, top_Avalon, 1
instance = comp, \top_RISC|FUnit|always0~1 , top_RISC|FUnit|always0~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[1]~0 , top_RISC|FUnit|ForA[1]~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[1]~2 , top_RISC|FUnit|ForA[1]~2, top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr2~0 , top_RISC|conrtol|WideOr2~0, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[1]~3 , top_RISC|MuxContr|out[1]~3, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAddPC , top_RISC|ID_EX|aAddPC, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[10]~0 , top_RISC|MUXReg1|out[10]~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[0]~5 , top_RISC|FUnit|ForA[0]~5, top_Avalon, 1
instance = comp, \top_RISC|FUnit|always0~4 , top_RISC|FUnit|always0~4, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[0]~6 , top_RISC|FUnit|ForA[0]~6, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~0 , top_RISC|FUnit|ForB[1]~0, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[0]~3 , top_RISC|FUnit|ForA[0]~3, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[0]~4 , top_RISC|FUnit|ForA[0]~4, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForA[0]~7 , top_RISC|FUnit|ForA[0]~7, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[10]~2 , top_RISC|MUXReg1|out[10]~2, top_Avalon, 1
instance = comp, \ReadData_instr[31]~input , ReadData_instr[31]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~24 , top_RISC|IF_ID|auxinstr~24, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[31] , top_RISC|IF_ID|auxinstr[31], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~6 , top_RISC|ImmGen|Mux30~6, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~2 , top_RISC|ImmGen|Mux30~2, top_Avalon, 1
instance = comp, \ReadData_instr[30]~input , ReadData_instr[30]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~25 , top_RISC|IF_ID|auxinstr~25, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[30] , top_RISC|IF_ID|auxinstr[30], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~3 , top_RISC|ImmGen|Mux30~3, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3]~1 , top_RISC|ID_EX|aImmGen[3]~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~4 , top_RISC|ImmGen|Mux30~4, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[0]~5 , top_RISC|MuxContr|out[0]~5, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~5 , top_RISC|ImmGen|Mux30~5, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[28]~0 , top_RISC|ID_EX|aImmGen[28]~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux0~0 , top_RISC|ImmGen|Mux0~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux0~1 , top_RISC|ImmGen|Mux0~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[30] , top_RISC|ID_EX|aImmGen[30], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~29 , top_RISC|IF_ID|auxPC~29, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[30] , top_RISC|IF_ID|auxPC[30], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[30]~feeder , top_RISC|ID_EX|aPC[30]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[30] , top_RISC|ID_EX|aPC[30], top_Avalon, 1
instance = comp, \ReadData_instr[29]~input , ReadData_instr[29]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~26 , top_RISC|IF_ID|auxinstr~26, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[29]~feeder , top_RISC|IF_ID|auxinstr[29]~feeder, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[29] , top_RISC|IF_ID|auxinstr[29], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~7 , top_RISC|ImmGen|Mux30~7, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux1~0 , top_RISC|ImmGen|Mux1~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux1~1 , top_RISC|ImmGen|Mux1~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[29] , top_RISC|ID_EX|aImmGen[29], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~25 , top_RISC|IF_ID|auxPC~25, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[26] , top_RISC|IF_ID|auxPC[26], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[26] , top_RISC|ID_EX|aPC[26], top_Avalon, 1
instance = comp, \ReadData_instr[26]~input , ReadData_instr[26]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~29 , top_RISC|IF_ID|auxinstr~29, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[26] , top_RISC|IF_ID|auxinstr[26], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~10 , top_RISC|ImmGen|Mux30~10, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux4~0 , top_RISC|ImmGen|Mux4~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux4~1 , top_RISC|ImmGen|Mux4~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[26] , top_RISC|ID_EX|aImmGen[26], top_Avalon, 1
instance = comp, \ReadData_instr[25]~input , ReadData_instr[25]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~30 , top_RISC|IF_ID|auxinstr~30, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[25] , top_RISC|IF_ID|auxinstr[25], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~11 , top_RISC|ImmGen|Mux30~11, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux5~0 , top_RISC|ImmGen|Mux5~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux5~1 , top_RISC|ImmGen|Mux5~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[25] , top_RISC|ID_EX|aImmGen[25], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~14 , top_RISC|IF_ID|auxPC~14, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[15] , top_RISC|IF_ID|auxPC[15], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[15]~feeder , top_RISC|ID_EX|aPC[15]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[15] , top_RISC|ID_EX|aPC[15], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[13]~2 , top_RISC|ID_EX|aImmGen[13]~2, top_Avalon, 1
instance = comp, \ReadData_instr[27]~input , ReadData_instr[27]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~28 , top_RISC|IF_ID|auxinstr~28, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[27] , top_RISC|IF_ID|auxinstr[27], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~23 , top_RISC|ImmGen|Mux30~23, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~22 , top_RISC|ImmGen|Mux30~22, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[13]~3 , top_RISC|ID_EX|aImmGen[13]~3, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux15~0 , top_RISC|ImmGen|Mux15~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux15~1 , top_RISC|ImmGen|Mux15~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[13]~4 , top_RISC|ID_EX|aImmGen[13]~4, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux15~2 , top_RISC|ImmGen|Mux15~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[15] , top_RISC|ID_EX|aImmGen[15], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~17 , top_RISC|ImmGen|Mux30~17, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~24 , top_RISC|ImmGen|Mux30~24, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux16~0 , top_RISC|ImmGen|Mux16~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux16~1 , top_RISC|ImmGen|Mux16~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux16~2 , top_RISC|ImmGen|Mux16~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[14] , top_RISC|ID_EX|aImmGen[14], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux21~0 , top_RISC|ImmGen|Mux21~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~31 , top_RISC|ImmGen|Mux30~31, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3]~5 , top_RISC|ID_EX|aImmGen[3]~5, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~18 , top_RISC|ImmGen|Mux30~18, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux20~0 , top_RISC|ImmGen|Mux20~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux20~1 , top_RISC|ImmGen|Mux20~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux20~2 , top_RISC|ImmGen|Mux20~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[10] , top_RISC|ID_EX|aImmGen[10], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~9 , top_RISC|IF_ID|auxPC~9, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[10] , top_RISC|IF_ID|auxPC[10], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[10]~feeder , top_RISC|ID_EX|aPC[10]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[10] , top_RISC|ID_EX|aPC[10], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~7 , top_RISC|IF_ID|auxPC~7, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[8] , top_RISC|IF_ID|auxPC[8], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[8]~feeder , top_RISC|ID_EX|aPC[8]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[8] , top_RISC|ID_EX|aPC[8], top_Avalon, 1
instance = comp, \ReadData_instr[28]~input , ReadData_instr[28]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr~27 , top_RISC|IF_ID|auxinstr~27, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[28] , top_RISC|IF_ID|auxinstr[28], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~33 , top_RISC|ImmGen|Mux30~33, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~21 , top_RISC|ImmGen|Mux30~21, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux22~0 , top_RISC|ImmGen|Mux22~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux22~1 , top_RISC|ImmGen|Mux22~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux22~2 , top_RISC|ImmGen|Mux22~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[8] , top_RISC|ID_EX|aImmGen[8], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~4 , top_RISC|IF_ID|auxPC~4, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[5] , top_RISC|IF_ID|auxPC[5], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[5] , top_RISC|ID_EX|aPC[5], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~26 , top_RISC|ImmGen|Mux30~26, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[5]~6 , top_RISC|ID_EX|aImmGen[5]~6, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~19 , top_RISC|ImmGen|Mux30~19, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux25~0 , top_RISC|ImmGen|Mux25~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux25~1 , top_RISC|ImmGen|Mux25~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux25~2 , top_RISC|ImmGen|Mux25~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[5] , top_RISC|ID_EX|aImmGen[5], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~2 , top_RISC|IF_ID|auxPC~2, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[3] , top_RISC|IF_ID|auxPC[3], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[3]~feeder , top_RISC|ID_EX|aPC[3]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[3] , top_RISC|ID_EX|aPC[3], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3]~7 , top_RISC|ID_EX|aImmGen[3]~7, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3]~8 , top_RISC|ID_EX|aImmGen[3]~8, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3]~9 , top_RISC|ID_EX|aImmGen[3]~9, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~29 , top_RISC|ImmGen|Mux30~29, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux27~0 , top_RISC|ImmGen|Mux27~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux27~1 , top_RISC|ImmGen|Mux27~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux27~2 , top_RISC|ImmGen|Mux27~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[3] , top_RISC|ID_EX|aImmGen[3], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[2]~0 , top_RISC|Add|Sol[2]~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~37 , top_RISC|ImmGen|Mux30~37, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux28~0 , top_RISC|ImmGen|Mux28~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux28~1 , top_RISC|ImmGen|Mux28~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux28~2 , top_RISC|ImmGen|Mux28~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[2] , top_RISC|ID_EX|aImmGen[2], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~32 , top_RISC|ImmGen|Mux30~32, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux29~0 , top_RISC|ImmGen|Mux29~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~25 , top_RISC|ImmGen|Mux30~25, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux29~1 , top_RISC|ImmGen|Mux29~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux29~2 , top_RISC|ImmGen|Mux29~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[1] , top_RISC|ID_EX|aImmGen[1], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~38 , top_RISC|ImmGen|Mux30~38, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~0 , top_RISC|ImmGen|Mux30~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~39 , top_RISC|ImmGen|Mux30~39, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[0] , top_RISC|ID_EX|aImmGen[0], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[0]~32 , top_RISC|EX_MEM|aAddSum[0]~32, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[0] , top_RISC|EX_MEM|aAddSum[0], top_Avalon, 1
instance = comp, \waitRqst_instr~input , waitRqst_instr~input, top_Avalon, 1
instance = comp, \master_instr|Selector0~0 , master_instr|Selector0~0, top_Avalon, 1
instance = comp, \master_instr|state[1] , master_instr|state[1], top_Avalon, 1
instance = comp, \master_instr|Selector1~0 , master_instr|Selector1~0, top_Avalon, 1
instance = comp, \master_instr|state[0] , master_instr|state[0], top_Avalon, 1
instance = comp, \connectLogic|Mux33~0 , connectLogic|Mux33~0, top_Avalon, 1
instance = comp, \top_RISC|controlInstr|enable_out[0]~1 , top_RISC|controlInstr|enable_out[0]~1, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddPC , top_RISC|EX_MEM|aAddPC, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aBrach , top_RISC|EX_MEM|aBrach, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[1]~2 , top_RISC|PC_a|aux[1]~2, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[0] , top_RISC|PC_a|aux[0], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~0 , top_RISC|IF_ID|auxPC~0, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[0] , top_RISC|IF_ID|aAdd1[0], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[0] , top_RISC|ID_EX|aPC[0], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[1]~34 , top_RISC|EX_MEM|aAddSum[1]~34, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[1] , top_RISC|EX_MEM|aAddSum[1], top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[1]~feeder , top_RISC|PC_a|aux[1]~feeder, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[1] , top_RISC|PC_a|aux[1], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~30 , top_RISC|IF_ID|aAdd1~30, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[1] , top_RISC|IF_ID|auxPC[1], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[1] , top_RISC|ID_EX|aPC[1], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[2]~36 , top_RISC|EX_MEM|aAddSum[2]~36, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[2] , top_RISC|EX_MEM|aAddSum[2], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[2]~0 , top_RISC|MUXAddSum|out[2]~0, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[2] , top_RISC|PC_a|aux[2], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~1 , top_RISC|IF_ID|auxPC~1, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[2] , top_RISC|IF_ID|auxPC[2], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[2] , top_RISC|ID_EX|aPC[2], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[3]~38 , top_RISC|EX_MEM|aAddSum[3]~38, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[3] , top_RISC|EX_MEM|aAddSum[3], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[3]~2 , top_RISC|Add|Sol[3]~2, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[3]~1 , top_RISC|MUXAddSum|out[3]~1, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[3] , top_RISC|PC_a|aux[3], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[4]~4 , top_RISC|Add|Sol[4]~4, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~27 , top_RISC|ImmGen|Mux30~27, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux26~0 , top_RISC|ImmGen|Mux26~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~36 , top_RISC|ImmGen|Mux30~36, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux26~1 , top_RISC|ImmGen|Mux26~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux26~2 , top_RISC|ImmGen|Mux26~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[4] , top_RISC|ID_EX|aImmGen[4], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[4]~40 , top_RISC|EX_MEM|aAddSum[4]~40, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[4] , top_RISC|EX_MEM|aAddSum[4], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[4]~2 , top_RISC|MUXAddSum|out[4]~2, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[4] , top_RISC|PC_a|aux[4], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~3 , top_RISC|IF_ID|auxPC~3, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[4] , top_RISC|IF_ID|auxPC[4], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[4] , top_RISC|ID_EX|aPC[4], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[5]~42 , top_RISC|EX_MEM|aAddSum[5]~42, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[5] , top_RISC|EX_MEM|aAddSum[5], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[5]~6 , top_RISC|Add|Sol[5]~6, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[5]~3 , top_RISC|MUXAddSum|out[5]~3, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[5] , top_RISC|PC_a|aux[5], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[6]~8 , top_RISC|Add|Sol[6]~8, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~5 , top_RISC|IF_ID|auxPC~5, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[6] , top_RISC|IF_ID|auxPC[6], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[6]~feeder , top_RISC|ID_EX|aPC[6]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[6] , top_RISC|ID_EX|aPC[6], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~35 , top_RISC|ImmGen|Mux30~35, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux24~0 , top_RISC|ImmGen|Mux24~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux24~1 , top_RISC|ImmGen|Mux24~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux24~2 , top_RISC|ImmGen|Mux24~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[6] , top_RISC|ID_EX|aImmGen[6], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[6]~44 , top_RISC|EX_MEM|aAddSum[6]~44, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[6] , top_RISC|EX_MEM|aAddSum[6], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[6]~4 , top_RISC|MUXAddSum|out[6]~4, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[6] , top_RISC|PC_a|aux[6], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[7]~10 , top_RISC|Add|Sol[7]~10, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~34 , top_RISC|ImmGen|Mux30~34, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux23~0 , top_RISC|ImmGen|Mux23~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux23~1 , top_RISC|ImmGen|Mux23~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux23~2 , top_RISC|ImmGen|Mux23~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[7] , top_RISC|ID_EX|aImmGen[7], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[7]~46 , top_RISC|EX_MEM|aAddSum[7]~46, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[7] , top_RISC|EX_MEM|aAddSum[7], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[7]~5 , top_RISC|MUXAddSum|out[7]~5, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[7] , top_RISC|PC_a|aux[7], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~6 , top_RISC|IF_ID|auxPC~6, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[7] , top_RISC|IF_ID|auxPC[7], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[7]~feeder , top_RISC|ID_EX|aPC[7]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[7] , top_RISC|ID_EX|aPC[7], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[8]~48 , top_RISC|EX_MEM|aAddSum[8]~48, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[8] , top_RISC|EX_MEM|aAddSum[8], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[8]~12 , top_RISC|Add|Sol[8]~12, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[8]~6 , top_RISC|MUXAddSum|out[8]~6, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[8] , top_RISC|PC_a|aux[8], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[9]~14 , top_RISC|Add|Sol[9]~14, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~20 , top_RISC|ImmGen|Mux30~20, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux21~1 , top_RISC|ImmGen|Mux21~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux21~2 , top_RISC|ImmGen|Mux21~2, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux21~3 , top_RISC|ImmGen|Mux21~3, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[9] , top_RISC|ID_EX|aImmGen[9], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[9]~50 , top_RISC|EX_MEM|aAddSum[9]~50, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[9] , top_RISC|EX_MEM|aAddSum[9], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[9]~7 , top_RISC|MUXAddSum|out[9]~7, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[9] , top_RISC|PC_a|aux[9], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~8 , top_RISC|IF_ID|auxPC~8, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[9] , top_RISC|IF_ID|auxPC[9], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[9]~feeder , top_RISC|ID_EX|aPC[9]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[9] , top_RISC|ID_EX|aPC[9], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[10]~52 , top_RISC|EX_MEM|aAddSum[10]~52, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[10] , top_RISC|EX_MEM|aAddSum[10], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[10]~16 , top_RISC|Add|Sol[10]~16, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[10]~8 , top_RISC|MUXAddSum|out[10]~8, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[10] , top_RISC|PC_a|aux[10], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[11]~18 , top_RISC|Add|Sol[11]~18, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~10 , top_RISC|IF_ID|auxPC~10, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[11] , top_RISC|IF_ID|auxPC[11], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[11] , top_RISC|ID_EX|aPC[11], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~30 , top_RISC|ImmGen|Mux30~30, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~28 , top_RISC|ImmGen|Mux30~28, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux19~0 , top_RISC|ImmGen|Mux19~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux19~1 , top_RISC|ImmGen|Mux19~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[11] , top_RISC|ID_EX|aImmGen[11], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[11]~54 , top_RISC|EX_MEM|aAddSum[11]~54, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[11] , top_RISC|EX_MEM|aAddSum[11], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[11]~9 , top_RISC|MUXAddSum|out[11]~9, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[11] , top_RISC|PC_a|aux[11], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[12]~20 , top_RISC|Add|Sol[12]~20, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~11 , top_RISC|IF_ID|auxPC~11, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[12] , top_RISC|IF_ID|auxPC[12], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[12]~feeder , top_RISC|ID_EX|aPC[12]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[12] , top_RISC|ID_EX|aPC[12], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux18~0 , top_RISC|ImmGen|Mux18~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux18~1 , top_RISC|ImmGen|Mux18~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux18~2 , top_RISC|ImmGen|Mux18~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[12] , top_RISC|ID_EX|aImmGen[12], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[12]~56 , top_RISC|EX_MEM|aAddSum[12]~56, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[12] , top_RISC|EX_MEM|aAddSum[12], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[12]~10 , top_RISC|MUXAddSum|out[12]~10, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[12] , top_RISC|PC_a|aux[12], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[13]~22 , top_RISC|Add|Sol[13]~22, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~12 , top_RISC|IF_ID|auxPC~12, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[13] , top_RISC|IF_ID|auxPC[13], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[13]~feeder , top_RISC|ID_EX|aPC[13]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[13] , top_RISC|ID_EX|aPC[13], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux17~0 , top_RISC|ImmGen|Mux17~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux17~1 , top_RISC|ImmGen|Mux17~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux17~2 , top_RISC|ImmGen|Mux17~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[13] , top_RISC|ID_EX|aImmGen[13], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[13]~58 , top_RISC|EX_MEM|aAddSum[13]~58, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[13] , top_RISC|EX_MEM|aAddSum[13], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[13]~11 , top_RISC|MUXAddSum|out[13]~11, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[13] , top_RISC|PC_a|aux[13], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[14]~24 , top_RISC|Add|Sol[14]~24, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[14]~60 , top_RISC|EX_MEM|aAddSum[14]~60, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[14] , top_RISC|EX_MEM|aAddSum[14], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[14]~12 , top_RISC|MUXAddSum|out[14]~12, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[14] , top_RISC|PC_a|aux[14], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~13 , top_RISC|IF_ID|auxPC~13, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[14] , top_RISC|IF_ID|auxPC[14], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[14]~feeder , top_RISC|ID_EX|aPC[14]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[14] , top_RISC|ID_EX|aPC[14], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[15]~62 , top_RISC|EX_MEM|aAddSum[15]~62, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[15] , top_RISC|EX_MEM|aAddSum[15], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[15]~26 , top_RISC|Add|Sol[15]~26, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[15]~13 , top_RISC|MUXAddSum|out[15]~13, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[15] , top_RISC|PC_a|aux[15], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[16]~28 , top_RISC|Add|Sol[16]~28, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux14~0 , top_RISC|ImmGen|Mux14~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux14~1 , top_RISC|ImmGen|Mux14~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux14~2 , top_RISC|ImmGen|Mux14~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[16] , top_RISC|ID_EX|aImmGen[16], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~15 , top_RISC|IF_ID|auxPC~15, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[16] , top_RISC|IF_ID|auxPC[16], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[16]~feeder , top_RISC|ID_EX|aPC[16]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[16] , top_RISC|ID_EX|aPC[16], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[16]~64 , top_RISC|EX_MEM|aAddSum[16]~64, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[16] , top_RISC|EX_MEM|aAddSum[16], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[16]~14 , top_RISC|MUXAddSum|out[16]~14, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[16] , top_RISC|PC_a|aux[16], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[17]~30 , top_RISC|Add|Sol[17]~30, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux13~0 , top_RISC|ImmGen|Mux13~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux13~1 , top_RISC|ImmGen|Mux13~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux13~2 , top_RISC|ImmGen|Mux13~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[17] , top_RISC|ID_EX|aImmGen[17], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~16 , top_RISC|IF_ID|auxPC~16, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[17] , top_RISC|IF_ID|auxPC[17], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[17]~feeder , top_RISC|ID_EX|aPC[17]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[17] , top_RISC|ID_EX|aPC[17], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[17]~66 , top_RISC|EX_MEM|aAddSum[17]~66, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[17] , top_RISC|EX_MEM|aAddSum[17], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[17]~15 , top_RISC|MUXAddSum|out[17]~15, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[17] , top_RISC|PC_a|aux[17], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[18]~32 , top_RISC|Add|Sol[18]~32, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux12~0 , top_RISC|ImmGen|Mux12~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux12~1 , top_RISC|ImmGen|Mux12~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux12~2 , top_RISC|ImmGen|Mux12~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[18] , top_RISC|ID_EX|aImmGen[18], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~17 , top_RISC|IF_ID|auxPC~17, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[18] , top_RISC|IF_ID|auxPC[18], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[18] , top_RISC|ID_EX|aPC[18], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[18]~68 , top_RISC|EX_MEM|aAddSum[18]~68, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[18] , top_RISC|EX_MEM|aAddSum[18], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[18]~16 , top_RISC|MUXAddSum|out[18]~16, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[18] , top_RISC|PC_a|aux[18], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[19]~34 , top_RISC|Add|Sol[19]~34, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~18 , top_RISC|IF_ID|auxPC~18, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[19] , top_RISC|IF_ID|auxPC[19], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[19]~feeder , top_RISC|ID_EX|aPC[19]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[19] , top_RISC|ID_EX|aPC[19], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux11~0 , top_RISC|ImmGen|Mux11~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux11~1 , top_RISC|ImmGen|Mux11~1, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux11~2 , top_RISC|ImmGen|Mux11~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[19] , top_RISC|ID_EX|aImmGen[19], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[19]~70 , top_RISC|EX_MEM|aAddSum[19]~70, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[19] , top_RISC|EX_MEM|aAddSum[19], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[19]~17 , top_RISC|MUXAddSum|out[19]~17, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[19] , top_RISC|PC_a|aux[19], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[20]~36 , top_RISC|Add|Sol[20]~36, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~16 , top_RISC|ImmGen|Mux30~16, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux10~0 , top_RISC|ImmGen|Mux10~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux10~1 , top_RISC|ImmGen|Mux10~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[20] , top_RISC|ID_EX|aImmGen[20], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~19 , top_RISC|IF_ID|auxPC~19, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[20] , top_RISC|IF_ID|auxPC[20], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[20]~feeder , top_RISC|ID_EX|aPC[20]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[20] , top_RISC|ID_EX|aPC[20], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[20]~72 , top_RISC|EX_MEM|aAddSum[20]~72, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[20] , top_RISC|EX_MEM|aAddSum[20], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[20]~18 , top_RISC|MUXAddSum|out[20]~18, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[20] , top_RISC|PC_a|aux[20], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[21]~38 , top_RISC|Add|Sol[21]~38, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~15 , top_RISC|ImmGen|Mux30~15, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux9~0 , top_RISC|ImmGen|Mux9~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux9~1 , top_RISC|ImmGen|Mux9~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[21] , top_RISC|ID_EX|aImmGen[21], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~20 , top_RISC|IF_ID|auxPC~20, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[21] , top_RISC|IF_ID|auxPC[21], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[21]~feeder , top_RISC|ID_EX|aPC[21]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[21] , top_RISC|ID_EX|aPC[21], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[21]~74 , top_RISC|EX_MEM|aAddSum[21]~74, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[21] , top_RISC|EX_MEM|aAddSum[21], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[21]~19 , top_RISC|MUXAddSum|out[21]~19, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[21] , top_RISC|PC_a|aux[21], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[22]~40 , top_RISC|Add|Sol[22]~40, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~14 , top_RISC|ImmGen|Mux30~14, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux8~0 , top_RISC|ImmGen|Mux8~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux8~1 , top_RISC|ImmGen|Mux8~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[22] , top_RISC|ID_EX|aImmGen[22], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~21 , top_RISC|IF_ID|auxPC~21, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[22] , top_RISC|IF_ID|auxPC[22], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[22]~feeder , top_RISC|ID_EX|aPC[22]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[22] , top_RISC|ID_EX|aPC[22], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[22]~76 , top_RISC|EX_MEM|aAddSum[22]~76, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[22] , top_RISC|EX_MEM|aAddSum[22], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[22]~20 , top_RISC|MUXAddSum|out[22]~20, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[22] , top_RISC|PC_a|aux[22], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[23]~42 , top_RISC|Add|Sol[23]~42, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~13 , top_RISC|ImmGen|Mux30~13, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux7~0 , top_RISC|ImmGen|Mux7~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux7~1 , top_RISC|ImmGen|Mux7~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[23] , top_RISC|ID_EX|aImmGen[23], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~22 , top_RISC|IF_ID|auxPC~22, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[23] , top_RISC|IF_ID|auxPC[23], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[23]~feeder , top_RISC|ID_EX|aPC[23]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[23] , top_RISC|ID_EX|aPC[23], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[23]~78 , top_RISC|EX_MEM|aAddSum[23]~78, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[23] , top_RISC|EX_MEM|aAddSum[23], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[23]~21 , top_RISC|MUXAddSum|out[23]~21, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[23] , top_RISC|PC_a|aux[23], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[24]~44 , top_RISC|Add|Sol[24]~44, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~23 , top_RISC|IF_ID|auxPC~23, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[24] , top_RISC|IF_ID|auxPC[24], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[24]~feeder , top_RISC|ID_EX|aPC[24]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[24] , top_RISC|ID_EX|aPC[24], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~12 , top_RISC|ImmGen|Mux30~12, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux6~0 , top_RISC|ImmGen|Mux6~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux6~1 , top_RISC|ImmGen|Mux6~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[24] , top_RISC|ID_EX|aImmGen[24], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[24]~80 , top_RISC|EX_MEM|aAddSum[24]~80, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[24] , top_RISC|EX_MEM|aAddSum[24], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[24]~22 , top_RISC|MUXAddSum|out[24]~22, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[24] , top_RISC|PC_a|aux[24], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[25]~46 , top_RISC|Add|Sol[25]~46, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[25]~82 , top_RISC|EX_MEM|aAddSum[25]~82, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[25] , top_RISC|EX_MEM|aAddSum[25], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[25]~23 , top_RISC|MUXAddSum|out[25]~23, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[25] , top_RISC|PC_a|aux[25], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~24 , top_RISC|IF_ID|auxPC~24, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[25] , top_RISC|IF_ID|auxPC[25], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[25]~feeder , top_RISC|ID_EX|aPC[25]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[25] , top_RISC|ID_EX|aPC[25], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[26]~84 , top_RISC|EX_MEM|aAddSum[26]~84, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[26] , top_RISC|EX_MEM|aAddSum[26], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[26]~48 , top_RISC|Add|Sol[26]~48, top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[26]~24 , top_RISC|MUXAddSum|out[26]~24, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[26] , top_RISC|PC_a|aux[26], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[27]~50 , top_RISC|Add|Sol[27]~50, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~9 , top_RISC|ImmGen|Mux30~9, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux3~0 , top_RISC|ImmGen|Mux3~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux3~1 , top_RISC|ImmGen|Mux3~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[27] , top_RISC|ID_EX|aImmGen[27], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~26 , top_RISC|IF_ID|auxPC~26, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[27] , top_RISC|IF_ID|auxPC[27], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[27]~feeder , top_RISC|ID_EX|aPC[27]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[27] , top_RISC|ID_EX|aPC[27], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[27]~86 , top_RISC|EX_MEM|aAddSum[27]~86, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[27] , top_RISC|EX_MEM|aAddSum[27], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[27]~25 , top_RISC|MUXAddSum|out[27]~25, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[27] , top_RISC|PC_a|aux[27], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[28]~52 , top_RISC|Add|Sol[28]~52, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~27 , top_RISC|IF_ID|auxPC~27, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[28] , top_RISC|IF_ID|auxPC[28], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[28]~feeder , top_RISC|ID_EX|aPC[28]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[28] , top_RISC|ID_EX|aPC[28], top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux30~8 , top_RISC|ImmGen|Mux30~8, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux2~0 , top_RISC|ImmGen|Mux2~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|Mux2~1 , top_RISC|ImmGen|Mux2~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[28] , top_RISC|ID_EX|aImmGen[28], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[28]~88 , top_RISC|EX_MEM|aAddSum[28]~88, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[28] , top_RISC|EX_MEM|aAddSum[28], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[28]~26 , top_RISC|MUXAddSum|out[28]~26, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[28] , top_RISC|PC_a|aux[28], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[29]~54 , top_RISC|Add|Sol[29]~54, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[29]~90 , top_RISC|EX_MEM|aAddSum[29]~90, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[29] , top_RISC|EX_MEM|aAddSum[29], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[29]~27 , top_RISC|MUXAddSum|out[29]~27, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[29] , top_RISC|PC_a|aux[29], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~28 , top_RISC|IF_ID|auxPC~28, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[29] , top_RISC|IF_ID|auxPC[29], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[29]~feeder , top_RISC|ID_EX|aPC[29]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[29] , top_RISC|ID_EX|aPC[29], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[30]~92 , top_RISC|EX_MEM|aAddSum[30]~92, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[30] , top_RISC|EX_MEM|aAddSum[30], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[30]~28 , top_RISC|MUXAddSum|out[30]~28, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[30] , top_RISC|PC_a|aux[30], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[30]~56 , top_RISC|Add|Sol[30]~56, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~1 , top_RISC|IF_ID|aAdd1~1, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[30] , top_RISC|IF_ID|aAdd1[30], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[30] , top_RISC|ID_EX|aAdd1[30], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[10]~1 , top_RISC|MUXReg1|out[10]~1, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[30]~4 , top_RISC|MUXReg1|out[30]~4, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[30] , top_RISC|MUXReg1|out[30], top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux0~0 , top_RISC|ALUControl|Mux0~0, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ainstr4b[3] , top_RISC|ID_EX|ainstr4b[3], top_Avalon, 1
instance = comp, \top_RISC|ALUControl|Mux0~1 , top_RISC|ALUControl|Mux0~1, top_Avalon, 1
instance = comp, \top_RISC|conrtol|WideOr3~1 , top_RISC|conrtol|WideOr3~1, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[3]~4 , top_RISC|MuxContr|out[3]~4, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aALUSrc , top_RISC|ID_EX|aALUSrc, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[0]~4 , top_RISC|FUnit|ForB[0]~4, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~2 , top_RISC|FUnit|ForB[1]~2, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[0]~3 , top_RISC|FUnit|ForB[0]~3, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[0]~1 , top_RISC|FUnit|ForB[0]~1, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[0]~5 , top_RISC|FUnit|ForB[0]~5, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[0]~6 , top_RISC|FUnit|ForB[0]~6, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~7 , top_RISC|FUnit|ForB[1]~7, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~8 , top_RISC|FUnit|ForB[1]~8, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~9 , top_RISC|FUnit|ForB[1]~9, top_Avalon, 1
instance = comp, \top_RISC|FUnit|ForB[1]~10 , top_RISC|FUnit|ForB[1]~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~7 , top_RISC|Registers|Mux33~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~8 , top_RISC|Registers|Mux33~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~0 , top_RISC|Registers|Mux33~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~1 , top_RISC|Registers|Mux33~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~2 , top_RISC|Registers|Mux33~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~3 , top_RISC|Registers|Mux33~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~4 , top_RISC|Registers|Mux33~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~5 , top_RISC|Registers|Mux33~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~6 , top_RISC|Registers|Mux33~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~9 , top_RISC|Registers|Mux33~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~10 , top_RISC|Registers|Mux33~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~11 , top_RISC|Registers|Mux33~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~12 , top_RISC|Registers|Mux33~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~13 , top_RISC|Registers|Mux33~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~14 , top_RISC|Registers|Mux33~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~15 , top_RISC|Registers|Mux33~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~16 , top_RISC|Registers|Mux33~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~17 , top_RISC|Registers|Mux33~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~18 , top_RISC|Registers|Mux33~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~19 , top_RISC|Registers|Mux33~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux33~20 , top_RISC|Registers|Mux33~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[30] , top_RISC|ID_EX|ard2[30], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux1~2 , top_RISC|Mux_reg2|Mux1~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux1~3 , top_RISC|Mux_reg2|Mux1~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~101 , top_RISC|ALU|Add0~101, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~45 , top_RISC|ALU|Mux31~45, top_Avalon, 1
instance = comp, \ReadData_ext[29]~input , ReadData_ext[29]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[29]~2 , connectLogic|uPdataReadExt[29]~2, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[29] , top_RISC|MEM_WB|aData[29], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[29] , top_RISC|MEM_WB|aAddress[29], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[29]~2 , top_RISC|MUXRam|out[29]~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][29] , top_RISC|Registers|regis[16][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][29] , top_RISC|Registers|regis[24][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~4 , top_RISC|Registers|Mux2~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][29] , top_RISC|Registers|regis[20][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][29] , top_RISC|Registers|regis[28][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~5 , top_RISC|Registers|Mux2~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][29] , top_RISC|Registers|regis[22][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][29] , top_RISC|Registers|regis[30][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][29] , top_RISC|Registers|regis[26][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][29] , top_RISC|Registers|regis[18][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~2 , top_RISC|Registers|Mux2~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~3 , top_RISC|Registers|Mux2~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~6 , top_RISC|Registers|Mux2~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][29] , top_RISC|Registers|regis[19][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][29] , top_RISC|Registers|regis[23][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~7 , top_RISC|Registers|Mux2~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][29] , top_RISC|Registers|regis[27][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][29] , top_RISC|Registers|regis[31][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~8 , top_RISC|Registers|Mux2~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][29] , top_RISC|Registers|regis[21][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][29] , top_RISC|Registers|regis[17][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~0 , top_RISC|Registers|Mux2~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][29] , top_RISC|Registers|regis[25][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][29] , top_RISC|Registers|regis[29][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~1 , top_RISC|Registers|Mux2~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~9 , top_RISC|Registers|Mux2~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][29] , top_RISC|Registers|regis[12][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][29] , top_RISC|Registers|regis[13][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~17 , top_RISC|Registers|Mux2~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][29] , top_RISC|Registers|regis[14][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][29] , top_RISC|Registers|regis[15][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~18 , top_RISC|Registers|Mux2~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][29] , top_RISC|Registers|regis[8][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][29] , top_RISC|Registers|regis[10][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~10 , top_RISC|Registers|Mux2~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][29] , top_RISC|Registers|regis[9][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][29] , top_RISC|Registers|regis[11][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~11 , top_RISC|Registers|Mux2~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][29] , top_RISC|Registers|regis[7][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][29] , top_RISC|Registers|regis[6][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][29] , top_RISC|Registers|regis[4][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][29] , top_RISC|Registers|regis[5][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~12 , top_RISC|Registers|Mux2~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~13 , top_RISC|Registers|Mux2~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][29] , top_RISC|Registers|regis[2][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][29] , top_RISC|Registers|regis[1][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][29] , top_RISC|Registers|regis[3][29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~14 , top_RISC|Registers|Mux2~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~15 , top_RISC|Registers|Mux2~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~16 , top_RISC|Registers|Mux2~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~19 , top_RISC|Registers|Mux2~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux2~20 , top_RISC|Registers|Mux2~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[29] , top_RISC|ID_EX|ard1[29], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~2 , top_RISC|IF_ID|aAdd1~2, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[29] , top_RISC|IF_ID|aAdd1[29], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[29] , top_RISC|ID_EX|aAdd1[29], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[29]~5 , top_RISC|MUXReg1|out[29]~5, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[29] , top_RISC|MUXReg1|out[29], top_Avalon, 1
instance = comp, \ReadData_ext[28]~input , ReadData_ext[28]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[28]~3 , connectLogic|uPdataReadExt[28]~3, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[28] , top_RISC|MEM_WB|aData[28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][28] , top_RISC|Registers|regis[4][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][28] , top_RISC|Registers|regis[5][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~10 , top_RISC|Registers|Mux3~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][28] , top_RISC|Registers|regis[6][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][28] , top_RISC|Registers|regis[7][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~11 , top_RISC|Registers|Mux3~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][28] , top_RISC|Registers|regis[15][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][28] , top_RISC|Registers|regis[12][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][28] , top_RISC|Registers|regis[13][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~17 , top_RISC|Registers|Mux3~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][28] , top_RISC|Registers|regis[14][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~18 , top_RISC|Registers|Mux3~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][28] , top_RISC|Registers|regis[2][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][28] , top_RISC|Registers|regis[1][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][28] , top_RISC|Registers|regis[3][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~14 , top_RISC|Registers|Mux3~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~15 , top_RISC|Registers|Mux3~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][28] , top_RISC|Registers|regis[11][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][28] , top_RISC|Registers|regis[9][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][28] , top_RISC|Registers|regis[8][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][28] , top_RISC|Registers|regis[10][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~12 , top_RISC|Registers|Mux3~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~13 , top_RISC|Registers|Mux3~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~16 , top_RISC|Registers|Mux3~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~19 , top_RISC|Registers|Mux3~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][28] , top_RISC|Registers|regis[17][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][28] , top_RISC|Registers|regis[25][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~0 , top_RISC|Registers|Mux3~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][28] , top_RISC|Registers|regis[21][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][28] , top_RISC|Registers|regis[29][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~1 , top_RISC|Registers|Mux3~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][28] , top_RISC|Registers|regis[31][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][28] , top_RISC|Registers|regis[19][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][28] , top_RISC|Registers|regis[27][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~7 , top_RISC|Registers|Mux3~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][28] , top_RISC|Registers|regis[23][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~8 , top_RISC|Registers|Mux3~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][28] , top_RISC|Registers|regis[28][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][28] , top_RISC|Registers|regis[24][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][28] , top_RISC|Registers|regis[20][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][28] , top_RISC|Registers|regis[16][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~4 , top_RISC|Registers|Mux3~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~5 , top_RISC|Registers|Mux3~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][28] , top_RISC|Registers|regis[26][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][28] , top_RISC|Registers|regis[30][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][28] , top_RISC|Registers|regis[22][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][28] , top_RISC|Registers|regis[18][28], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~2 , top_RISC|Registers|Mux3~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~3 , top_RISC|Registers|Mux3~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~6 , top_RISC|Registers|Mux3~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~9 , top_RISC|Registers|Mux3~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux3~20 , top_RISC|Registers|Mux3~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[28] , top_RISC|ID_EX|ard1[28], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~3 , top_RISC|IF_ID|aAdd1~3, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[28] , top_RISC|IF_ID|aAdd1[28], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[28] , top_RISC|ID_EX|aAdd1[28], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[28]~6 , top_RISC|MUXReg1|out[28]~6, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[28] , top_RISC|MUXReg1|out[28], top_Avalon, 1
instance = comp, \ReadData_ext[27]~input , ReadData_ext[27]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[27]~4 , connectLogic|uPdataReadExt[27]~4, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[27] , top_RISC|MEM_WB|aData[27], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~2 , top_RISC|ALU|Mux24~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~0 , top_RISC|ALU|Mux24~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][27] , top_RISC|Registers|regis[30][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][27] , top_RISC|Registers|regis[22][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][27] , top_RISC|Registers|regis[26][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][27] , top_RISC|Registers|regis[18][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~0 , top_RISC|Registers|Mux36~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~1 , top_RISC|Registers|Mux36~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][27] , top_RISC|Registers|regis[23][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][27] , top_RISC|Registers|regis[19][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~7 , top_RISC|Registers|Mux36~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][27] , top_RISC|Registers|regis[27][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][27] , top_RISC|Registers|regis[31][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~8 , top_RISC|Registers|Mux36~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][27] , top_RISC|Registers|regis[25][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][27] , top_RISC|Registers|regis[29][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][27] , top_RISC|Registers|regis[21][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][27] , top_RISC|Registers|regis[17][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~2 , top_RISC|Registers|Mux36~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~3 , top_RISC|Registers|Mux36~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][27] , top_RISC|Registers|regis[20][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][27] , top_RISC|Registers|regis[28][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][27] , top_RISC|Registers|regis[24][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][27] , top_RISC|Registers|regis[16][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~4 , top_RISC|Registers|Mux36~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~5 , top_RISC|Registers|Mux36~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~6 , top_RISC|Registers|Mux36~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~9 , top_RISC|Registers|Mux36~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][27] , top_RISC|Registers|regis[8][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][27] , top_RISC|Registers|regis[9][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~10 , top_RISC|Registers|Mux36~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][27] , top_RISC|Registers|regis[11][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][27] , top_RISC|Registers|regis[10][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~11 , top_RISC|Registers|Mux36~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][27] , top_RISC|Registers|regis[13][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][27] , top_RISC|Registers|regis[15][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][27] , top_RISC|Registers|regis[14][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][27] , top_RISC|Registers|regis[12][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~17 , top_RISC|Registers|Mux36~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~18 , top_RISC|Registers|Mux36~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][27] , top_RISC|Registers|regis[5][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][27] , top_RISC|Registers|regis[7][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][27] , top_RISC|Registers|regis[4][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][27] , top_RISC|Registers|regis[6][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~12 , top_RISC|Registers|Mux36~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~13 , top_RISC|Registers|Mux36~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][27] , top_RISC|Registers|regis[2][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][27] , top_RISC|Registers|regis[3][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][27] , top_RISC|Registers|regis[1][27], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~14 , top_RISC|Registers|Mux36~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~15 , top_RISC|Registers|Mux36~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~16 , top_RISC|Registers|Mux36~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~19 , top_RISC|Registers|Mux36~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux36~20 , top_RISC|Registers|Mux36~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[27] , top_RISC|ID_EX|ard2[27], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux4~2 , top_RISC|Mux_reg2|Mux4~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux4~3 , top_RISC|Mux_reg2|Mux4~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[27]~4 , top_RISC|MUXReg2|out[27]~4, top_Avalon, 1
instance = comp, \ReadData_ext[1]~input , ReadData_ext[1]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[1]~30 , connectLogic|uPdataReadExt[1]~30, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[1] , top_RISC|MEM_WB|aData[1], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~8 , top_RISC|ALU|Add0~8, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux30~2 , top_RISC|Mux_reg2|Mux30~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~9 , top_RISC|ALU|Add0~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][1] , top_RISC|Registers|regis[8][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][1] , top_RISC|Registers|regis[10][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~10 , top_RISC|Registers|Mux30~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][1] , top_RISC|Registers|regis[9][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][1] , top_RISC|Registers|regis[11][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~11 , top_RISC|Registers|Mux30~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][1] , top_RISC|Registers|regis[13][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][1] , top_RISC|Registers|regis[12][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~17 , top_RISC|Registers|Mux30~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][1] , top_RISC|Registers|regis[14][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][1] , top_RISC|Registers|regis[15][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~18 , top_RISC|Registers|Mux30~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][1] , top_RISC|Registers|regis[2][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][1] , top_RISC|Registers|regis[3][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][1] , top_RISC|Registers|regis[1][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~14 , top_RISC|Registers|Mux30~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~15 , top_RISC|Registers|Mux30~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][1] , top_RISC|Registers|regis[7][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][1] , top_RISC|Registers|regis[6][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][1] , top_RISC|Registers|regis[4][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][1] , top_RISC|Registers|regis[5][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~12 , top_RISC|Registers|Mux30~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~13 , top_RISC|Registers|Mux30~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~16 , top_RISC|Registers|Mux30~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~19 , top_RISC|Registers|Mux30~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][1] , top_RISC|Registers|regis[31][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][1] , top_RISC|Registers|regis[27][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][1] , top_RISC|Registers|regis[19][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~7 , top_RISC|Registers|Mux30~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~8 , top_RISC|Registers|Mux30~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][1] , top_RISC|Registers|regis[29][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][1] , top_RISC|Registers|regis[25][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][1] , top_RISC|Registers|regis[17][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][1] , top_RISC|Registers|regis[21][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~0 , top_RISC|Registers|Mux30~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~1 , top_RISC|Registers|Mux30~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][1] , top_RISC|Registers|regis[28][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][1] , top_RISC|Registers|regis[16][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][1] , top_RISC|Registers|regis[24][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~4 , top_RISC|Registers|Mux30~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][1] , top_RISC|Registers|regis[20][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~5 , top_RISC|Registers|Mux30~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][1] , top_RISC|Registers|regis[22][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][1] , top_RISC|Registers|regis[30][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][1] , top_RISC|Registers|regis[18][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][1] , top_RISC|Registers|regis[26][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~2 , top_RISC|Registers|Mux30~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~3 , top_RISC|Registers|Mux30~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~6 , top_RISC|Registers|Mux30~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~9 , top_RISC|Registers|Mux30~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux30~20 , top_RISC|Registers|Mux30~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[1] , top_RISC|ID_EX|ard1[1], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[1]~33 , top_RISC|MUXReg1|out[1]~33, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[1]~34 , top_RISC|MUXReg1|out[1]~34, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[1] , top_RISC|MUXReg1|out[1], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~0 , top_RISC|ALU|Add0~0, top_Avalon, 1
instance = comp, \ReadData_ext[0]~input , ReadData_ext[0]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[0]~31 , connectLogic|uPdataReadExt[0]~31, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[0] , top_RISC|MEM_WB|aData[0], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~16 , top_RISC|ALU|Mux31~16, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[0]~31 , top_RISC|MUXReg2|out[0]~31, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[0]~32 , top_RISC|MUXReg2|out[0]~32, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[0]~33 , top_RISC|MUXReg2|out[0]~33, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][0] , top_RISC|Registers|regis[13][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][0] , top_RISC|Registers|regis[12][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~17 , top_RISC|Registers|Mux31~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][0] , top_RISC|Registers|regis[14][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][0] , top_RISC|Registers|regis[15][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~18 , top_RISC|Registers|Mux31~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][0] , top_RISC|Registers|regis[7][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][0] , top_RISC|Registers|regis[6][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][0] , top_RISC|Registers|regis[5][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][0] , top_RISC|Registers|regis[4][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~10 , top_RISC|Registers|Mux31~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~11 , top_RISC|Registers|Mux31~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][0] , top_RISC|Registers|regis[11][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][0] , top_RISC|Registers|regis[8][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][0] , top_RISC|Registers|regis[10][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~12 , top_RISC|Registers|Mux31~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~13 , top_RISC|Registers|Mux31~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][0] , top_RISC|Registers|regis[2][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][0] , top_RISC|Registers|regis[1][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][0] , top_RISC|Registers|regis[3][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~14 , top_RISC|Registers|Mux31~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~15 , top_RISC|Registers|Mux31~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~16 , top_RISC|Registers|Mux31~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~19 , top_RISC|Registers|Mux31~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][0] , top_RISC|Registers|regis[31][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][0] , top_RISC|Registers|regis[23][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][0] , top_RISC|Registers|regis[19][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][0] , top_RISC|Registers|regis[27][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~7 , top_RISC|Registers|Mux31~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~8 , top_RISC|Registers|Mux31~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][0] , top_RISC|Registers|regis[29][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][0] , top_RISC|Registers|regis[21][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][0] , top_RISC|Registers|regis[25][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][0] , top_RISC|Registers|regis[17][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~0 , top_RISC|Registers|Mux31~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~1 , top_RISC|Registers|Mux31~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][0] , top_RISC|Registers|regis[18][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][0] , top_RISC|Registers|regis[22][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~2 , top_RISC|Registers|Mux31~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][0] , top_RISC|Registers|regis[26][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][0] , top_RISC|Registers|regis[30][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~3 , top_RISC|Registers|Mux31~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][0] , top_RISC|Registers|regis[16][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][0] , top_RISC|Registers|regis[20][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~4 , top_RISC|Registers|Mux31~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][0] , top_RISC|Registers|regis[24][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][0] , top_RISC|Registers|regis[28][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~5 , top_RISC|Registers|Mux31~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~6 , top_RISC|Registers|Mux31~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~9 , top_RISC|Registers|Mux31~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux31~20 , top_RISC|Registers|Mux31~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[0] , top_RISC|ID_EX|ard1[0], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[0]~35 , top_RISC|MUXReg1|out[0]~35, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[0]~36 , top_RISC|MUXReg1|out[0]~36, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[0] , top_RISC|MUXReg1|out[0], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~17 , top_RISC|ALU|Mux31~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~20 , top_RISC|ALU|Mux29~20, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][4] , top_RISC|Registers|regis[13][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][4] , top_RISC|Registers|regis[12][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][4] , top_RISC|Registers|regis[14][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~17 , top_RISC|Registers|Mux59~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][4] , top_RISC|Registers|regis[15][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~18 , top_RISC|Registers|Mux59~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][4] , top_RISC|Registers|regis[5][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][4] , top_RISC|Registers|regis[7][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][4] , top_RISC|Registers|regis[6][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][4] , top_RISC|Registers|regis[4][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~10 , top_RISC|Registers|Mux59~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~11 , top_RISC|Registers|Mux59~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][4] , top_RISC|Registers|regis[2][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][4] , top_RISC|Registers|regis[3][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][4] , top_RISC|Registers|regis[1][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~14 , top_RISC|Registers|Mux59~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~15 , top_RISC|Registers|Mux59~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][4] , top_RISC|Registers|regis[9][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][4] , top_RISC|Registers|regis[8][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~12 , top_RISC|Registers|Mux59~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][4] , top_RISC|Registers|regis[11][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][4] , top_RISC|Registers|regis[10][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~13 , top_RISC|Registers|Mux59~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~16 , top_RISC|Registers|Mux59~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~19 , top_RISC|Registers|Mux59~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][4] , top_RISC|Registers|regis[19][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][4] , top_RISC|Registers|regis[27][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~7 , top_RISC|Registers|Mux59~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][4] , top_RISC|Registers|regis[31][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][4] , top_RISC|Registers|regis[23][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~8 , top_RISC|Registers|Mux59~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][4] , top_RISC|Registers|regis[24][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][4] , top_RISC|Registers|regis[20][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][4] , top_RISC|Registers|regis[16][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~4 , top_RISC|Registers|Mux59~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][4] , top_RISC|Registers|regis[28][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~5 , top_RISC|Registers|Mux59~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][4] , top_RISC|Registers|regis[21][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][4] , top_RISC|Registers|regis[29][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][4] , top_RISC|Registers|regis[17][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][4] , top_RISC|Registers|regis[25][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~2 , top_RISC|Registers|Mux59~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~3 , top_RISC|Registers|Mux59~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~6 , top_RISC|Registers|Mux59~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][4] , top_RISC|Registers|regis[18][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][4] , top_RISC|Registers|regis[22][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~0 , top_RISC|Registers|Mux59~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][4] , top_RISC|Registers|regis[26][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][4] , top_RISC|Registers|regis[30][4], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~1 , top_RISC|Registers|Mux59~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~9 , top_RISC|Registers|Mux59~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux59~20 , top_RISC|Registers|Mux59~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[4] , top_RISC|ID_EX|ard2[4], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux27~2 , top_RISC|Mux_reg2|Mux27~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux27~3 , top_RISC|Mux_reg2|Mux27~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[4]~27 , top_RISC|MUXReg2|out[4]~27, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~62 , top_RISC|ALU|res~62, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~4 , top_RISC|ALU|Mux29~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~6 , top_RISC|ALU|Mux23~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~4 , top_RISC|ALU|Mux23~4, top_Avalon, 1
instance = comp, \ReadData_ext[18]~input , ReadData_ext[18]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[18]~13 , connectLogic|uPdataReadExt[18]~13, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[18] , top_RISC|MEM_WB|aData[18], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~3 , top_RISC|ALU|Mux24~3, top_Avalon, 1
instance = comp, \ReadData_ext[6]~input , ReadData_ext[6]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[6]~25 , connectLogic|uPdataReadExt[6]~25, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[6] , top_RISC|MEM_WB|aData[6], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[6] , top_RISC|MEM_WB|aAddress[6], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[6]~25 , top_RISC|MUXRam|out[6]~25, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][6] , top_RISC|Registers|regis[15][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][6] , top_RISC|Registers|regis[12][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][6] , top_RISC|Registers|regis[13][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~17 , top_RISC|Registers|Mux25~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][6] , top_RISC|Registers|regis[14][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~18 , top_RISC|Registers|Mux25~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][6] , top_RISC|Registers|regis[7][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][6] , top_RISC|Registers|regis[6][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][6] , top_RISC|Registers|regis[5][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][6] , top_RISC|Registers|regis[4][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~10 , top_RISC|Registers|Mux25~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~11 , top_RISC|Registers|Mux25~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][6] , top_RISC|Registers|regis[2][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][6] , top_RISC|Registers|regis[1][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][6] , top_RISC|Registers|regis[3][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~14 , top_RISC|Registers|Mux25~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~15 , top_RISC|Registers|Mux25~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][6] , top_RISC|Registers|regis[10][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][6] , top_RISC|Registers|regis[8][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~12 , top_RISC|Registers|Mux25~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][6] , top_RISC|Registers|regis[11][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][6] , top_RISC|Registers|regis[9][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~13 , top_RISC|Registers|Mux25~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~16 , top_RISC|Registers|Mux25~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~19 , top_RISC|Registers|Mux25~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][6] , top_RISC|Registers|regis[31][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][6] , top_RISC|Registers|regis[23][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][6] , top_RISC|Registers|regis[19][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][6] , top_RISC|Registers|regis[27][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~7 , top_RISC|Registers|Mux25~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~8 , top_RISC|Registers|Mux25~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][6] , top_RISC|Registers|regis[29][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][6] , top_RISC|Registers|regis[21][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][6] , top_RISC|Registers|regis[17][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][6] , top_RISC|Registers|regis[25][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~0 , top_RISC|Registers|Mux25~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~1 , top_RISC|Registers|Mux25~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][6] , top_RISC|Registers|regis[26][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][6] , top_RISC|Registers|regis[30][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][6] , top_RISC|Registers|regis[18][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][6] , top_RISC|Registers|regis[22][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~2 , top_RISC|Registers|Mux25~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~3 , top_RISC|Registers|Mux25~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][6] , top_RISC|Registers|regis[28][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][6] , top_RISC|Registers|regis[20][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][6] , top_RISC|Registers|regis[16][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~4 , top_RISC|Registers|Mux25~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][6] , top_RISC|Registers|regis[24][6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~5 , top_RISC|Registers|Mux25~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~6 , top_RISC|Registers|Mux25~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~9 , top_RISC|Registers|Mux25~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux25~20 , top_RISC|Registers|Mux25~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[6] , top_RISC|ID_EX|ard1[6], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~25 , top_RISC|IF_ID|aAdd1~25, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[6] , top_RISC|IF_ID|aAdd1[6], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[6] , top_RISC|ID_EX|aAdd1[6], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[6]~28 , top_RISC|MUXReg1|out[6]~28, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[6] , top_RISC|MUXReg1|out[6], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~28 , top_RISC|ALU|Add0~28, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][5] , top_RISC|Registers|regis[18][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][5] , top_RISC|Registers|regis[26][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~0 , top_RISC|Registers|Mux58~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][5] , top_RISC|Registers|regis[30][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][5] , top_RISC|Registers|regis[22][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~1 , top_RISC|Registers|Mux58~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][5] , top_RISC|Registers|regis[19][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][5] , top_RISC|Registers|regis[23][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~7 , top_RISC|Registers|Mux58~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][5] , top_RISC|Registers|regis[27][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][5] , top_RISC|Registers|regis[31][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~8 , top_RISC|Registers|Mux58~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][5] , top_RISC|Registers|regis[25][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][5] , top_RISC|Registers|regis[29][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][5] , top_RISC|Registers|regis[21][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][5] , top_RISC|Registers|regis[17][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~2 , top_RISC|Registers|Mux58~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~3 , top_RISC|Registers|Mux58~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][5] , top_RISC|Registers|regis[24][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][5] , top_RISC|Registers|regis[16][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~4 , top_RISC|Registers|Mux58~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][5] , top_RISC|Registers|regis[20][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][5] , top_RISC|Registers|regis[28][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~5 , top_RISC|Registers|Mux58~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~6 , top_RISC|Registers|Mux58~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~9 , top_RISC|Registers|Mux58~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][5] , top_RISC|Registers|regis[8][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][5] , top_RISC|Registers|regis[9][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~10 , top_RISC|Registers|Mux58~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][5] , top_RISC|Registers|regis[11][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][5] , top_RISC|Registers|regis[10][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~11 , top_RISC|Registers|Mux58~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][5] , top_RISC|Registers|regis[13][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][5] , top_RISC|Registers|regis[15][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][5] , top_RISC|Registers|regis[14][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][5] , top_RISC|Registers|regis[12][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~17 , top_RISC|Registers|Mux58~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~18 , top_RISC|Registers|Mux58~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][5] , top_RISC|Registers|regis[4][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][5] , top_RISC|Registers|regis[6][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~12 , top_RISC|Registers|Mux58~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][5] , top_RISC|Registers|regis[5][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][5] , top_RISC|Registers|regis[7][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~13 , top_RISC|Registers|Mux58~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][5] , top_RISC|Registers|regis[1][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][5] , top_RISC|Registers|regis[3][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~14 , top_RISC|Registers|Mux58~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][5] , top_RISC|Registers|regis[2][5], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~15 , top_RISC|Registers|Mux58~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~16 , top_RISC|Registers|Mux58~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~19 , top_RISC|Registers|Mux58~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux58~20 , top_RISC|Registers|Mux58~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[5] , top_RISC|ID_EX|ard2[5], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux26~2 , top_RISC|Mux_reg2|Mux26~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux26~3 , top_RISC|Mux_reg2|Mux26~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[5]~26 , top_RISC|MUXReg2|out[5]~26, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[3]~28 , top_RISC|MUXReg2|out[3]~28, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~16 , top_RISC|ALU|Add0~16, top_Avalon, 1
instance = comp, \ReadData_ext[2]~input , ReadData_ext[2]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[2]~29 , connectLogic|uPdataReadExt[2]~29, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[2]~feeder , top_RISC|MEM_WB|aData[2]~feeder, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[2] , top_RISC|MEM_WB|aData[2], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[2] , top_RISC|MEM_WB|aAddress[2], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[2]~29 , top_RISC|MUXRam|out[2]~29, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][2] , top_RISC|Registers|regis[12][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][2] , top_RISC|Registers|regis[13][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~17 , top_RISC|Registers|Mux29~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][2] , top_RISC|Registers|regis[14][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][2] , top_RISC|Registers|regis[15][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~18 , top_RISC|Registers|Mux29~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][2] , top_RISC|Registers|regis[4][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][2] , top_RISC|Registers|regis[5][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~10 , top_RISC|Registers|Mux29~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][2] , top_RISC|Registers|regis[6][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][2] , top_RISC|Registers|regis[7][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~11 , top_RISC|Registers|Mux29~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][2] , top_RISC|Registers|regis[2][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][2] , top_RISC|Registers|regis[3][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][2] , top_RISC|Registers|regis[1][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~14 , top_RISC|Registers|Mux29~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~15 , top_RISC|Registers|Mux29~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][2] , top_RISC|Registers|regis[8][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][2] , top_RISC|Registers|regis[10][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~12 , top_RISC|Registers|Mux29~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][2] , top_RISC|Registers|regis[9][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][2] , top_RISC|Registers|regis[11][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~13 , top_RISC|Registers|Mux29~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~16 , top_RISC|Registers|Mux29~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~19 , top_RISC|Registers|Mux29~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][2] , top_RISC|Registers|regis[29][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][2] , top_RISC|Registers|regis[17][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][2] , top_RISC|Registers|regis[25][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~0 , top_RISC|Registers|Mux29~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][2] , top_RISC|Registers|regis[21][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~1 , top_RISC|Registers|Mux29~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][2] , top_RISC|Registers|regis[19][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][2] , top_RISC|Registers|regis[27][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~7 , top_RISC|Registers|Mux29~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][2] , top_RISC|Registers|regis[23][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][2] , top_RISC|Registers|regis[31][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~8 , top_RISC|Registers|Mux29~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][2] , top_RISC|Registers|regis[26][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][2] , top_RISC|Registers|regis[30][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][2] , top_RISC|Registers|regis[18][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][2] , top_RISC|Registers|regis[22][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~2 , top_RISC|Registers|Mux29~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~3 , top_RISC|Registers|Mux29~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][2] , top_RISC|Registers|regis[20][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][2] , top_RISC|Registers|regis[16][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~4 , top_RISC|Registers|Mux29~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][2] , top_RISC|Registers|regis[24][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][2] , top_RISC|Registers|regis[28][2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~5 , top_RISC|Registers|Mux29~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~6 , top_RISC|Registers|Mux29~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~9 , top_RISC|Registers|Mux29~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux29~20 , top_RISC|Registers|Mux29~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[2] , top_RISC|ID_EX|ard1[2], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~29 , top_RISC|IF_ID|aAdd1~29, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[2] , top_RISC|IF_ID|aAdd1[2], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[2] , top_RISC|ID_EX|aAdd1[2], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[2]~32 , top_RISC|MUXReg1|out[2]~32, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[2] , top_RISC|MUXReg1|out[2], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~10 , top_RISC|ALU|Add0~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~17 , top_RISC|ALU|Add0~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~49 , top_RISC|ALU|ShiftRight0~49, top_Avalon, 1
instance = comp, \ReadData_ext[31]~input , ReadData_ext[31]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[31]~0 , connectLogic|uPdataReadExt[31]~0, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[31] , top_RISC|MEM_WB|aData[31], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~111 , top_RISC|ALU|ShiftLeft0~111, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~98 , top_RISC|ALU|ShiftRight0~98, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~2 , top_RISC|ALU|Mux0~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][26] , top_RISC|Registers|regis[2][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][26] , top_RISC|Registers|regis[1][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][26] , top_RISC|Registers|regis[3][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~14 , top_RISC|Registers|Mux37~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~15 , top_RISC|Registers|Mux37~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][26] , top_RISC|Registers|regis[10][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][26] , top_RISC|Registers|regis[11][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][26] , top_RISC|Registers|regis[8][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][26] , top_RISC|Registers|regis[9][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~12 , top_RISC|Registers|Mux37~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~13 , top_RISC|Registers|Mux37~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~16 , top_RISC|Registers|Mux37~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][26] , top_RISC|Registers|regis[13][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][26] , top_RISC|Registers|regis[15][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][26] , top_RISC|Registers|regis[12][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][26] , top_RISC|Registers|regis[14][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~17 , top_RISC|Registers|Mux37~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~18 , top_RISC|Registers|Mux37~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][26] , top_RISC|Registers|regis[5][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][26] , top_RISC|Registers|regis[7][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][26] , top_RISC|Registers|regis[6][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][26] , top_RISC|Registers|regis[4][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~10 , top_RISC|Registers|Mux37~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~11 , top_RISC|Registers|Mux37~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~19 , top_RISC|Registers|Mux37~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][26] , top_RISC|Registers|regis[19][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][26] , top_RISC|Registers|regis[27][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~7 , top_RISC|Registers|Mux37~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][26] , top_RISC|Registers|regis[31][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][26] , top_RISC|Registers|regis[23][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~8 , top_RISC|Registers|Mux37~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][26] , top_RISC|Registers|regis[21][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][26] , top_RISC|Registers|regis[29][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][26] , top_RISC|Registers|regis[17][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][26] , top_RISC|Registers|regis[25][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~2 , top_RISC|Registers|Mux37~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~3 , top_RISC|Registers|Mux37~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][26] , top_RISC|Registers|regis[20][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][26] , top_RISC|Registers|regis[16][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~4 , top_RISC|Registers|Mux37~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][26] , top_RISC|Registers|regis[24][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][26] , top_RISC|Registers|regis[28][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~5 , top_RISC|Registers|Mux37~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~6 , top_RISC|Registers|Mux37~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][26] , top_RISC|Registers|regis[30][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][26] , top_RISC|Registers|regis[26][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][26] , top_RISC|Registers|regis[22][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][26] , top_RISC|Registers|regis[18][26], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~0 , top_RISC|Registers|Mux37~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~1 , top_RISC|Registers|Mux37~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~9 , top_RISC|Registers|Mux37~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux37~20 , top_RISC|Registers|Mux37~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[26] , top_RISC|ID_EX|ard2[26], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux5~2 , top_RISC|Mux_reg2|Mux5~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux5~3 , top_RISC|Mux_reg2|Mux5~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~89 , top_RISC|ALU|Add0~89, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][25] , top_RISC|Registers|regis[27][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][25] , top_RISC|Registers|regis[31][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][25] , top_RISC|Registers|regis[23][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][25] , top_RISC|Registers|regis[19][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~7 , top_RISC|Registers|Mux38~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~8 , top_RISC|Registers|Mux38~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][25] , top_RISC|Registers|regis[25][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][25] , top_RISC|Registers|regis[29][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][25] , top_RISC|Registers|regis[17][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][25] , top_RISC|Registers|regis[21][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~2 , top_RISC|Registers|Mux38~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~3 , top_RISC|Registers|Mux38~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][25] , top_RISC|Registers|regis[20][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][25] , top_RISC|Registers|regis[28][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][25] , top_RISC|Registers|regis[16][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][25] , top_RISC|Registers|regis[24][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~4 , top_RISC|Registers|Mux38~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~5 , top_RISC|Registers|Mux38~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~6 , top_RISC|Registers|Mux38~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][25] , top_RISC|Registers|regis[26][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][25] , top_RISC|Registers|regis[18][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~0 , top_RISC|Registers|Mux38~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][25] , top_RISC|Registers|regis[30][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][25] , top_RISC|Registers|regis[22][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~1 , top_RISC|Registers|Mux38~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~9 , top_RISC|Registers|Mux38~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][25] , top_RISC|Registers|regis[9][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][25] , top_RISC|Registers|regis[8][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~10 , top_RISC|Registers|Mux38~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][25] , top_RISC|Registers|regis[11][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][25] , top_RISC|Registers|regis[10][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~11 , top_RISC|Registers|Mux38~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][25] , top_RISC|Registers|regis[13][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][25] , top_RISC|Registers|regis[15][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][25] , top_RISC|Registers|regis[14][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][25] , top_RISC|Registers|regis[12][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~17 , top_RISC|Registers|Mux38~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~18 , top_RISC|Registers|Mux38~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][25] , top_RISC|Registers|regis[2][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][25] , top_RISC|Registers|regis[3][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][25] , top_RISC|Registers|regis[1][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~14 , top_RISC|Registers|Mux38~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~15 , top_RISC|Registers|Mux38~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][25] , top_RISC|Registers|regis[6][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][25] , top_RISC|Registers|regis[4][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~12 , top_RISC|Registers|Mux38~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][25] , top_RISC|Registers|regis[7][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][25] , top_RISC|Registers|regis[5][25], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~13 , top_RISC|Registers|Mux38~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~16 , top_RISC|Registers|Mux38~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~19 , top_RISC|Registers|Mux38~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux38~20 , top_RISC|Registers|Mux38~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[25] , top_RISC|ID_EX|ard2[25], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux6~2 , top_RISC|Mux_reg2|Mux6~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux6~3 , top_RISC|Mux_reg2|Mux6~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~86 , top_RISC|ALU|Add0~86, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][24] , top_RISC|Registers|regis[10][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][24] , top_RISC|Registers|regis[9][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][24] , top_RISC|Registers|regis[8][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~12 , top_RISC|Registers|Mux39~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][24] , top_RISC|Registers|regis[11][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~13 , top_RISC|Registers|Mux39~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][24] , top_RISC|Registers|regis[2][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][24] , top_RISC|Registers|regis[1][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][24] , top_RISC|Registers|regis[3][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~14 , top_RISC|Registers|Mux39~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~15 , top_RISC|Registers|Mux39~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~16 , top_RISC|Registers|Mux39~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][24] , top_RISC|Registers|regis[5][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][24] , top_RISC|Registers|regis[7][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][24] , top_RISC|Registers|regis[4][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][24] , top_RISC|Registers|regis[6][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~10 , top_RISC|Registers|Mux39~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~11 , top_RISC|Registers|Mux39~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][24] , top_RISC|Registers|regis[13][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][24] , top_RISC|Registers|regis[15][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][24] , top_RISC|Registers|regis[14][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][24] , top_RISC|Registers|regis[12][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~17 , top_RISC|Registers|Mux39~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~18 , top_RISC|Registers|Mux39~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~19 , top_RISC|Registers|Mux39~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][24] , top_RISC|Registers|regis[22][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][24] , top_RISC|Registers|regis[18][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~0 , top_RISC|Registers|Mux39~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][24] , top_RISC|Registers|regis[26][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][24] , top_RISC|Registers|regis[30][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~1 , top_RISC|Registers|Mux39~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][24] , top_RISC|Registers|regis[23][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][24] , top_RISC|Registers|regis[31][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][24] , top_RISC|Registers|regis[27][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][24] , top_RISC|Registers|regis[19][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~7 , top_RISC|Registers|Mux39~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~8 , top_RISC|Registers|Mux39~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][24] , top_RISC|Registers|regis[16][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][24] , top_RISC|Registers|regis[20][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~4 , top_RISC|Registers|Mux39~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][24] , top_RISC|Registers|regis[24][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][24] , top_RISC|Registers|regis[28][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~5 , top_RISC|Registers|Mux39~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][24] , top_RISC|Registers|regis[17][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][24] , top_RISC|Registers|regis[25][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~2 , top_RISC|Registers|Mux39~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][24] , top_RISC|Registers|regis[29][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][24] , top_RISC|Registers|regis[21][24], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~3 , top_RISC|Registers|Mux39~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~6 , top_RISC|Registers|Mux39~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~9 , top_RISC|Registers|Mux39~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux39~20 , top_RISC|Registers|Mux39~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[24] , top_RISC|ID_EX|ard2[24], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux7~2 , top_RISC|Mux_reg2|Mux7~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux7~3 , top_RISC|Mux_reg2|Mux7~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~83 , top_RISC|ALU|Add0~83, top_Avalon, 1
instance = comp, \ReadData_ext[23]~input , ReadData_ext[23]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[23]~8 , connectLogic|uPdataReadExt[23]~8, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[23] , top_RISC|MEM_WB|aData[23], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[23] , top_RISC|MEM_WB|aAddress[23], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[23]~8 , top_RISC|MUXRam|out[23]~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][23] , top_RISC|Registers|regis[11][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][23] , top_RISC|Registers|regis[9][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][23] , top_RISC|Registers|regis[8][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][23] , top_RISC|Registers|regis[10][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~10 , top_RISC|Registers|Mux8~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~11 , top_RISC|Registers|Mux8~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][23] , top_RISC|Registers|regis[13][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][23] , top_RISC|Registers|regis[12][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~17 , top_RISC|Registers|Mux8~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][23] , top_RISC|Registers|regis[14][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][23] , top_RISC|Registers|regis[15][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~18 , top_RISC|Registers|Mux8~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][23] , top_RISC|Registers|regis[7][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][23] , top_RISC|Registers|regis[5][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][23] , top_RISC|Registers|regis[4][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~12 , top_RISC|Registers|Mux8~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][23] , top_RISC|Registers|regis[6][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~13 , top_RISC|Registers|Mux8~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][23] , top_RISC|Registers|regis[3][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][23] , top_RISC|Registers|regis[1][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~14 , top_RISC|Registers|Mux8~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][23] , top_RISC|Registers|regis[2][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~15 , top_RISC|Registers|Mux8~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~16 , top_RISC|Registers|Mux8~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~19 , top_RISC|Registers|Mux8~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][23] , top_RISC|Registers|regis[21][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][23] , top_RISC|Registers|regis[17][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~0 , top_RISC|Registers|Mux8~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][23] , top_RISC|Registers|regis[25][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][23] , top_RISC|Registers|regis[29][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~1 , top_RISC|Registers|Mux8~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][23] , top_RISC|Registers|regis[31][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][23] , top_RISC|Registers|regis[27][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][23] , top_RISC|Registers|regis[19][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][23] , top_RISC|Registers|regis[23][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~7 , top_RISC|Registers|Mux8~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~8 , top_RISC|Registers|Mux8~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][23] , top_RISC|Registers|regis[22][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][23] , top_RISC|Registers|regis[30][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][23] , top_RISC|Registers|regis[18][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][23] , top_RISC|Registers|regis[26][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~2 , top_RISC|Registers|Mux8~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~3 , top_RISC|Registers|Mux8~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][23] , top_RISC|Registers|regis[28][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][23] , top_RISC|Registers|regis[20][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][23] , top_RISC|Registers|regis[16][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][23] , top_RISC|Registers|regis[24][23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~4 , top_RISC|Registers|Mux8~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~5 , top_RISC|Registers|Mux8~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~6 , top_RISC|Registers|Mux8~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~9 , top_RISC|Registers|Mux8~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux8~20 , top_RISC|Registers|Mux8~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[23] , top_RISC|ID_EX|ard1[23], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~8 , top_RISC|IF_ID|aAdd1~8, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[23] , top_RISC|IF_ID|aAdd1[23], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[23] , top_RISC|ID_EX|aAdd1[23], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[23]~11 , top_RISC|MUXReg1|out[23]~11, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[23] , top_RISC|MUXReg1|out[23], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~16 , top_RISC|ALU|ShiftLeft0~16, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~52 , top_RISC|ALU|ShiftRight0~52, top_Avalon, 1
instance = comp, \ReadData_ext[22]~input , ReadData_ext[22]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[22]~9 , connectLogic|uPdataReadExt[22]~9, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[22] , top_RISC|MEM_WB|aData[22], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[22] , top_RISC|MEM_WB|aAddress[22], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[22]~9 , top_RISC|MUXRam|out[22]~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][22] , top_RISC|Registers|regis[12][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][22] , top_RISC|Registers|regis[13][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~17 , top_RISC|Registers|Mux9~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][22] , top_RISC|Registers|regis[15][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][22] , top_RISC|Registers|regis[14][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~18 , top_RISC|Registers|Mux9~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][22] , top_RISC|Registers|regis[4][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][22] , top_RISC|Registers|regis[5][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~10 , top_RISC|Registers|Mux9~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][22] , top_RISC|Registers|regis[6][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][22] , top_RISC|Registers|regis[7][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~11 , top_RISC|Registers|Mux9~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][22] , top_RISC|Registers|regis[11][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][22] , top_RISC|Registers|regis[8][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][22] , top_RISC|Registers|regis[10][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~12 , top_RISC|Registers|Mux9~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][22] , top_RISC|Registers|regis[9][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~13 , top_RISC|Registers|Mux9~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][22] , top_RISC|Registers|regis[1][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][22] , top_RISC|Registers|regis[3][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~14 , top_RISC|Registers|Mux9~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][22] , top_RISC|Registers|regis[2][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~15 , top_RISC|Registers|Mux9~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~16 , top_RISC|Registers|Mux9~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~19 , top_RISC|Registers|Mux9~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][22] , top_RISC|Registers|regis[29][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][22] , top_RISC|Registers|regis[21][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][22] , top_RISC|Registers|regis[25][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][22] , top_RISC|Registers|regis[17][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~0 , top_RISC|Registers|Mux9~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~1 , top_RISC|Registers|Mux9~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][22] , top_RISC|Registers|regis[31][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][22] , top_RISC|Registers|regis[23][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][22] , top_RISC|Registers|regis[19][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][22] , top_RISC|Registers|regis[27][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~7 , top_RISC|Registers|Mux9~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~8 , top_RISC|Registers|Mux9~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][22] , top_RISC|Registers|regis[26][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][22] , top_RISC|Registers|regis[30][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][22] , top_RISC|Registers|regis[18][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][22] , top_RISC|Registers|regis[22][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~2 , top_RISC|Registers|Mux9~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~3 , top_RISC|Registers|Mux9~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][22] , top_RISC|Registers|regis[20][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][22] , top_RISC|Registers|regis[16][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~4 , top_RISC|Registers|Mux9~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][22] , top_RISC|Registers|regis[24][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][22] , top_RISC|Registers|regis[28][22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~5 , top_RISC|Registers|Mux9~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~6 , top_RISC|Registers|Mux9~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~9 , top_RISC|Registers|Mux9~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux9~20 , top_RISC|Registers|Mux9~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[22] , top_RISC|ID_EX|ard1[22], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~9 , top_RISC|IF_ID|aAdd1~9, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[22] , top_RISC|IF_ID|aAdd1[22], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[22] , top_RISC|ID_EX|aAdd1[22], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[22]~12 , top_RISC|MUXReg1|out[22]~12, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[22] , top_RISC|MUXReg1|out[22], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~53 , top_RISC|ALU|ShiftRight0~53, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~50 , top_RISC|ALU|ShiftRight0~50, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~89 , top_RISC|ALU|ShiftRight0~89, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~90 , top_RISC|ALU|ShiftRight0~90, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~2 , top_RISC|ALU|Mux9~2, top_Avalon, 1
instance = comp, \ReadData_ext[21]~input , ReadData_ext[21]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[21]~10 , connectLogic|uPdataReadExt[21]~10, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[21] , top_RISC|MEM_WB|aData[21], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[21] , top_RISC|MEM_WB|aAddress[21], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[21]~10 , top_RISC|MUXRam|out[21]~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][21] , top_RISC|Registers|regis[31][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][21] , top_RISC|Registers|regis[27][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][21] , top_RISC|Registers|regis[23][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][21] , top_RISC|Registers|regis[19][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~7 , top_RISC|Registers|Mux10~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~8 , top_RISC|Registers|Mux10~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][21] , top_RISC|Registers|regis[21][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][21] , top_RISC|Registers|regis[17][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~0 , top_RISC|Registers|Mux10~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][21] , top_RISC|Registers|regis[29][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][21] , top_RISC|Registers|regis[25][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~1 , top_RISC|Registers|Mux10~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][21] , top_RISC|Registers|regis[28][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][21] , top_RISC|Registers|regis[20][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][21] , top_RISC|Registers|regis[16][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][21] , top_RISC|Registers|regis[24][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~4 , top_RISC|Registers|Mux10~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~5 , top_RISC|Registers|Mux10~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][21] , top_RISC|Registers|regis[22][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][21] , top_RISC|Registers|regis[30][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][21] , top_RISC|Registers|regis[18][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][21] , top_RISC|Registers|regis[26][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~2 , top_RISC|Registers|Mux10~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~3 , top_RISC|Registers|Mux10~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~6 , top_RISC|Registers|Mux10~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~9 , top_RISC|Registers|Mux10~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][21] , top_RISC|Registers|regis[11][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][21] , top_RISC|Registers|regis[9][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][21] , top_RISC|Registers|regis[10][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][21] , top_RISC|Registers|regis[8][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~10 , top_RISC|Registers|Mux10~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~11 , top_RISC|Registers|Mux10~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][21] , top_RISC|Registers|regis[12][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][21] , top_RISC|Registers|regis[13][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~17 , top_RISC|Registers|Mux10~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][21] , top_RISC|Registers|regis[14][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][21] , top_RISC|Registers|regis[15][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~18 , top_RISC|Registers|Mux10~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][21] , top_RISC|Registers|regis[2][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][21] , top_RISC|Registers|regis[1][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][21] , top_RISC|Registers|regis[3][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~14 , top_RISC|Registers|Mux10~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~15 , top_RISC|Registers|Mux10~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][21] , top_RISC|Registers|regis[4][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][21] , top_RISC|Registers|regis[5][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~12 , top_RISC|Registers|Mux10~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][21] , top_RISC|Registers|regis[6][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][21] , top_RISC|Registers|regis[7][21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~13 , top_RISC|Registers|Mux10~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~16 , top_RISC|Registers|Mux10~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~19 , top_RISC|Registers|Mux10~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux10~20 , top_RISC|Registers|Mux10~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[21] , top_RISC|ID_EX|ard1[21], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~10 , top_RISC|IF_ID|aAdd1~10, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[21] , top_RISC|IF_ID|aAdd1[21], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[21] , top_RISC|ID_EX|aAdd1[21], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[21]~13 , top_RISC|MUXReg1|out[21]~13, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[21] , top_RISC|MUXReg1|out[21], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~16 , top_RISC|ALU|ShiftRight0~16, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~18 , top_RISC|ALU|ShiftRight0~18, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~6 , top_RISC|ALU|ShiftRight0~6, top_Avalon, 1
instance = comp, \ReadData_ext[20]~input , ReadData_ext[20]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[20]~11 , connectLogic|uPdataReadExt[20]~11, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[20] , top_RISC|MEM_WB|aData[20], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[20] , top_RISC|MEM_WB|aAddress[20], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[20]~11 , top_RISC|MUXRam|out[20]~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][20] , top_RISC|Registers|regis[16][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][20] , top_RISC|Registers|regis[20][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~4 , top_RISC|Registers|Mux11~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][20] , top_RISC|Registers|regis[24][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][20] , top_RISC|Registers|regis[28][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~5 , top_RISC|Registers|Mux11~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][20] , top_RISC|Registers|regis[26][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][20] , top_RISC|Registers|regis[22][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][20] , top_RISC|Registers|regis[18][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~2 , top_RISC|Registers|Mux11~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][20] , top_RISC|Registers|regis[30][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~3 , top_RISC|Registers|Mux11~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~6 , top_RISC|Registers|Mux11~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][20] , top_RISC|Registers|regis[17][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][20] , top_RISC|Registers|regis[25][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~0 , top_RISC|Registers|Mux11~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][20] , top_RISC|Registers|regis[21][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][20] , top_RISC|Registers|regis[29][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~1 , top_RISC|Registers|Mux11~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][20] , top_RISC|Registers|regis[19][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][20] , top_RISC|Registers|regis[27][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~7 , top_RISC|Registers|Mux11~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][20] , top_RISC|Registers|regis[23][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][20] , top_RISC|Registers|regis[31][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~8 , top_RISC|Registers|Mux11~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~9 , top_RISC|Registers|Mux11~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][20] , top_RISC|Registers|regis[15][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][20] , top_RISC|Registers|regis[12][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][20] , top_RISC|Registers|regis[13][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~17 , top_RISC|Registers|Mux11~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][20] , top_RISC|Registers|regis[14][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~18 , top_RISC|Registers|Mux11~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][20] , top_RISC|Registers|regis[7][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][20] , top_RISC|Registers|regis[4][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][20] , top_RISC|Registers|regis[5][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~10 , top_RISC|Registers|Mux11~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][20] , top_RISC|Registers|regis[6][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~11 , top_RISC|Registers|Mux11~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][20] , top_RISC|Registers|regis[11][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][20] , top_RISC|Registers|regis[8][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][20] , top_RISC|Registers|regis[10][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~12 , top_RISC|Registers|Mux11~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][20] , top_RISC|Registers|regis[9][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~13 , top_RISC|Registers|Mux11~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][20] , top_RISC|Registers|regis[2][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][20] , top_RISC|Registers|regis[1][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][20] , top_RISC|Registers|regis[3][20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~14 , top_RISC|Registers|Mux11~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~15 , top_RISC|Registers|Mux11~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~16 , top_RISC|Registers|Mux11~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~19 , top_RISC|Registers|Mux11~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux11~20 , top_RISC|Registers|Mux11~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[20] , top_RISC|ID_EX|ard1[20], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~11 , top_RISC|IF_ID|aAdd1~11, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[20] , top_RISC|IF_ID|aAdd1[20], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[20] , top_RISC|ID_EX|aAdd1[20], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[20]~14 , top_RISC|MUXReg1|out[20]~14, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[20] , top_RISC|MUXReg1|out[20], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~7 , top_RISC|ALU|ShiftRight0~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~19 , top_RISC|ALU|ShiftRight0~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~83 , top_RISC|ALU|ShiftRight0~83, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~84 , top_RISC|ALU|ShiftRight0~84, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~2 , top_RISC|ALU|Mux11~2, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[22]~9 , top_RISC|MUXReg2|out[22]~9, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[21]~10 , top_RISC|MUXReg2|out[21]~10, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[23]~8 , top_RISC|MUXReg2|out[23]~8, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[20]~11 , top_RISC|MUXReg2|out[20]~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~9 , top_RISC|ALU|ShiftLeft0~9, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[28]~3 , top_RISC|MUXReg2|out[28]~3, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|WideOr0~0 , top_RISC|ImmGen|WideOr0~0, top_Avalon, 1
instance = comp, \top_RISC|ImmGen|OUT[31]~0 , top_RISC|ImmGen|OUT[31]~0, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aImmGen[31] , top_RISC|ID_EX|aImmGen[31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][31] , top_RISC|Registers|regis[10][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][31] , top_RISC|Registers|regis[11][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][31] , top_RISC|Registers|regis[8][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][31] , top_RISC|Registers|regis[9][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~10 , top_RISC|Registers|Mux32~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~11 , top_RISC|Registers|Mux32~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][31] , top_RISC|Registers|regis[12][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][31] , top_RISC|Registers|regis[14][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~17 , top_RISC|Registers|Mux32~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][31] , top_RISC|Registers|regis[13][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][31] , top_RISC|Registers|regis[15][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~18 , top_RISC|Registers|Mux32~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][31] , top_RISC|Registers|regis[6][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][31] , top_RISC|Registers|regis[4][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~12 , top_RISC|Registers|Mux32~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][31] , top_RISC|Registers|regis[7][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][31] , top_RISC|Registers|regis[5][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~13 , top_RISC|Registers|Mux32~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][31] , top_RISC|Registers|regis[2][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][31] , top_RISC|Registers|regis[3][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][31] , top_RISC|Registers|regis[1][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~14 , top_RISC|Registers|Mux32~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~15 , top_RISC|Registers|Mux32~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~16 , top_RISC|Registers|Mux32~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~19 , top_RISC|Registers|Mux32~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][31] , top_RISC|Registers|regis[26][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][31] , top_RISC|Registers|regis[18][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~0 , top_RISC|Registers|Mux32~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][31] , top_RISC|Registers|regis[30][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][31] , top_RISC|Registers|regis[22][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~1 , top_RISC|Registers|Mux32~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][31] , top_RISC|Registers|regis[24][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][31] , top_RISC|Registers|regis[16][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~4 , top_RISC|Registers|Mux32~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][31] , top_RISC|Registers|regis[28][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][31] , top_RISC|Registers|regis[20][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~5 , top_RISC|Registers|Mux32~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][31] , top_RISC|Registers|regis[25][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][31] , top_RISC|Registers|regis[29][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][31] , top_RISC|Registers|regis[17][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][31] , top_RISC|Registers|regis[21][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~2 , top_RISC|Registers|Mux32~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~3 , top_RISC|Registers|Mux32~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~6 , top_RISC|Registers|Mux32~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][31] , top_RISC|Registers|regis[23][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~7 , top_RISC|Registers|Mux32~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][31] , top_RISC|Registers|regis[27][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][31] , top_RISC|Registers|regis[31][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~8 , top_RISC|Registers|Mux32~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~9 , top_RISC|Registers|Mux32~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux32~20 , top_RISC|Registers|Mux32~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[31] , top_RISC|ID_EX|ard2[31], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux0~2 , top_RISC|Mux_reg2|Mux0~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux0~3 , top_RISC|Mux_reg2|Mux0~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[31]~0 , top_RISC|MUXReg2|out[31]~0, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[30]~1 , top_RISC|MUXReg2|out[30]~1, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[29]~2 , top_RISC|MUXReg2|out[29]~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~7 , top_RISC|ALU|ShiftLeft0~7, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[26]~5 , top_RISC|MUXReg2|out[26]~5, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[25]~6 , top_RISC|MUXReg2|out[25]~6, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[24]~7 , top_RISC|MUXReg2|out[24]~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~8 , top_RISC|ALU|ShiftLeft0~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][17] , top_RISC|Registers|regis[8][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][17] , top_RISC|Registers|regis[10][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~10 , top_RISC|Registers|Mux14~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][17] , top_RISC|Registers|regis[11][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][17] , top_RISC|Registers|regis[9][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~11 , top_RISC|Registers|Mux14~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][17] , top_RISC|Registers|regis[12][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][17] , top_RISC|Registers|regis[13][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~17 , top_RISC|Registers|Mux14~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][17] , top_RISC|Registers|regis[14][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][17] , top_RISC|Registers|regis[15][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~18 , top_RISC|Registers|Mux14~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][17] , top_RISC|Registers|regis[4][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][17] , top_RISC|Registers|regis[5][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~12 , top_RISC|Registers|Mux14~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][17] , top_RISC|Registers|regis[6][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][17] , top_RISC|Registers|regis[7][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~13 , top_RISC|Registers|Mux14~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][17] , top_RISC|Registers|regis[3][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][17] , top_RISC|Registers|regis[1][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~14 , top_RISC|Registers|Mux14~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][17] , top_RISC|Registers|regis[2][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~15 , top_RISC|Registers|Mux14~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~16 , top_RISC|Registers|Mux14~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~19 , top_RISC|Registers|Mux14~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][17] , top_RISC|Registers|regis[22][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][17] , top_RISC|Registers|regis[30][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][17] , top_RISC|Registers|regis[18][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][17] , top_RISC|Registers|regis[26][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~2 , top_RISC|Registers|Mux14~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~3 , top_RISC|Registers|Mux14~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][17] , top_RISC|Registers|regis[28][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][17] , top_RISC|Registers|regis[20][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][17] , top_RISC|Registers|regis[16][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][17] , top_RISC|Registers|regis[24][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~4 , top_RISC|Registers|Mux14~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~5 , top_RISC|Registers|Mux14~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~6 , top_RISC|Registers|Mux14~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][17] , top_RISC|Registers|regis[31][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][17] , top_RISC|Registers|regis[23][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][17] , top_RISC|Registers|regis[19][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~7 , top_RISC|Registers|Mux14~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][17] , top_RISC|Registers|regis[27][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~8 , top_RISC|Registers|Mux14~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][17] , top_RISC|Registers|regis[17][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][17] , top_RISC|Registers|regis[21][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~0 , top_RISC|Registers|Mux14~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][17] , top_RISC|Registers|regis[25][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][17] , top_RISC|Registers|regis[29][17], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~1 , top_RISC|Registers|Mux14~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~9 , top_RISC|Registers|Mux14~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux14~20 , top_RISC|Registers|Mux14~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[17] , top_RISC|ID_EX|ard1[17], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~14 , top_RISC|IF_ID|aAdd1~14, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[17] , top_RISC|IF_ID|aAdd1[17], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[17] , top_RISC|ID_EX|aAdd1[17], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[17]~17 , top_RISC|MUXReg1|out[17]~17, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[17] , top_RISC|MUXReg1|out[17], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~62 , top_RISC|ALU|Add0~62, top_Avalon, 1
instance = comp, \ReadData_ext[16]~input , ReadData_ext[16]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[16]~15 , connectLogic|uPdataReadExt[16]~15, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[16] , top_RISC|MEM_WB|aData[16], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[16] , top_RISC|MEM_WB|aAddress[16], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[16]~15 , top_RISC|MUXRam|out[16]~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][16] , top_RISC|Registers|regis[22][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][16] , top_RISC|Registers|regis[18][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~2 , top_RISC|Registers|Mux15~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][16] , top_RISC|Registers|regis[30][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][16] , top_RISC|Registers|regis[26][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~3 , top_RISC|Registers|Mux15~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][16] , top_RISC|Registers|regis[16][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][16] , top_RISC|Registers|regis[20][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~4 , top_RISC|Registers|Mux15~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][16] , top_RISC|Registers|regis[28][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][16] , top_RISC|Registers|regis[24][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~5 , top_RISC|Registers|Mux15~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~6 , top_RISC|Registers|Mux15~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][16] , top_RISC|Registers|regis[31][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][16] , top_RISC|Registers|regis[23][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][16] , top_RISC|Registers|regis[19][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][16] , top_RISC|Registers|regis[27][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~7 , top_RISC|Registers|Mux15~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~8 , top_RISC|Registers|Mux15~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][16] , top_RISC|Registers|regis[25][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][16] , top_RISC|Registers|regis[17][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~0 , top_RISC|Registers|Mux15~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][16] , top_RISC|Registers|regis[29][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][16] , top_RISC|Registers|regis[21][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~1 , top_RISC|Registers|Mux15~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~9 , top_RISC|Registers|Mux15~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][16] , top_RISC|Registers|regis[11][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][16] , top_RISC|Registers|regis[8][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][16] , top_RISC|Registers|regis[10][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~12 , top_RISC|Registers|Mux15~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][16] , top_RISC|Registers|regis[9][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~13 , top_RISC|Registers|Mux15~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][16] , top_RISC|Registers|regis[2][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][16] , top_RISC|Registers|regis[1][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][16] , top_RISC|Registers|regis[3][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~14 , top_RISC|Registers|Mux15~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~15 , top_RISC|Registers|Mux15~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~16 , top_RISC|Registers|Mux15~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][16] , top_RISC|Registers|regis[4][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][16] , top_RISC|Registers|regis[5][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~10 , top_RISC|Registers|Mux15~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][16] , top_RISC|Registers|regis[6][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][16] , top_RISC|Registers|regis[7][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~11 , top_RISC|Registers|Mux15~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][16] , top_RISC|Registers|regis[15][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][16] , top_RISC|Registers|regis[14][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][16] , top_RISC|Registers|regis[12][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][16] , top_RISC|Registers|regis[13][16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~17 , top_RISC|Registers|Mux15~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~18 , top_RISC|Registers|Mux15~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~19 , top_RISC|Registers|Mux15~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux15~20 , top_RISC|Registers|Mux15~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[16] , top_RISC|ID_EX|ard1[16], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~15 , top_RISC|IF_ID|aAdd1~15, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[16] , top_RISC|IF_ID|aAdd1[16], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[16] , top_RISC|ID_EX|aAdd1[16], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[16]~18 , top_RISC|MUXReg1|out[16]~18, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[16] , top_RISC|MUXReg1|out[16], top_Avalon, 1
instance = comp, \ReadData_ext[19]~input , ReadData_ext[19]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[19]~12 , connectLogic|uPdataReadExt[19]~12, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[19] , top_RISC|MEM_WB|aData[19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][19] , top_RISC|Registers|regis[30][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][19] , top_RISC|Registers|regis[26][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][19] , top_RISC|Registers|regis[18][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~0 , top_RISC|Registers|Mux44~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][19] , top_RISC|Registers|regis[22][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~1 , top_RISC|Registers|Mux44~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][19] , top_RISC|Registers|regis[23][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][19] , top_RISC|Registers|regis[19][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~7 , top_RISC|Registers|Mux44~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][19] , top_RISC|Registers|regis[31][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][19] , top_RISC|Registers|regis[27][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~8 , top_RISC|Registers|Mux44~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][19] , top_RISC|Registers|regis[24][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][19] , top_RISC|Registers|regis[16][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~4 , top_RISC|Registers|Mux44~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][19] , top_RISC|Registers|regis[28][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][19] , top_RISC|Registers|regis[20][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~5 , top_RISC|Registers|Mux44~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][19] , top_RISC|Registers|regis[17][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][19] , top_RISC|Registers|regis[21][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~2 , top_RISC|Registers|Mux44~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][19] , top_RISC|Registers|regis[29][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][19] , top_RISC|Registers|regis[25][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~3 , top_RISC|Registers|Mux44~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~6 , top_RISC|Registers|Mux44~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~9 , top_RISC|Registers|Mux44~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][19] , top_RISC|Registers|regis[12][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][19] , top_RISC|Registers|regis[14][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~17 , top_RISC|Registers|Mux44~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][19] , top_RISC|Registers|regis[15][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][19] , top_RISC|Registers|regis[13][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~18 , top_RISC|Registers|Mux44~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][19] , top_RISC|Registers|regis[2][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][19] , top_RISC|Registers|regis[1][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][19] , top_RISC|Registers|regis[3][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~14 , top_RISC|Registers|Mux44~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~15 , top_RISC|Registers|Mux44~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][19] , top_RISC|Registers|regis[5][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][19] , top_RISC|Registers|regis[7][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][19] , top_RISC|Registers|regis[4][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][19] , top_RISC|Registers|regis[6][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~12 , top_RISC|Registers|Mux44~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~13 , top_RISC|Registers|Mux44~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~16 , top_RISC|Registers|Mux44~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][19] , top_RISC|Registers|regis[8][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][19] , top_RISC|Registers|regis[9][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~10 , top_RISC|Registers|Mux44~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][19] , top_RISC|Registers|regis[10][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][19] , top_RISC|Registers|regis[11][19], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~11 , top_RISC|Registers|Mux44~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~19 , top_RISC|Registers|Mux44~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux44~20 , top_RISC|Registers|Mux44~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[19] , top_RISC|ID_EX|ard2[19], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux12~2 , top_RISC|Mux_reg2|Mux12~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux12~3 , top_RISC|Mux_reg2|Mux12~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~68 , top_RISC|ALU|Add0~68, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][18] , top_RISC|Registers|regis[23][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][18] , top_RISC|Registers|regis[31][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][18] , top_RISC|Registers|regis[19][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][18] , top_RISC|Registers|regis[27][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~7 , top_RISC|Registers|Mux45~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~8 , top_RISC|Registers|Mux45~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][18] , top_RISC|Registers|regis[17][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][18] , top_RISC|Registers|regis[25][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~2 , top_RISC|Registers|Mux45~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][18] , top_RISC|Registers|regis[29][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][18] , top_RISC|Registers|regis[21][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~3 , top_RISC|Registers|Mux45~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][18] , top_RISC|Registers|regis[24][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][18] , top_RISC|Registers|regis[28][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][18] , top_RISC|Registers|regis[20][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][18] , top_RISC|Registers|regis[16][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~4 , top_RISC|Registers|Mux45~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~5 , top_RISC|Registers|Mux45~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~6 , top_RISC|Registers|Mux45~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][18] , top_RISC|Registers|regis[18][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][18] , top_RISC|Registers|regis[22][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~0 , top_RISC|Registers|Mux45~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][18] , top_RISC|Registers|regis[30][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][18] , top_RISC|Registers|regis[26][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~1 , top_RISC|Registers|Mux45~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~9 , top_RISC|Registers|Mux45~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][18] , top_RISC|Registers|regis[12][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][18] , top_RISC|Registers|regis[14][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~17 , top_RISC|Registers|Mux45~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][18] , top_RISC|Registers|regis[15][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][18] , top_RISC|Registers|regis[13][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~18 , top_RISC|Registers|Mux45~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][18] , top_RISC|Registers|regis[8][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][18] , top_RISC|Registers|regis[9][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~12 , top_RISC|Registers|Mux45~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][18] , top_RISC|Registers|regis[11][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][18] , top_RISC|Registers|regis[10][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~13 , top_RISC|Registers|Mux45~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][18] , top_RISC|Registers|regis[1][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][18] , top_RISC|Registers|regis[3][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~14 , top_RISC|Registers|Mux45~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][18] , top_RISC|Registers|regis[2][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~15 , top_RISC|Registers|Mux45~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~16 , top_RISC|Registers|Mux45~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][18] , top_RISC|Registers|regis[5][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][18] , top_RISC|Registers|regis[7][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][18] , top_RISC|Registers|regis[4][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][18] , top_RISC|Registers|regis[6][18], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~10 , top_RISC|Registers|Mux45~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~11 , top_RISC|Registers|Mux45~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~19 , top_RISC|Registers|Mux45~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux45~20 , top_RISC|Registers|Mux45~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[18] , top_RISC|ID_EX|ard2[18], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux13~2 , top_RISC|Mux_reg2|Mux13~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux13~3 , top_RISC|Mux_reg2|Mux13~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~65 , top_RISC|ALU|Add0~65, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~63 , top_RISC|ALU|Add0~63, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~66 , top_RISC|ALU|Add0~66, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~69 , top_RISC|ALU|Add0~69, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~71 , top_RISC|ALU|ShiftRight0~71, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~72 , top_RISC|ALU|ShiftRight0~72, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~69 , top_RISC|ALU|ShiftRight0~69, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~70 , top_RISC|ALU|ShiftRight0~70, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~73 , top_RISC|ALU|ShiftRight0~73, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~74 , top_RISC|ALU|ShiftRight0~74, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~2 , top_RISC|ALU|Mux12~2, top_Avalon, 1
instance = comp, \ReadData_ext[7]~input , ReadData_ext[7]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[7]~24 , connectLogic|uPdataReadExt[7]~24, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[7] , top_RISC|MEM_WB|aData[7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][7] , top_RISC|Registers|regis[20][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][7] , top_RISC|Registers|regis[16][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][7] , top_RISC|Registers|regis[24][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~4 , top_RISC|Registers|Mux56~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][7] , top_RISC|Registers|regis[28][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~5 , top_RISC|Registers|Mux56~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][7] , top_RISC|Registers|regis[25][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][7] , top_RISC|Registers|regis[29][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][7] , top_RISC|Registers|regis[21][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][7] , top_RISC|Registers|regis[17][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~2 , top_RISC|Registers|Mux56~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~3 , top_RISC|Registers|Mux56~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~6 , top_RISC|Registers|Mux56~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][7] , top_RISC|Registers|regis[19][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][7] , top_RISC|Registers|regis[23][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~7 , top_RISC|Registers|Mux56~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][7] , top_RISC|Registers|regis[31][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][7] , top_RISC|Registers|regis[27][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~8 , top_RISC|Registers|Mux56~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][7] , top_RISC|Registers|regis[30][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][7] , top_RISC|Registers|regis[22][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][7] , top_RISC|Registers|regis[26][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][7] , top_RISC|Registers|regis[18][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~0 , top_RISC|Registers|Mux56~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~1 , top_RISC|Registers|Mux56~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~9 , top_RISC|Registers|Mux56~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][7] , top_RISC|Registers|regis[14][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][7] , top_RISC|Registers|regis[12][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~17 , top_RISC|Registers|Mux56~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][7] , top_RISC|Registers|regis[13][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][7] , top_RISC|Registers|regis[15][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~18 , top_RISC|Registers|Mux56~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][7] , top_RISC|Registers|regis[10][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][7] , top_RISC|Registers|regis[11][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][7] , top_RISC|Registers|regis[9][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][7] , top_RISC|Registers|regis[8][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~10 , top_RISC|Registers|Mux56~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~11 , top_RISC|Registers|Mux56~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][7] , top_RISC|Registers|regis[2][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][7] , top_RISC|Registers|regis[3][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][7] , top_RISC|Registers|regis[1][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~14 , top_RISC|Registers|Mux56~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~15 , top_RISC|Registers|Mux56~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][7] , top_RISC|Registers|regis[5][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][7] , top_RISC|Registers|regis[7][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][7] , top_RISC|Registers|regis[6][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][7] , top_RISC|Registers|regis[4][7], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~12 , top_RISC|Registers|Mux56~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~13 , top_RISC|Registers|Mux56~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~16 , top_RISC|Registers|Mux56~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~19 , top_RISC|Registers|Mux56~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux56~20 , top_RISC|Registers|Mux56~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[7] , top_RISC|ID_EX|ard2[7], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux24~2 , top_RISC|Mux_reg2|Mux24~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux24~3 , top_RISC|Mux_reg2|Mux24~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[7]~24 , top_RISC|MUXReg2|out[7]~24, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~65 , top_RISC|ALU|res~65, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~9 , top_RISC|ALU|Mux29~9, top_Avalon, 1
instance = comp, \ReadData_ext[3]~input , ReadData_ext[3]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[3]~28 , connectLogic|uPdataReadExt[3]~28, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[3] , top_RISC|MEM_WB|aData[3], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[3] , top_RISC|MEM_WB|aAddress[3], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[3]~28 , top_RISC|MUXRam|out[3]~28, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][3] , top_RISC|Registers|regis[29][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][3] , top_RISC|Registers|regis[25][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][3] , top_RISC|Registers|regis[17][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][3] , top_RISC|Registers|regis[21][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~0 , top_RISC|Registers|Mux28~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~1 , top_RISC|Registers|Mux28~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][3] , top_RISC|Registers|regis[31][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][3] , top_RISC|Registers|regis[27][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][3] , top_RISC|Registers|regis[23][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][3] , top_RISC|Registers|regis[19][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~7 , top_RISC|Registers|Mux28~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~8 , top_RISC|Registers|Mux28~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][3] , top_RISC|Registers|regis[28][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][3] , top_RISC|Registers|regis[20][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][3] , top_RISC|Registers|regis[24][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][3] , top_RISC|Registers|regis[16][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~4 , top_RISC|Registers|Mux28~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~5 , top_RISC|Registers|Mux28~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][3] , top_RISC|Registers|regis[22][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][3] , top_RISC|Registers|regis[30][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][3] , top_RISC|Registers|regis[26][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][3] , top_RISC|Registers|regis[18][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~2 , top_RISC|Registers|Mux28~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~3 , top_RISC|Registers|Mux28~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~6 , top_RISC|Registers|Mux28~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~9 , top_RISC|Registers|Mux28~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][3] , top_RISC|Registers|regis[12][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][3] , top_RISC|Registers|regis[13][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~17 , top_RISC|Registers|Mux28~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][3] , top_RISC|Registers|regis[14][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][3] , top_RISC|Registers|regis[15][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~18 , top_RISC|Registers|Mux28~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][3] , top_RISC|Registers|regis[11][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][3] , top_RISC|Registers|regis[8][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][3] , top_RISC|Registers|regis[10][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~10 , top_RISC|Registers|Mux28~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][3] , top_RISC|Registers|regis[9][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~11 , top_RISC|Registers|Mux28~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][3] , top_RISC|Registers|regis[1][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][3] , top_RISC|Registers|regis[3][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~14 , top_RISC|Registers|Mux28~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][3] , top_RISC|Registers|regis[2][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~15 , top_RISC|Registers|Mux28~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][3] , top_RISC|Registers|regis[7][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][3] , top_RISC|Registers|regis[6][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][3] , top_RISC|Registers|regis[5][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][3] , top_RISC|Registers|regis[4][3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~12 , top_RISC|Registers|Mux28~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~13 , top_RISC|Registers|Mux28~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~16 , top_RISC|Registers|Mux28~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~19 , top_RISC|Registers|Mux28~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux28~20 , top_RISC|Registers|Mux28~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[3] , top_RISC|ID_EX|ard1[3], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~28 , top_RISC|IF_ID|aAdd1~28, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[3] , top_RISC|IF_ID|aAdd1[3], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[3] , top_RISC|ID_EX|aAdd1[3], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[3]~31 , top_RISC|MUXReg1|out[3]~31, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[3] , top_RISC|MUXReg1|out[3], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~22 , top_RISC|ALU|ShiftLeft0~22, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~15 , top_RISC|ALU|ShiftLeft0~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~35 , top_RISC|ALU|ShiftLeft0~35, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~36 , top_RISC|ALU|ShiftLeft0~36, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~38 , top_RISC|ALU|ShiftLeft0~38, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~39 , top_RISC|ALU|ShiftLeft0~39, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~10 , top_RISC|ALU|Mux29~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~4 , top_RISC|ALU|Mux24~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~5 , top_RISC|ALU|Mux24~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~31 , top_RISC|ALU|Add0~31, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~29 , top_RISC|ALU|Add0~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~32 , top_RISC|ALU|Add0~32, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~8 , top_RISC|ALU|Mux24~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~65 , top_RISC|ALU|ShiftRight0~65, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~67 , top_RISC|ALU|ShiftRight0~67, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~92 , top_RISC|ALU|ShiftRight0~92, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~93 , top_RISC|ALU|ShiftRight0~93, top_Avalon, 1
instance = comp, \ReadData_ext[12]~input , ReadData_ext[12]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[12]~19 , connectLogic|uPdataReadExt[12]~19, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[12]~feeder , top_RISC|MEM_WB|aData[12]~feeder, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[12] , top_RISC|MEM_WB|aData[12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][12] , top_RISC|Registers|regis[5][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][12] , top_RISC|Registers|regis[7][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][12] , top_RISC|Registers|regis[4][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][12] , top_RISC|Registers|regis[6][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~10 , top_RISC|Registers|Mux51~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~11 , top_RISC|Registers|Mux51~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][12] , top_RISC|Registers|regis[13][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][12] , top_RISC|Registers|regis[15][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][12] , top_RISC|Registers|regis[14][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][12] , top_RISC|Registers|regis[12][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~17 , top_RISC|Registers|Mux51~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~18 , top_RISC|Registers|Mux51~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][12] , top_RISC|Registers|regis[10][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][12] , top_RISC|Registers|regis[11][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][12] , top_RISC|Registers|regis[8][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][12] , top_RISC|Registers|regis[9][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~12 , top_RISC|Registers|Mux51~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~13 , top_RISC|Registers|Mux51~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][12] , top_RISC|Registers|regis[2][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][12] , top_RISC|Registers|regis[1][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][12] , top_RISC|Registers|regis[3][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~14 , top_RISC|Registers|Mux51~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~15 , top_RISC|Registers|Mux51~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~16 , top_RISC|Registers|Mux51~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~19 , top_RISC|Registers|Mux51~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][12] , top_RISC|Registers|regis[23][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][12] , top_RISC|Registers|regis[31][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][12] , top_RISC|Registers|regis[27][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][12] , top_RISC|Registers|regis[19][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~7 , top_RISC|Registers|Mux51~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~8 , top_RISC|Registers|Mux51~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][12] , top_RISC|Registers|regis[18][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][12] , top_RISC|Registers|regis[22][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~0 , top_RISC|Registers|Mux51~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][12] , top_RISC|Registers|regis[26][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][12] , top_RISC|Registers|regis[30][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~1 , top_RISC|Registers|Mux51~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][12] , top_RISC|Registers|regis[20][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][12] , top_RISC|Registers|regis[16][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~4 , top_RISC|Registers|Mux51~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][12] , top_RISC|Registers|regis[28][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][12] , top_RISC|Registers|regis[24][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~5 , top_RISC|Registers|Mux51~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][12] , top_RISC|Registers|regis[21][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][12] , top_RISC|Registers|regis[29][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][12] , top_RISC|Registers|regis[17][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][12] , top_RISC|Registers|regis[25][12], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~2 , top_RISC|Registers|Mux51~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~3 , top_RISC|Registers|Mux51~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~6 , top_RISC|Registers|Mux51~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~9 , top_RISC|Registers|Mux51~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux51~20 , top_RISC|Registers|Mux51~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[12] , top_RISC|ID_EX|ard2[12], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux19~2 , top_RISC|Mux_reg2|Mux19~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux19~3 , top_RISC|Mux_reg2|Mux19~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[12]~19 , top_RISC|MUXReg2|out[12]~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~46 , top_RISC|ALU|Add0~46, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[11]~20 , top_RISC|MUXReg2|out[11]~20, top_Avalon, 1
instance = comp, \ReadData_ext[11]~input , ReadData_ext[11]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[11]~20 , connectLogic|uPdataReadExt[11]~20, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[11] , top_RISC|MEM_WB|aData[11], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[11] , top_RISC|MEM_WB|aAddress[11], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[11]~20 , top_RISC|MUXRam|out[11]~20, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][11] , top_RISC|Registers|regis[11][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][11] , top_RISC|Registers|regis[9][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][11] , top_RISC|Registers|regis[10][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][11] , top_RISC|Registers|regis[8][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~10 , top_RISC|Registers|Mux20~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~11 , top_RISC|Registers|Mux20~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][11] , top_RISC|Registers|regis[1][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][11] , top_RISC|Registers|regis[3][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~14 , top_RISC|Registers|Mux20~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][11] , top_RISC|Registers|regis[2][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~15 , top_RISC|Registers|Mux20~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][11] , top_RISC|Registers|regis[4][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][11] , top_RISC|Registers|regis[5][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~12 , top_RISC|Registers|Mux20~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][11] , top_RISC|Registers|regis[6][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][11] , top_RISC|Registers|regis[7][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~13 , top_RISC|Registers|Mux20~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~16 , top_RISC|Registers|Mux20~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][11] , top_RISC|Registers|regis[13][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][11] , top_RISC|Registers|regis[12][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~17 , top_RISC|Registers|Mux20~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][11] , top_RISC|Registers|regis[14][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][11] , top_RISC|Registers|regis[15][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~18 , top_RISC|Registers|Mux20~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~19 , top_RISC|Registers|Mux20~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][11] , top_RISC|Registers|regis[23][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][11] , top_RISC|Registers|regis[19][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~7 , top_RISC|Registers|Mux20~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][11] , top_RISC|Registers|regis[27][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][11] , top_RISC|Registers|regis[31][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~8 , top_RISC|Registers|Mux20~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][11] , top_RISC|Registers|regis[29][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][11] , top_RISC|Registers|regis[25][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][11] , top_RISC|Registers|regis[21][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][11] , top_RISC|Registers|regis[17][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~0 , top_RISC|Registers|Mux20~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~1 , top_RISC|Registers|Mux20~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][11] , top_RISC|Registers|regis[24][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][11] , top_RISC|Registers|regis[16][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~4 , top_RISC|Registers|Mux20~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][11] , top_RISC|Registers|regis[20][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][11] , top_RISC|Registers|regis[28][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~5 , top_RISC|Registers|Mux20~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][11] , top_RISC|Registers|regis[22][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][11] , top_RISC|Registers|regis[30][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][11] , top_RISC|Registers|regis[26][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][11] , top_RISC|Registers|regis[18][11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~2 , top_RISC|Registers|Mux20~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~3 , top_RISC|Registers|Mux20~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~6 , top_RISC|Registers|Mux20~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~9 , top_RISC|Registers|Mux20~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux20~20 , top_RISC|Registers|Mux20~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[11] , top_RISC|ID_EX|ard1[11], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~20 , top_RISC|IF_ID|aAdd1~20, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[11] , top_RISC|IF_ID|aAdd1[11], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[11] , top_RISC|ID_EX|aAdd1[11], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[11]~23 , top_RISC|MUXReg1|out[11]~23, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[11] , top_RISC|MUXReg1|out[11], top_Avalon, 1
instance = comp, \ReadData_ext[10]~input , ReadData_ext[10]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[10]~21 , connectLogic|uPdataReadExt[10]~21, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[10] , top_RISC|MEM_WB|aData[10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][10] , top_RISC|Registers|regis[12][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][10] , top_RISC|Registers|regis[14][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~17 , top_RISC|Registers|Mux53~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][10] , top_RISC|Registers|regis[13][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][10] , top_RISC|Registers|regis[15][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~18 , top_RISC|Registers|Mux53~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][10] , top_RISC|Registers|regis[9][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][10] , top_RISC|Registers|regis[8][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~12 , top_RISC|Registers|Mux53~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][10] , top_RISC|Registers|regis[11][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][10] , top_RISC|Registers|regis[10][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~13 , top_RISC|Registers|Mux53~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][10] , top_RISC|Registers|regis[2][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][10] , top_RISC|Registers|regis[1][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][10] , top_RISC|Registers|regis[3][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~14 , top_RISC|Registers|Mux53~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~15 , top_RISC|Registers|Mux53~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~16 , top_RISC|Registers|Mux53~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][10] , top_RISC|Registers|regis[4][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][10] , top_RISC|Registers|regis[6][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~10 , top_RISC|Registers|Mux53~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][10] , top_RISC|Registers|regis[7][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][10] , top_RISC|Registers|regis[5][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~11 , top_RISC|Registers|Mux53~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~19 , top_RISC|Registers|Mux53~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][10] , top_RISC|Registers|regis[23][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][10] , top_RISC|Registers|regis[19][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][10] , top_RISC|Registers|regis[27][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~7 , top_RISC|Registers|Mux53~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~8 , top_RISC|Registers|Mux53~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][10] , top_RISC|Registers|regis[18][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][10] , top_RISC|Registers|regis[22][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~0 , top_RISC|Registers|Mux53~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][10] , top_RISC|Registers|regis[26][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][10] , top_RISC|Registers|regis[30][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~1 , top_RISC|Registers|Mux53~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][10] , top_RISC|Registers|regis[25][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][10] , top_RISC|Registers|regis[17][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~2 , top_RISC|Registers|Mux53~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][10] , top_RISC|Registers|regis[29][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][10] , top_RISC|Registers|regis[21][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~3 , top_RISC|Registers|Mux53~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][10] , top_RISC|Registers|regis[20][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][10] , top_RISC|Registers|regis[16][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~4 , top_RISC|Registers|Mux53~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][10] , top_RISC|Registers|regis[28][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][10] , top_RISC|Registers|regis[24][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~5 , top_RISC|Registers|Mux53~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~6 , top_RISC|Registers|Mux53~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~9 , top_RISC|Registers|Mux53~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux53~20 , top_RISC|Registers|Mux53~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[10] , top_RISC|ID_EX|ard2[10], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux21~2 , top_RISC|Mux_reg2|Mux21~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux21~3 , top_RISC|Mux_reg2|Mux21~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[10]~21 , top_RISC|MUXReg2|out[10]~21, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~56 , top_RISC|ALU|ShiftRight0~56, top_Avalon, 1
instance = comp, \ReadData_ext[13]~input , ReadData_ext[13]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[13]~18 , connectLogic|uPdataReadExt[13]~18, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[13] , top_RISC|MEM_WB|aData[13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][13] , top_RISC|Registers|regis[9][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][13] , top_RISC|Registers|regis[8][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~10 , top_RISC|Registers|Mux50~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][13] , top_RISC|Registers|regis[11][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][13] , top_RISC|Registers|regis[10][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~11 , top_RISC|Registers|Mux50~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][13] , top_RISC|Registers|regis[3][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][13] , top_RISC|Registers|regis[1][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~14 , top_RISC|Registers|Mux50~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][13] , top_RISC|Registers|regis[2][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~15 , top_RISC|Registers|Mux50~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][13] , top_RISC|Registers|regis[6][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][13] , top_RISC|Registers|regis[4][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~12 , top_RISC|Registers|Mux50~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][13] , top_RISC|Registers|regis[5][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][13] , top_RISC|Registers|regis[7][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~13 , top_RISC|Registers|Mux50~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~16 , top_RISC|Registers|Mux50~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][13] , top_RISC|Registers|regis[13][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][13] , top_RISC|Registers|regis[14][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][13] , top_RISC|Registers|regis[12][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~17 , top_RISC|Registers|Mux50~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][13] , top_RISC|Registers|regis[15][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~18 , top_RISC|Registers|Mux50~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~19 , top_RISC|Registers|Mux50~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][13] , top_RISC|Registers|regis[19][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][13] , top_RISC|Registers|regis[23][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~7 , top_RISC|Registers|Mux50~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][13] , top_RISC|Registers|regis[31][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][13] , top_RISC|Registers|regis[27][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~8 , top_RISC|Registers|Mux50~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][13] , top_RISC|Registers|regis[30][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][13] , top_RISC|Registers|regis[22][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][13] , top_RISC|Registers|regis[26][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][13] , top_RISC|Registers|regis[18][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~0 , top_RISC|Registers|Mux50~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~1 , top_RISC|Registers|Mux50~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][13] , top_RISC|Registers|regis[21][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][13] , top_RISC|Registers|regis[17][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~2 , top_RISC|Registers|Mux50~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][13] , top_RISC|Registers|regis[29][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][13] , top_RISC|Registers|regis[25][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~3 , top_RISC|Registers|Mux50~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][13] , top_RISC|Registers|regis[20][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][13] , top_RISC|Registers|regis[16][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][13] , top_RISC|Registers|regis[24][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~4 , top_RISC|Registers|Mux50~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][13] , top_RISC|Registers|regis[28][13], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~5 , top_RISC|Registers|Mux50~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~6 , top_RISC|Registers|Mux50~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~9 , top_RISC|Registers|Mux50~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux50~20 , top_RISC|Registers|Mux50~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[13] , top_RISC|ID_EX|ard2[13], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux18~2 , top_RISC|Mux_reg2|Mux18~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux18~3 , top_RISC|Mux_reg2|Mux18~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[13]~18 , top_RISC|MUXReg2|out[13]~18, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~49 , top_RISC|ALU|Add0~49, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~47 , top_RISC|ALU|Add0~47, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~50 , top_RISC|ALU|Add0~50, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~28 , top_RISC|ALU|ShiftRight0~28, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~29 , top_RISC|ALU|ShiftRight0~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~38 , top_RISC|ALU|ShiftRight0~38, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~37 , top_RISC|ALU|ShiftRight0~37, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~86 , top_RISC|ALU|ShiftRight0~86, top_Avalon, 1
instance = comp, \ReadData_ext[14]~input , ReadData_ext[14]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[14]~17 , connectLogic|uPdataReadExt[14]~17, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[14] , top_RISC|MEM_WB|aData[14], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[14] , top_RISC|MEM_WB|aAddress[14], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[14]~17 , top_RISC|MUXRam|out[14]~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][14] , top_RISC|Registers|regis[13][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][14] , top_RISC|Registers|regis[12][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~17 , top_RISC|Registers|Mux17~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][14] , top_RISC|Registers|regis[14][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][14] , top_RISC|Registers|regis[15][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~18 , top_RISC|Registers|Mux17~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][14] , top_RISC|Registers|regis[8][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][14] , top_RISC|Registers|regis[10][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~12 , top_RISC|Registers|Mux17~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][14] , top_RISC|Registers|regis[11][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][14] , top_RISC|Registers|regis[9][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~13 , top_RISC|Registers|Mux17~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][14] , top_RISC|Registers|regis[1][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][14] , top_RISC|Registers|regis[3][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~14 , top_RISC|Registers|Mux17~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][14] , top_RISC|Registers|regis[2][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~15 , top_RISC|Registers|Mux17~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~16 , top_RISC|Registers|Mux17~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][14] , top_RISC|Registers|regis[7][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][14] , top_RISC|Registers|regis[6][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][14] , top_RISC|Registers|regis[4][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][14] , top_RISC|Registers|regis[5][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~10 , top_RISC|Registers|Mux17~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~11 , top_RISC|Registers|Mux17~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~19 , top_RISC|Registers|Mux17~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][14] , top_RISC|Registers|regis[29][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][14] , top_RISC|Registers|regis[21][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][14] , top_RISC|Registers|regis[17][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][14] , top_RISC|Registers|regis[25][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~0 , top_RISC|Registers|Mux17~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~1 , top_RISC|Registers|Mux17~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][14] , top_RISC|Registers|regis[31][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][14] , top_RISC|Registers|regis[23][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][14] , top_RISC|Registers|regis[27][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][14] , top_RISC|Registers|regis[19][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~7 , top_RISC|Registers|Mux17~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~8 , top_RISC|Registers|Mux17~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][14] , top_RISC|Registers|regis[26][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][14] , top_RISC|Registers|regis[18][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][14] , top_RISC|Registers|regis[22][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~2 , top_RISC|Registers|Mux17~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][14] , top_RISC|Registers|regis[30][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~3 , top_RISC|Registers|Mux17~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][14] , top_RISC|Registers|regis[16][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][14] , top_RISC|Registers|regis[20][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~4 , top_RISC|Registers|Mux17~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][14] , top_RISC|Registers|regis[24][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][14] , top_RISC|Registers|regis[28][14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~5 , top_RISC|Registers|Mux17~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~6 , top_RISC|Registers|Mux17~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~9 , top_RISC|Registers|Mux17~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux17~20 , top_RISC|Registers|Mux17~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[14] , top_RISC|ID_EX|ard1[14], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~17 , top_RISC|IF_ID|aAdd1~17, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[14] , top_RISC|IF_ID|aAdd1[14], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[14] , top_RISC|ID_EX|aAdd1[14], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[14]~20 , top_RISC|MUXReg1|out[14]~20, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[14] , top_RISC|MUXReg1|out[14], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~45 , top_RISC|ALU|ShiftRight0~45, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~35 , top_RISC|ALU|ShiftRight0~35, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~36 , top_RISC|ALU|ShiftRight0~36, top_Avalon, 1
instance = comp, \ReadData_ext[15]~input , ReadData_ext[15]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[15]~16 , connectLogic|uPdataReadExt[15]~16, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[15] , top_RISC|MEM_WB|aData[15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][15] , top_RISC|Registers|regis[8][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][15] , top_RISC|Registers|regis[9][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~10 , top_RISC|Registers|Mux48~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][15] , top_RISC|Registers|regis[11][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][15] , top_RISC|Registers|regis[10][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~11 , top_RISC|Registers|Mux48~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][15] , top_RISC|Registers|regis[13][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][15] , top_RISC|Registers|regis[14][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][15] , top_RISC|Registers|regis[12][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~17 , top_RISC|Registers|Mux48~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][15] , top_RISC|Registers|regis[15][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~18 , top_RISC|Registers|Mux48~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][15] , top_RISC|Registers|regis[5][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][15] , top_RISC|Registers|regis[6][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][15] , top_RISC|Registers|regis[4][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~12 , top_RISC|Registers|Mux48~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][15] , top_RISC|Registers|regis[7][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~13 , top_RISC|Registers|Mux48~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][15] , top_RISC|Registers|regis[2][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][15] , top_RISC|Registers|regis[1][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][15] , top_RISC|Registers|regis[3][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~14 , top_RISC|Registers|Mux48~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~15 , top_RISC|Registers|Mux48~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~16 , top_RISC|Registers|Mux48~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~19 , top_RISC|Registers|Mux48~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][15] , top_RISC|Registers|regis[30][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][15] , top_RISC|Registers|regis[18][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][15] , top_RISC|Registers|regis[26][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~0 , top_RISC|Registers|Mux48~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][15] , top_RISC|Registers|regis[22][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~1 , top_RISC|Registers|Mux48~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][15] , top_RISC|Registers|regis[25][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][15] , top_RISC|Registers|regis[29][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][15] , top_RISC|Registers|regis[17][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][15] , top_RISC|Registers|regis[21][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~2 , top_RISC|Registers|Mux48~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~3 , top_RISC|Registers|Mux48~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][15] , top_RISC|Registers|regis[20][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][15] , top_RISC|Registers|regis[28][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][15] , top_RISC|Registers|regis[24][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][15] , top_RISC|Registers|regis[16][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~4 , top_RISC|Registers|Mux48~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~5 , top_RISC|Registers|Mux48~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~6 , top_RISC|Registers|Mux48~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][15] , top_RISC|Registers|regis[27][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][15] , top_RISC|Registers|regis[31][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][15] , top_RISC|Registers|regis[19][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][15] , top_RISC|Registers|regis[23][15], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~7 , top_RISC|Registers|Mux48~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~8 , top_RISC|Registers|Mux48~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~9 , top_RISC|Registers|Mux48~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux48~20 , top_RISC|Registers|Mux48~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[15] , top_RISC|ID_EX|ard2[15], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux16~2 , top_RISC|Mux_reg2|Mux16~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux16~3 , top_RISC|Mux_reg2|Mux16~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[15]~16 , top_RISC|MUXReg2|out[15]~16, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~55 , top_RISC|ALU|Add0~55, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~52 , top_RISC|ALU|Add0~52, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~53 , top_RISC|ALU|Add0~53, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~56 , top_RISC|ALU|Add0~56, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~80 , top_RISC|ALU|ShiftRight0~80, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~79 , top_RISC|ALU|ShiftRight0~79, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~91 , top_RISC|ALU|ShiftRight0~91, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~2 , top_RISC|ALU|Mux16~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~3 , top_RISC|ALU|Mux16~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~73 , top_RISC|ALU|res~73, top_Avalon, 1
instance = comp, \ReadData_ext[8]~input , ReadData_ext[8]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[8]~23 , connectLogic|uPdataReadExt[8]~23, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[8] , top_RISC|MEM_WB|aData[8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][8] , top_RISC|Registers|regis[2][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][8] , top_RISC|Registers|regis[3][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][8] , top_RISC|Registers|regis[1][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~14 , top_RISC|Registers|Mux55~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~15 , top_RISC|Registers|Mux55~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][8] , top_RISC|Registers|regis[9][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][8] , top_RISC|Registers|regis[8][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~12 , top_RISC|Registers|Mux55~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][8] , top_RISC|Registers|regis[11][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][8] , top_RISC|Registers|regis[10][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~13 , top_RISC|Registers|Mux55~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~16 , top_RISC|Registers|Mux55~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][8] , top_RISC|Registers|regis[14][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][8] , top_RISC|Registers|regis[12][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~17 , top_RISC|Registers|Mux55~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][8] , top_RISC|Registers|regis[15][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][8] , top_RISC|Registers|regis[13][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~18 , top_RISC|Registers|Mux55~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][8] , top_RISC|Registers|regis[6][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][8] , top_RISC|Registers|regis[4][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~10 , top_RISC|Registers|Mux55~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][8] , top_RISC|Registers|regis[7][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][8] , top_RISC|Registers|regis[5][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~11 , top_RISC|Registers|Mux55~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~19 , top_RISC|Registers|Mux55~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][8] , top_RISC|Registers|regis[24][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][8] , top_RISC|Registers|regis[28][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][8] , top_RISC|Registers|regis[20][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][8] , top_RISC|Registers|regis[16][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~4 , top_RISC|Registers|Mux55~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~5 , top_RISC|Registers|Mux55~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][8] , top_RISC|Registers|regis[21][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][8] , top_RISC|Registers|regis[17][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][8] , top_RISC|Registers|regis[25][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~2 , top_RISC|Registers|Mux55~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][8] , top_RISC|Registers|regis[29][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~3 , top_RISC|Registers|Mux55~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~6 , top_RISC|Registers|Mux55~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][8] , top_RISC|Registers|regis[19][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][8] , top_RISC|Registers|regis[27][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~7 , top_RISC|Registers|Mux55~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][8] , top_RISC|Registers|regis[31][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][8] , top_RISC|Registers|regis[23][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~8 , top_RISC|Registers|Mux55~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][8] , top_RISC|Registers|regis[30][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][8] , top_RISC|Registers|regis[26][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][8] , top_RISC|Registers|regis[22][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][8] , top_RISC|Registers|regis[18][8], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~0 , top_RISC|Registers|Mux55~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~1 , top_RISC|Registers|Mux55~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~9 , top_RISC|Registers|Mux55~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux55~20 , top_RISC|Registers|Mux55~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[8] , top_RISC|ID_EX|ard2[8], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux23~2 , top_RISC|Mux_reg2|Mux23~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux23~3 , top_RISC|Mux_reg2|Mux23~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[8]~23 , top_RISC|MUXReg2|out[8]~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~34 , top_RISC|ALU|Add0~34, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~35 , top_RISC|ALU|Add0~35, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~14 , top_RISC|ALU|ShiftRight0~14, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~13 , top_RISC|ALU|ShiftRight0~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~11 , top_RISC|ALU|ShiftRight0~11, top_Avalon, 1
instance = comp, \ReadData_ext[9]~input , ReadData_ext[9]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[9]~22 , connectLogic|uPdataReadExt[9]~22, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[9] , top_RISC|MEM_WB|aData[9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][9] , top_RISC|Registers|regis[19][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][9] , top_RISC|Registers|regis[23][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~7 , top_RISC|Registers|Mux54~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][9] , top_RISC|Registers|regis[31][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[27][9] , top_RISC|Registers|regis[27][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~8 , top_RISC|Registers|Mux54~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[30][9] , top_RISC|Registers|regis[30][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[22][9] , top_RISC|Registers|regis[22][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[26][9] , top_RISC|Registers|regis[26][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[18][9] , top_RISC|Registers|regis[18][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~0 , top_RISC|Registers|Mux54~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~1 , top_RISC|Registers|Mux54~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[25][9] , top_RISC|Registers|regis[25][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[29][9] , top_RISC|Registers|regis[29][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[21][9] , top_RISC|Registers|regis[21][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[17][9] , top_RISC|Registers|regis[17][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~2 , top_RISC|Registers|Mux54~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~3 , top_RISC|Registers|Mux54~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[24][9] , top_RISC|Registers|regis[24][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[16][9] , top_RISC|Registers|regis[16][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~4 , top_RISC|Registers|Mux54~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[28][9] , top_RISC|Registers|regis[28][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[20][9] , top_RISC|Registers|regis[20][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~5 , top_RISC|Registers|Mux54~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~6 , top_RISC|Registers|Mux54~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~9 , top_RISC|Registers|Mux54~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[13][9] , top_RISC|Registers|regis[13][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[15][9] , top_RISC|Registers|regis[15][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[12][9] , top_RISC|Registers|regis[12][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[14][9] , top_RISC|Registers|regis[14][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~17 , top_RISC|Registers|Mux54~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~18 , top_RISC|Registers|Mux54~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[10][9] , top_RISC|Registers|regis[10][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[11][9] , top_RISC|Registers|regis[11][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][9] , top_RISC|Registers|regis[9][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[8][9] , top_RISC|Registers|regis[8][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~10 , top_RISC|Registers|Mux54~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~11 , top_RISC|Registers|Mux54~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[5][9] , top_RISC|Registers|regis[5][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[7][9] , top_RISC|Registers|regis[7][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[6][9] , top_RISC|Registers|regis[6][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[4][9] , top_RISC|Registers|regis[4][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~12 , top_RISC|Registers|Mux54~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~13 , top_RISC|Registers|Mux54~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[1][9] , top_RISC|Registers|regis[1][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[3][9] , top_RISC|Registers|regis[3][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~14 , top_RISC|Registers|Mux54~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[2][9] , top_RISC|Registers|regis[2][9], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~15 , top_RISC|Registers|Mux54~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~16 , top_RISC|Registers|Mux54~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~19 , top_RISC|Registers|Mux54~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux54~20 , top_RISC|Registers|Mux54~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[9] , top_RISC|ID_EX|ard2[9], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux22~2 , top_RISC|Mux_reg2|Mux22~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux22~3 , top_RISC|Mux_reg2|Mux22~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[9]~22 , top_RISC|MUXReg2|out[9]~22, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~37 , top_RISC|ALU|Add0~37, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~38 , top_RISC|ALU|Add0~38, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~43 , top_RISC|ALU|ShiftRight0~43, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~44 , top_RISC|ALU|ShiftRight0~44, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~47 , top_RISC|ALU|ShiftRight0~47, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~39 , top_RISC|ALU|ShiftRight0~39, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~26 , top_RISC|ALU|ShiftRight0~26, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~27 , top_RISC|ALU|ShiftRight0~27, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~94 , top_RISC|ALU|ShiftRight0~94, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~67 , top_RISC|ALU|res~67, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~44 , top_RISC|ALU|ShiftLeft0~44, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~45 , top_RISC|ALU|ShiftLeft0~45, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~29 , top_RISC|ALU|ShiftLeft0~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~30 , top_RISC|ALU|ShiftLeft0~30, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~46 , top_RISC|ALU|ShiftLeft0~46, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~47 , top_RISC|ALU|ShiftLeft0~47, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~0 , top_RISC|ALU|Mux22~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~1 , top_RISC|ALU|Mux22~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~2 , top_RISC|ALU|Mux22~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~3 , top_RISC|ALU|Mux22~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~4 , top_RISC|ALU|Mux22~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux22~5 , top_RISC|ALU|Mux22~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[9] , top_RISC|EX_MEM|aAluRes[9], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[9] , top_RISC|MEM_WB|aAddress[9], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[9]~22 , top_RISC|MUXRam|out[9]~22, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~10 , top_RISC|Registers|Mux22~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~11 , top_RISC|Registers|Mux22~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~17 , top_RISC|Registers|Mux22~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~18 , top_RISC|Registers|Mux22~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~14 , top_RISC|Registers|Mux22~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~15 , top_RISC|Registers|Mux22~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~12 , top_RISC|Registers|Mux22~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~13 , top_RISC|Registers|Mux22~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~16 , top_RISC|Registers|Mux22~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~19 , top_RISC|Registers|Mux22~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~7 , top_RISC|Registers|Mux22~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~8 , top_RISC|Registers|Mux22~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~0 , top_RISC|Registers|Mux22~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~1 , top_RISC|Registers|Mux22~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~4 , top_RISC|Registers|Mux22~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~5 , top_RISC|Registers|Mux22~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~2 , top_RISC|Registers|Mux22~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~3 , top_RISC|Registers|Mux22~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~6 , top_RISC|Registers|Mux22~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~9 , top_RISC|Registers|Mux22~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux22~20 , top_RISC|Registers|Mux22~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[9] , top_RISC|ID_EX|ard1[9], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~22 , top_RISC|IF_ID|aAdd1~22, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[9] , top_RISC|IF_ID|aAdd1[9], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[9] , top_RISC|ID_EX|aAdd1[9], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[9]~25 , top_RISC|MUXReg1|out[9]~25, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[9] , top_RISC|MUXReg1|out[9], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~12 , top_RISC|ALU|ShiftRight0~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~15 , top_RISC|ALU|ShiftRight0~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~99 , top_RISC|ALU|ShiftRight0~99, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~66 , top_RISC|ALU|res~66, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~24 , top_RISC|ALU|ShiftLeft0~24, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~26 , top_RISC|ALU|ShiftLeft0~26, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~40 , top_RISC|ALU|ShiftLeft0~40, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~41 , top_RISC|ALU|ShiftLeft0~41, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~25 , top_RISC|ALU|ShiftLeft0~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~42 , top_RISC|ALU|ShiftLeft0~42, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~43 , top_RISC|ALU|ShiftLeft0~43, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~0 , top_RISC|ALU|Mux23~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~1 , top_RISC|ALU|Mux23~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~2 , top_RISC|ALU|Mux23~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~3 , top_RISC|ALU|Mux23~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~5 , top_RISC|ALU|Mux23~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux23~7 , top_RISC|ALU|Mux23~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[8] , top_RISC|EX_MEM|aAluRes[8], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[8] , top_RISC|MEM_WB|aAddress[8], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[8]~23 , top_RISC|MUXRam|out[8]~23, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~17 , top_RISC|Registers|Mux23~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~18 , top_RISC|Registers|Mux23~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~10 , top_RISC|Registers|Mux23~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~11 , top_RISC|Registers|Mux23~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~14 , top_RISC|Registers|Mux23~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~15 , top_RISC|Registers|Mux23~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~12 , top_RISC|Registers|Mux23~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~13 , top_RISC|Registers|Mux23~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~16 , top_RISC|Registers|Mux23~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~19 , top_RISC|Registers|Mux23~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~7 , top_RISC|Registers|Mux23~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~8 , top_RISC|Registers|Mux23~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~0 , top_RISC|Registers|Mux23~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~1 , top_RISC|Registers|Mux23~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~4 , top_RISC|Registers|Mux23~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~5 , top_RISC|Registers|Mux23~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~2 , top_RISC|Registers|Mux23~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~3 , top_RISC|Registers|Mux23~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~6 , top_RISC|Registers|Mux23~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~9 , top_RISC|Registers|Mux23~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux23~20 , top_RISC|Registers|Mux23~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[8] , top_RISC|ID_EX|ard1[8], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~23 , top_RISC|IF_ID|aAdd1~23, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[8] , top_RISC|IF_ID|aAdd1[8], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[8] , top_RISC|ID_EX|aAdd1[8], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[8]~26 , top_RISC|MUXReg1|out[8]~26, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[8] , top_RISC|MUXReg1|out[8], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~52 , top_RISC|ALU|ShiftLeft0~52, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~53 , top_RISC|ALU|ShiftLeft0~53, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~70 , top_RISC|ALU|ShiftLeft0~70, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~71 , top_RISC|ALU|ShiftLeft0~71, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~72 , top_RISC|ALU|ShiftLeft0~72, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~73 , top_RISC|ALU|ShiftLeft0~73, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~74 , top_RISC|ALU|ShiftLeft0~74, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~4 , top_RISC|ALU|Mux16~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~5 , top_RISC|ALU|Mux16~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~6 , top_RISC|ALU|Mux16~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~7 , top_RISC|ALU|Mux16~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~8 , top_RISC|ALU|Mux16~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~9 , top_RISC|ALU|Mux16~9, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[15] , top_RISC|EX_MEM|aAluRes[15], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[15] , top_RISC|MEM_WB|aAddress[15], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[15]~16 , top_RISC|MUXRam|out[15]~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~17 , top_RISC|Registers|Mux16~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~18 , top_RISC|Registers|Mux16~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~10 , top_RISC|Registers|Mux16~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~11 , top_RISC|Registers|Mux16~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~14 , top_RISC|Registers|Mux16~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~15 , top_RISC|Registers|Mux16~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~12 , top_RISC|Registers|Mux16~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~13 , top_RISC|Registers|Mux16~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~16 , top_RISC|Registers|Mux16~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~19 , top_RISC|Registers|Mux16~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~0 , top_RISC|Registers|Mux16~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~1 , top_RISC|Registers|Mux16~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~7 , top_RISC|Registers|Mux16~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~8 , top_RISC|Registers|Mux16~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~4 , top_RISC|Registers|Mux16~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~5 , top_RISC|Registers|Mux16~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~2 , top_RISC|Registers|Mux16~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~3 , top_RISC|Registers|Mux16~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~6 , top_RISC|Registers|Mux16~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~9 , top_RISC|Registers|Mux16~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux16~20 , top_RISC|Registers|Mux16~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[15] , top_RISC|ID_EX|ard1[15], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~16 , top_RISC|IF_ID|aAdd1~16, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[15] , top_RISC|IF_ID|aAdd1[15], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[15] , top_RISC|ID_EX|aAdd1[15], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[15]~19 , top_RISC|MUXReg1|out[15]~19, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[15] , top_RISC|MUXReg1|out[15], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~46 , top_RISC|ALU|ShiftRight0~46, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~85 , top_RISC|ALU|ShiftRight0~85, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~96 , top_RISC|ALU|ShiftRight0~96, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~71 , top_RISC|ALU|res~71, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~60 , top_RISC|ALU|ShiftLeft0~60, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~61 , top_RISC|ALU|ShiftLeft0~61, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~62 , top_RISC|ALU|ShiftLeft0~62, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~63 , top_RISC|ALU|ShiftLeft0~63, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~64 , top_RISC|ALU|ShiftLeft0~64, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~0 , top_RISC|ALU|Mux18~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~1 , top_RISC|ALU|Mux18~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~2 , top_RISC|ALU|Mux18~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~3 , top_RISC|ALU|Mux18~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~4 , top_RISC|ALU|Mux18~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux18~5 , top_RISC|ALU|Mux18~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[13] , top_RISC|EX_MEM|aAluRes[13], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[13] , top_RISC|MEM_WB|aAddress[13], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[13]~18 , top_RISC|MUXRam|out[13]~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~17 , top_RISC|Registers|Mux18~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~18 , top_RISC|Registers|Mux18~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~14 , top_RISC|Registers|Mux18~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~15 , top_RISC|Registers|Mux18~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~12 , top_RISC|Registers|Mux18~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~13 , top_RISC|Registers|Mux18~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~16 , top_RISC|Registers|Mux18~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~10 , top_RISC|Registers|Mux18~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~11 , top_RISC|Registers|Mux18~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~19 , top_RISC|Registers|Mux18~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~0 , top_RISC|Registers|Mux18~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~1 , top_RISC|Registers|Mux18~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~7 , top_RISC|Registers|Mux18~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~8 , top_RISC|Registers|Mux18~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~4 , top_RISC|Registers|Mux18~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~5 , top_RISC|Registers|Mux18~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~2 , top_RISC|Registers|Mux18~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~3 , top_RISC|Registers|Mux18~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~6 , top_RISC|Registers|Mux18~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~9 , top_RISC|Registers|Mux18~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux18~20 , top_RISC|Registers|Mux18~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[13] , top_RISC|ID_EX|ard1[13], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~18 , top_RISC|IF_ID|aAdd1~18, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[13] , top_RISC|IF_ID|aAdd1[13], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[13] , top_RISC|ID_EX|aAdd1[13], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[13]~21 , top_RISC|MUXReg1|out[13]~21, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[13] , top_RISC|MUXReg1|out[13], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~60 , top_RISC|ALU|ShiftRight0~60, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~61 , top_RISC|ALU|ShiftRight0~61, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~63 , top_RISC|ALU|ShiftRight0~63, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~62 , top_RISC|ALU|ShiftRight0~62, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~64 , top_RISC|ALU|ShiftRight0~64, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~100 , top_RISC|ALU|ShiftRight0~100, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~68 , top_RISC|ALU|res~68, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~19 , top_RISC|ALU|ShiftLeft0~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~20 , top_RISC|ALU|ShiftLeft0~20, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~49 , top_RISC|ALU|ShiftLeft0~49, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~48 , top_RISC|ALU|ShiftLeft0~48, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~32 , top_RISC|ALU|ShiftLeft0~32, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~33 , top_RISC|ALU|ShiftLeft0~33, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~50 , top_RISC|ALU|ShiftLeft0~50, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~51 , top_RISC|ALU|ShiftLeft0~51, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~0 , top_RISC|ALU|Mux21~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~1 , top_RISC|ALU|Mux21~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~2 , top_RISC|ALU|Mux21~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~3 , top_RISC|ALU|Mux21~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~40 , top_RISC|ALU|Add0~40, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~41 , top_RISC|ALU|Add0~41, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~4 , top_RISC|ALU|Mux21~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux21~5 , top_RISC|ALU|Mux21~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[10] , top_RISC|EX_MEM|aAluRes[10], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[10] , top_RISC|MEM_WB|aAddress[10], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[10]~21 , top_RISC|MUXRam|out[10]~21, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[31][10] , top_RISC|Registers|regis[31][10], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~7 , top_RISC|Registers|Mux21~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~8 , top_RISC|Registers|Mux21~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~0 , top_RISC|Registers|Mux21~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~1 , top_RISC|Registers|Mux21~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~4 , top_RISC|Registers|Mux21~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~5 , top_RISC|Registers|Mux21~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~2 , top_RISC|Registers|Mux21~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~3 , top_RISC|Registers|Mux21~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~6 , top_RISC|Registers|Mux21~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~9 , top_RISC|Registers|Mux21~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~14 , top_RISC|Registers|Mux21~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~15 , top_RISC|Registers|Mux21~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~12 , top_RISC|Registers|Mux21~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~13 , top_RISC|Registers|Mux21~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~16 , top_RISC|Registers|Mux21~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~10 , top_RISC|Registers|Mux21~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~11 , top_RISC|Registers|Mux21~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~17 , top_RISC|Registers|Mux21~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~18 , top_RISC|Registers|Mux21~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~19 , top_RISC|Registers|Mux21~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux21~20 , top_RISC|Registers|Mux21~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[10] , top_RISC|ID_EX|ard1[10], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~21 , top_RISC|IF_ID|aAdd1~21, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[10] , top_RISC|IF_ID|aAdd1[10], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[10] , top_RISC|ID_EX|aAdd1[10], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[10]~24 , top_RISC|MUXReg1|out[10]~24, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[10] , top_RISC|MUXReg1|out[10], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~44 , top_RISC|ALU|Add0~44, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~81 , top_RISC|ALU|ShiftRight0~81, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~101 , top_RISC|ALU|ShiftRight0~101, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~69 , top_RISC|ALU|res~69, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~55 , top_RISC|ALU|ShiftLeft0~55, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~0 , top_RISC|ALU|Mux20~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~1 , top_RISC|ALU|Mux20~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~2 , top_RISC|ALU|Mux20~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~3 , top_RISC|ALU|Mux20~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~4 , top_RISC|ALU|Mux20~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux20~5 , top_RISC|ALU|Mux20~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[11] , top_RISC|EX_MEM|aAluRes[11], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~7 , top_RISC|Registers|Mux52~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~8 , top_RISC|Registers|Mux52~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~0 , top_RISC|Registers|Mux52~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~1 , top_RISC|Registers|Mux52~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~4 , top_RISC|Registers|Mux52~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~5 , top_RISC|Registers|Mux52~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~2 , top_RISC|Registers|Mux52~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~3 , top_RISC|Registers|Mux52~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~6 , top_RISC|Registers|Mux52~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~9 , top_RISC|Registers|Mux52~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~17 , top_RISC|Registers|Mux52~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~18 , top_RISC|Registers|Mux52~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~14 , top_RISC|Registers|Mux52~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~15 , top_RISC|Registers|Mux52~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~12 , top_RISC|Registers|Mux52~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~13 , top_RISC|Registers|Mux52~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~16 , top_RISC|Registers|Mux52~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~10 , top_RISC|Registers|Mux52~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~11 , top_RISC|Registers|Mux52~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~19 , top_RISC|Registers|Mux52~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux52~20 , top_RISC|Registers|Mux52~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[11] , top_RISC|ID_EX|ard2[11], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux20~2 , top_RISC|Mux_reg2|Mux20~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux20~3 , top_RISC|Mux_reg2|Mux20~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~43 , top_RISC|ALU|Add0~43, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~82 , top_RISC|ALU|ShiftRight0~82, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~95 , top_RISC|ALU|ShiftRight0~95, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~70 , top_RISC|ALU|res~70, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~27 , top_RISC|ALU|ShiftLeft0~27, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~56 , top_RISC|ALU|ShiftLeft0~56, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~57 , top_RISC|ALU|ShiftLeft0~57, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~58 , top_RISC|ALU|ShiftLeft0~58, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~59 , top_RISC|ALU|ShiftLeft0~59, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~0 , top_RISC|ALU|Mux19~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~1 , top_RISC|ALU|Mux19~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~2 , top_RISC|ALU|Mux19~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~3 , top_RISC|ALU|Mux19~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~4 , top_RISC|ALU|Mux19~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux19~5 , top_RISC|ALU|Mux19~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[12] , top_RISC|EX_MEM|aAluRes[12], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[12] , top_RISC|MEM_WB|aAddress[12], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[12]~19 , top_RISC|MUXRam|out[12]~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~10 , top_RISC|Registers|Mux19~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~11 , top_RISC|Registers|Mux19~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~17 , top_RISC|Registers|Mux19~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~18 , top_RISC|Registers|Mux19~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~12 , top_RISC|Registers|Mux19~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~13 , top_RISC|Registers|Mux19~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~14 , top_RISC|Registers|Mux19~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~15 , top_RISC|Registers|Mux19~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~16 , top_RISC|Registers|Mux19~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~19 , top_RISC|Registers|Mux19~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~0 , top_RISC|Registers|Mux19~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~1 , top_RISC|Registers|Mux19~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~2 , top_RISC|Registers|Mux19~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~3 , top_RISC|Registers|Mux19~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~4 , top_RISC|Registers|Mux19~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~5 , top_RISC|Registers|Mux19~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~6 , top_RISC|Registers|Mux19~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~7 , top_RISC|Registers|Mux19~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~8 , top_RISC|Registers|Mux19~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~9 , top_RISC|Registers|Mux19~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux19~20 , top_RISC|Registers|Mux19~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[12] , top_RISC|ID_EX|ard1[12], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~19 , top_RISC|IF_ID|aAdd1~19, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[12] , top_RISC|IF_ID|aAdd1[12], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[12] , top_RISC|ID_EX|aAdd1[12], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[12]~22 , top_RISC|MUXReg1|out[12]~22, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[12] , top_RISC|MUXReg1|out[12], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~77 , top_RISC|ALU|ShiftRight0~77, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~78 , top_RISC|ALU|ShiftRight0~78, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~44 , top_RISC|ALU|Mux31~44, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~75 , top_RISC|ALU|ShiftRight0~75, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~76 , top_RISC|ALU|ShiftRight0~76, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~6 , top_RISC|ALU|Mux24~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~7 , top_RISC|ALU|Mux24~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~9 , top_RISC|ALU|Mux24~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~10 , top_RISC|ALU|Mux24~10, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[7] , top_RISC|EX_MEM|aAluRes[7], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[7] , top_RISC|MEM_WB|aAddress[7], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[7]~24 , top_RISC|MUXRam|out[7]~24, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~10 , top_RISC|Registers|Mux24~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~11 , top_RISC|Registers|Mux24~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~12 , top_RISC|Registers|Mux24~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~13 , top_RISC|Registers|Mux24~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~14 , top_RISC|Registers|Mux24~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~15 , top_RISC|Registers|Mux24~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~16 , top_RISC|Registers|Mux24~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~17 , top_RISC|Registers|Mux24~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~18 , top_RISC|Registers|Mux24~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~19 , top_RISC|Registers|Mux24~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~4 , top_RISC|Registers|Mux24~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~5 , top_RISC|Registers|Mux24~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~2 , top_RISC|Registers|Mux24~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~3 , top_RISC|Registers|Mux24~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~6 , top_RISC|Registers|Mux24~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~0 , top_RISC|Registers|Mux24~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~1 , top_RISC|Registers|Mux24~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~7 , top_RISC|Registers|Mux24~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~8 , top_RISC|Registers|Mux24~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~9 , top_RISC|Registers|Mux24~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux24~20 , top_RISC|Registers|Mux24~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[7] , top_RISC|ID_EX|ard1[7], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~24 , top_RISC|IF_ID|aAdd1~24, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[7] , top_RISC|IF_ID|aAdd1[7], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[7] , top_RISC|ID_EX|aAdd1[7], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[7]~27 , top_RISC|MUXReg1|out[7]~27, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[7] , top_RISC|MUXReg1|out[7], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~37 , top_RISC|ALU|ShiftLeft0~37, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~54 , top_RISC|ALU|ShiftLeft0~54, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~85 , top_RISC|ALU|ShiftLeft0~85, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~84 , top_RISC|ALU|ShiftLeft0~84, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~86 , top_RISC|ALU|ShiftLeft0~86, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[19]~12 , top_RISC|MUXReg2|out[19]~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~77 , top_RISC|ALU|res~77, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~23 , top_RISC|ALU|ShiftLeft0~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~3 , top_RISC|ALU|Mux8~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~3 , top_RISC|ALU|Mux12~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~4 , top_RISC|ALU|Mux12~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~58 , top_RISC|ALU|Add0~58, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~4 , top_RISC|ALU|Mux8~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~19 , top_RISC|ALU|Mux29~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~5 , top_RISC|ALU|Mux8~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~5 , top_RISC|ALU|Mux12~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~6 , top_RISC|ALU|Mux12~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~8 , top_RISC|ALU|Mux12~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux12~7 , top_RISC|ALU|Mux12~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[19] , top_RISC|EX_MEM|aAluRes[19], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[19] , top_RISC|MEM_WB|aAddress[19], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[19]~12 , top_RISC|MUXRam|out[19]~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~10 , top_RISC|Registers|Mux12~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~11 , top_RISC|Registers|Mux12~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~17 , top_RISC|Registers|Mux12~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~18 , top_RISC|Registers|Mux12~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~12 , top_RISC|Registers|Mux12~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~13 , top_RISC|Registers|Mux12~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~14 , top_RISC|Registers|Mux12~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~15 , top_RISC|Registers|Mux12~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~16 , top_RISC|Registers|Mux12~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~19 , top_RISC|Registers|Mux12~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~7 , top_RISC|Registers|Mux12~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~8 , top_RISC|Registers|Mux12~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~0 , top_RISC|Registers|Mux12~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~1 , top_RISC|Registers|Mux12~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~4 , top_RISC|Registers|Mux12~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~5 , top_RISC|Registers|Mux12~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~2 , top_RISC|Registers|Mux12~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~3 , top_RISC|Registers|Mux12~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~6 , top_RISC|Registers|Mux12~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~9 , top_RISC|Registers|Mux12~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux12~20 , top_RISC|Registers|Mux12~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[19] , top_RISC|ID_EX|ard1[19], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~12 , top_RISC|IF_ID|aAdd1~12, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[19] , top_RISC|IF_ID|aAdd1[19], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[19] , top_RISC|ID_EX|aAdd1[19], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[19]~15 , top_RISC|MUXReg1|out[19]~15, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[19] , top_RISC|MUXReg1|out[19], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~8 , top_RISC|ALU|ShiftRight0~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~9 , top_RISC|ALU|ShiftRight0~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~10 , top_RISC|ALU|ShiftRight0~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~5 , top_RISC|ALU|Mux15~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~60 , top_RISC|ALU|Add0~60, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~75 , top_RISC|ALU|ShiftLeft0~75, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~76 , top_RISC|ALU|ShiftLeft0~76, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~77 , top_RISC|ALU|ShiftLeft0~77, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[16]~15 , top_RISC|MUXReg2|out[16]~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~6 , top_RISC|ALU|ShiftLeft0~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~74 , top_RISC|ALU|res~74, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~0 , top_RISC|ALU|Mux15~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~1 , top_RISC|ALU|Mux15~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~2 , top_RISC|ALU|Mux15~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~3 , top_RISC|ALU|Mux15~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~4 , top_RISC|ALU|Mux15~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux15~6 , top_RISC|ALU|Mux15~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[16] , top_RISC|EX_MEM|aAluRes[16], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~10 , top_RISC|Registers|Mux47~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~11 , top_RISC|Registers|Mux47~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~17 , top_RISC|Registers|Mux47~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~18 , top_RISC|Registers|Mux47~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~12 , top_RISC|Registers|Mux47~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~13 , top_RISC|Registers|Mux47~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~14 , top_RISC|Registers|Mux47~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~15 , top_RISC|Registers|Mux47~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~16 , top_RISC|Registers|Mux47~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~19 , top_RISC|Registers|Mux47~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~0 , top_RISC|Registers|Mux47~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~1 , top_RISC|Registers|Mux47~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~7 , top_RISC|Registers|Mux47~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~8 , top_RISC|Registers|Mux47~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~2 , top_RISC|Registers|Mux47~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~3 , top_RISC|Registers|Mux47~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~4 , top_RISC|Registers|Mux47~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~5 , top_RISC|Registers|Mux47~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~6 , top_RISC|Registers|Mux47~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~9 , top_RISC|Registers|Mux47~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux47~20 , top_RISC|Registers|Mux47~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[16] , top_RISC|ID_EX|ard2[16], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux15~2 , top_RISC|Mux_reg2|Mux15~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux15~3 , top_RISC|Mux_reg2|Mux15~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~59 , top_RISC|ALU|Add0~59, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~30 , top_RISC|ALU|ShiftRight0~30, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~2 , top_RISC|ALU|Mux14~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~3 , top_RISC|ALU|Mux14~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~79 , top_RISC|ALU|ShiftLeft0~79, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~78 , top_RISC|ALU|ShiftLeft0~78, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~80 , top_RISC|ALU|ShiftLeft0~80, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~75 , top_RISC|ALU|res~75, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~17 , top_RISC|ALU|ShiftLeft0~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~4 , top_RISC|ALU|Mux14~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~5 , top_RISC|ALU|Mux14~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~6 , top_RISC|ALU|Mux14~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~7 , top_RISC|ALU|Mux14~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~9 , top_RISC|ALU|Mux14~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux14~8 , top_RISC|ALU|Mux14~8, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[17] , top_RISC|EX_MEM|aAluRes[17], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[17] , top_RISC|MEM_WB|aAddress[17], top_Avalon, 1
instance = comp, \ReadData_ext[17]~input , ReadData_ext[17]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[17]~14 , connectLogic|uPdataReadExt[17]~14, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[17] , top_RISC|MEM_WB|aData[17], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[17]~14 , top_RISC|MUXRam|out[17]~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~10 , top_RISC|Registers|Mux46~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~11 , top_RISC|Registers|Mux46~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~14 , top_RISC|Registers|Mux46~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~15 , top_RISC|Registers|Mux46~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~12 , top_RISC|Registers|Mux46~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~13 , top_RISC|Registers|Mux46~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~16 , top_RISC|Registers|Mux46~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~17 , top_RISC|Registers|Mux46~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~18 , top_RISC|Registers|Mux46~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~19 , top_RISC|Registers|Mux46~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~0 , top_RISC|Registers|Mux46~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~1 , top_RISC|Registers|Mux46~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~7 , top_RISC|Registers|Mux46~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~8 , top_RISC|Registers|Mux46~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~2 , top_RISC|Registers|Mux46~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~3 , top_RISC|Registers|Mux46~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~4 , top_RISC|Registers|Mux46~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~5 , top_RISC|Registers|Mux46~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~6 , top_RISC|Registers|Mux46~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~9 , top_RISC|Registers|Mux46~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux46~20 , top_RISC|Registers|Mux46~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[17] , top_RISC|ID_EX|ard2[17], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux14~2 , top_RISC|Mux_reg2|Mux14~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux14~3 , top_RISC|Mux_reg2|Mux14~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[17]~14 , top_RISC|MUXReg2|out[17]~14, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[18]~13 , top_RISC|MUXReg2|out[18]~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~10 , top_RISC|ALU|ShiftLeft0~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~11 , top_RISC|ALU|ShiftLeft0~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~6 , top_RISC|ALU|Add0~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~2 , top_RISC|ALU|Mux8~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~87 , top_RISC|ALU|ShiftLeft0~87, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~88 , top_RISC|ALU|ShiftLeft0~88, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~89 , top_RISC|ALU|ShiftLeft0~89, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~78 , top_RISC|ALU|res~78, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~3 , top_RISC|ALU|Mux11~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~4 , top_RISC|ALU|Mux11~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~5 , top_RISC|ALU|Mux11~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~6 , top_RISC|ALU|Mux11~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~8 , top_RISC|ALU|Mux11~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~72 , top_RISC|ALU|Add0~72, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux11~7 , top_RISC|ALU|Mux11~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[20] , top_RISC|EX_MEM|aAluRes[20], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~0 , top_RISC|Registers|Mux43~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~1 , top_RISC|Registers|Mux43~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~2 , top_RISC|Registers|Mux43~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~3 , top_RISC|Registers|Mux43~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~4 , top_RISC|Registers|Mux43~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~5 , top_RISC|Registers|Mux43~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~6 , top_RISC|Registers|Mux43~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~7 , top_RISC|Registers|Mux43~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~8 , top_RISC|Registers|Mux43~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~9 , top_RISC|Registers|Mux43~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~17 , top_RISC|Registers|Mux43~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~18 , top_RISC|Registers|Mux43~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~10 , top_RISC|Registers|Mux43~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~11 , top_RISC|Registers|Mux43~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~14 , top_RISC|Registers|Mux43~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~15 , top_RISC|Registers|Mux43~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~12 , top_RISC|Registers|Mux43~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~13 , top_RISC|Registers|Mux43~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~16 , top_RISC|Registers|Mux43~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~19 , top_RISC|Registers|Mux43~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux43~20 , top_RISC|Registers|Mux43~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[20] , top_RISC|ID_EX|ard2[20], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux11~2 , top_RISC|Mux_reg2|Mux11~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux11~3 , top_RISC|Mux_reg2|Mux11~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~71 , top_RISC|ALU|Add0~71, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~75 , top_RISC|ALU|Add0~75, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~87 , top_RISC|ALU|ShiftRight0~87, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~2 , top_RISC|ALU|Mux10~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~90 , top_RISC|ALU|ShiftLeft0~90, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~91 , top_RISC|ALU|ShiftLeft0~91, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~92 , top_RISC|ALU|ShiftLeft0~92, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~79 , top_RISC|ALU|res~79, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~28 , top_RISC|ALU|ShiftLeft0~28, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~31 , top_RISC|ALU|ShiftLeft0~31, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~3 , top_RISC|ALU|Mux10~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~4 , top_RISC|ALU|Mux10~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~5 , top_RISC|ALU|Mux10~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~6 , top_RISC|ALU|Mux10~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~8 , top_RISC|ALU|Mux10~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux10~7 , top_RISC|ALU|Mux10~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[21]~feeder , top_RISC|EX_MEM|aAluRes[21]~feeder, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[21] , top_RISC|EX_MEM|aAluRes[21], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~7 , top_RISC|Registers|Mux42~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~8 , top_RISC|Registers|Mux42~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~0 , top_RISC|Registers|Mux42~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~1 , top_RISC|Registers|Mux42~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~4 , top_RISC|Registers|Mux42~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~5 , top_RISC|Registers|Mux42~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~2 , top_RISC|Registers|Mux42~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~3 , top_RISC|Registers|Mux42~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~6 , top_RISC|Registers|Mux42~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~9 , top_RISC|Registers|Mux42~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~10 , top_RISC|Registers|Mux42~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~11 , top_RISC|Registers|Mux42~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~17 , top_RISC|Registers|Mux42~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~18 , top_RISC|Registers|Mux42~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~12 , top_RISC|Registers|Mux42~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~13 , top_RISC|Registers|Mux42~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~14 , top_RISC|Registers|Mux42~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~15 , top_RISC|Registers|Mux42~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~16 , top_RISC|Registers|Mux42~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~19 , top_RISC|Registers|Mux42~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux42~20 , top_RISC|Registers|Mux42~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[21] , top_RISC|ID_EX|ard2[21], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux10~2 , top_RISC|Mux_reg2|Mux10~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux10~3 , top_RISC|Mux_reg2|Mux10~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~74 , top_RISC|ALU|Add0~74, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~78 , top_RISC|ALU|Add0~78, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~66 , top_RISC|ALU|ShiftLeft0~66, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~67 , top_RISC|ALU|ShiftLeft0~67, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~68 , top_RISC|ALU|ShiftLeft0~68, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~82 , top_RISC|ALU|ShiftLeft0~82, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~81 , top_RISC|ALU|ShiftLeft0~81, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~93 , top_RISC|ALU|ShiftLeft0~93, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~94 , top_RISC|ALU|ShiftLeft0~94, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~95 , top_RISC|ALU|ShiftLeft0~95, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~34 , top_RISC|ALU|ShiftLeft0~34, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~80 , top_RISC|ALU|res~80, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~3 , top_RISC|ALU|Mux9~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~4 , top_RISC|ALU|Mux9~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~5 , top_RISC|ALU|Mux9~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~6 , top_RISC|ALU|Mux9~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~8 , top_RISC|ALU|Mux9~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux9~7 , top_RISC|ALU|Mux9~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[22] , top_RISC|EX_MEM|aAluRes[22], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~17 , top_RISC|Registers|Mux41~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~18 , top_RISC|Registers|Mux41~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~10 , top_RISC|Registers|Mux41~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~11 , top_RISC|Registers|Mux41~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~14 , top_RISC|Registers|Mux41~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~15 , top_RISC|Registers|Mux41~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~12 , top_RISC|Registers|Mux41~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~13 , top_RISC|Registers|Mux41~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~16 , top_RISC|Registers|Mux41~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~19 , top_RISC|Registers|Mux41~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~4 , top_RISC|Registers|Mux41~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~5 , top_RISC|Registers|Mux41~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~2 , top_RISC|Registers|Mux41~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~3 , top_RISC|Registers|Mux41~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~6 , top_RISC|Registers|Mux41~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~7 , top_RISC|Registers|Mux41~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~8 , top_RISC|Registers|Mux41~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~0 , top_RISC|Registers|Mux41~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~1 , top_RISC|Registers|Mux41~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~9 , top_RISC|Registers|Mux41~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux41~20 , top_RISC|Registers|Mux41~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[22] , top_RISC|ID_EX|ard2[22], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux9~2 , top_RISC|Mux_reg2|Mux9~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux9~3 , top_RISC|Mux_reg2|Mux9~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~77 , top_RISC|ALU|Add0~77, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~81 , top_RISC|ALU|Add0~81, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~6 , top_RISC|ALU|Mux8~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~96 , top_RISC|ALU|ShiftLeft0~96, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~97 , top_RISC|ALU|ShiftLeft0~97, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~98 , top_RISC|ALU|ShiftLeft0~98, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~81 , top_RISC|ALU|res~81, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~7 , top_RISC|ALU|Mux8~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~8 , top_RISC|ALU|Mux8~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~9 , top_RISC|ALU|Mux8~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~10 , top_RISC|ALU|Mux8~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~12 , top_RISC|ALU|Mux8~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux8~11 , top_RISC|ALU|Mux8~11, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[23] , top_RISC|EX_MEM|aAluRes[23], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~17 , top_RISC|Registers|Mux40~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~18 , top_RISC|Registers|Mux40~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~10 , top_RISC|Registers|Mux40~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~11 , top_RISC|Registers|Mux40~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~14 , top_RISC|Registers|Mux40~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~15 , top_RISC|Registers|Mux40~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~12 , top_RISC|Registers|Mux40~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~13 , top_RISC|Registers|Mux40~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~16 , top_RISC|Registers|Mux40~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~19 , top_RISC|Registers|Mux40~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~7 , top_RISC|Registers|Mux40~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~8 , top_RISC|Registers|Mux40~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~0 , top_RISC|Registers|Mux40~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~1 , top_RISC|Registers|Mux40~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~4 , top_RISC|Registers|Mux40~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~5 , top_RISC|Registers|Mux40~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~2 , top_RISC|Registers|Mux40~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~3 , top_RISC|Registers|Mux40~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~6 , top_RISC|Registers|Mux40~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~9 , top_RISC|Registers|Mux40~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux40~20 , top_RISC|Registers|Mux40~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[23] , top_RISC|ID_EX|ard2[23], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux8~2 , top_RISC|Mux_reg2|Mux8~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux8~3 , top_RISC|Mux_reg2|Mux8~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~80 , top_RISC|ALU|Add0~80, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~84 , top_RISC|ALU|Add0~84, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~87 , top_RISC|ALU|Add0~87, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~0 , top_RISC|ALU|Mux6~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~1 , top_RISC|ALU|Mux6~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~11 , top_RISC|ALU|Mux6~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~10 , top_RISC|ALU|Mux6~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~101 , top_RISC|ALU|ShiftLeft0~101, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~102 , top_RISC|ALU|ShiftLeft0~102, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~4 , top_RISC|ALU|Mux6~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~5 , top_RISC|ALU|Mux6~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~12 , top_RISC|ALU|Mux6~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~2 , top_RISC|ALU|Mux6~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~3 , top_RISC|ALU|Mux6~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~13 , top_RISC|ALU|Mux6~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~83 , top_RISC|ALU|res~83, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~6 , top_RISC|ALU|Mux6~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~7 , top_RISC|ALU|Mux6~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~8 , top_RISC|ALU|Mux6~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~9 , top_RISC|ALU|Mux6~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux6~14 , top_RISC|ALU|Mux6~14, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[25] , top_RISC|EX_MEM|aAluRes[25], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[25] , top_RISC|MEM_WB|aAddress[25], top_Avalon, 1
instance = comp, \ReadData_ext[25]~input , ReadData_ext[25]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[25]~6 , connectLogic|uPdataReadExt[25]~6, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[25] , top_RISC|MEM_WB|aData[25], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[25]~6 , top_RISC|MUXRam|out[25]~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~10 , top_RISC|Registers|Mux6~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~11 , top_RISC|Registers|Mux6~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~14 , top_RISC|Registers|Mux6~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~15 , top_RISC|Registers|Mux6~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~12 , top_RISC|Registers|Mux6~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~13 , top_RISC|Registers|Mux6~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~16 , top_RISC|Registers|Mux6~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~17 , top_RISC|Registers|Mux6~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~18 , top_RISC|Registers|Mux6~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~19 , top_RISC|Registers|Mux6~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~2 , top_RISC|Registers|Mux6~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~3 , top_RISC|Registers|Mux6~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~4 , top_RISC|Registers|Mux6~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~5 , top_RISC|Registers|Mux6~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~6 , top_RISC|Registers|Mux6~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~0 , top_RISC|Registers|Mux6~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~1 , top_RISC|Registers|Mux6~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~7 , top_RISC|Registers|Mux6~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~8 , top_RISC|Registers|Mux6~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~9 , top_RISC|Registers|Mux6~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux6~20 , top_RISC|Registers|Mux6~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[25] , top_RISC|ID_EX|ard1[25], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~6 , top_RISC|IF_ID|aAdd1~6, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[25] , top_RISC|IF_ID|aAdd1[25], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[25] , top_RISC|ID_EX|aAdd1[25], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[25]~9 , top_RISC|MUXReg1|out[25]~9, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[25] , top_RISC|MUXReg1|out[25], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~90 , top_RISC|ALU|Add0~90, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~0 , top_RISC|ALU|Mux5~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~1 , top_RISC|ALU|Mux5~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~2 , top_RISC|ALU|Mux5~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~3 , top_RISC|ALU|Mux5~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~11 , top_RISC|ALU|Mux5~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~10 , top_RISC|ALU|Mux5~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~83 , top_RISC|ALU|ShiftLeft0~83, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~104 , top_RISC|ALU|ShiftLeft0~104, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~103 , top_RISC|ALU|ShiftLeft0~103, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~105 , top_RISC|ALU|ShiftLeft0~105, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~4 , top_RISC|ALU|Mux5~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~5 , top_RISC|ALU|Mux5~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~12 , top_RISC|ALU|Mux5~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~13 , top_RISC|ALU|Mux5~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~84 , top_RISC|ALU|res~84, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~6 , top_RISC|ALU|Mux5~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~7 , top_RISC|ALU|Mux5~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~8 , top_RISC|ALU|Mux5~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~9 , top_RISC|ALU|Mux5~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux5~14 , top_RISC|ALU|Mux5~14, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[26] , top_RISC|EX_MEM|aAluRes[26], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[26] , top_RISC|MEM_WB|aAddress[26], top_Avalon, 1
instance = comp, \ReadData_ext[26]~input , ReadData_ext[26]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[26]~5 , connectLogic|uPdataReadExt[26]~5, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[26] , top_RISC|MEM_WB|aData[26], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[26]~5 , top_RISC|MUXRam|out[26]~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~12 , top_RISC|Registers|Mux5~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~13 , top_RISC|Registers|Mux5~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~14 , top_RISC|Registers|Mux5~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~15 , top_RISC|Registers|Mux5~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~16 , top_RISC|Registers|Mux5~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~17 , top_RISC|Registers|Mux5~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~18 , top_RISC|Registers|Mux5~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~10 , top_RISC|Registers|Mux5~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~11 , top_RISC|Registers|Mux5~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~19 , top_RISC|Registers|Mux5~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~0 , top_RISC|Registers|Mux5~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~1 , top_RISC|Registers|Mux5~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~4 , top_RISC|Registers|Mux5~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~5 , top_RISC|Registers|Mux5~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~2 , top_RISC|Registers|Mux5~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~3 , top_RISC|Registers|Mux5~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~6 , top_RISC|Registers|Mux5~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~7 , top_RISC|Registers|Mux5~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~8 , top_RISC|Registers|Mux5~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~9 , top_RISC|Registers|Mux5~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux5~20 , top_RISC|Registers|Mux5~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[26] , top_RISC|ID_EX|ard1[26], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~5 , top_RISC|IF_ID|aAdd1~5, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[26] , top_RISC|IF_ID|aAdd1[26], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[26] , top_RISC|ID_EX|aAdd1[26], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[26]~8 , top_RISC|MUXReg1|out[26]~8, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[26] , top_RISC|MUXReg1|out[26], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~20 , top_RISC|ALU|ShiftRight0~20, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~21 , top_RISC|ALU|ShiftRight0~21, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~2 , top_RISC|ALU|Mux7~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~3 , top_RISC|ALU|Mux7~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~11 , top_RISC|ALU|Mux7~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~10 , top_RISC|ALU|Mux7~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~99 , top_RISC|ALU|ShiftLeft0~99, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~100 , top_RISC|ALU|ShiftLeft0~100, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~4 , top_RISC|ALU|Mux7~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~5 , top_RISC|ALU|Mux7~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~12 , top_RISC|ALU|Mux7~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~13 , top_RISC|ALU|Mux7~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~0 , top_RISC|ALU|Mux7~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~1 , top_RISC|ALU|Mux7~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~82 , top_RISC|ALU|res~82, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~6 , top_RISC|ALU|Mux7~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~7 , top_RISC|ALU|Mux7~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~8 , top_RISC|ALU|Mux7~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~9 , top_RISC|ALU|Mux7~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux7~14 , top_RISC|ALU|Mux7~14, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[24] , top_RISC|EX_MEM|aAluRes[24], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[24] , top_RISC|MEM_WB|aAddress[24], top_Avalon, 1
instance = comp, \ReadData_ext[24]~input , ReadData_ext[24]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[24]~7 , connectLogic|uPdataReadExt[24]~7, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[24] , top_RISC|MEM_WB|aData[24], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[24]~7 , top_RISC|MUXRam|out[24]~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~0 , top_RISC|Registers|Mux7~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~1 , top_RISC|Registers|Mux7~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~7 , top_RISC|Registers|Mux7~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~8 , top_RISC|Registers|Mux7~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~4 , top_RISC|Registers|Mux7~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~5 , top_RISC|Registers|Mux7~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~2 , top_RISC|Registers|Mux7~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~3 , top_RISC|Registers|Mux7~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~6 , top_RISC|Registers|Mux7~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~9 , top_RISC|Registers|Mux7~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~12 , top_RISC|Registers|Mux7~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~13 , top_RISC|Registers|Mux7~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~14 , top_RISC|Registers|Mux7~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~15 , top_RISC|Registers|Mux7~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~16 , top_RISC|Registers|Mux7~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~10 , top_RISC|Registers|Mux7~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~11 , top_RISC|Registers|Mux7~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~17 , top_RISC|Registers|Mux7~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~18 , top_RISC|Registers|Mux7~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~19 , top_RISC|Registers|Mux7~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux7~20 , top_RISC|Registers|Mux7~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[24] , top_RISC|ID_EX|ard1[24], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~7 , top_RISC|IF_ID|aAdd1~7, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[24] , top_RISC|IF_ID|aAdd1[24], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[24] , top_RISC|ID_EX|aAdd1[24], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[24]~10 , top_RISC|MUXReg1|out[24]~10, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[24] , top_RISC|MUXReg1|out[24], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~106 , top_RISC|ALU|ShiftLeft0~106, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~107 , top_RISC|ALU|ShiftLeft0~107, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~108 , top_RISC|ALU|ShiftLeft0~108, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~3 , top_RISC|ALU|Mux1~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~110 , top_RISC|ALU|ShiftLeft0~110, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~3 , top_RISC|ALU|Mux0~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~4 , top_RISC|ALU|Mux0~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~89 , top_RISC|ALU|res~89, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~5 , top_RISC|ALU|Mux0~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~6 , top_RISC|ALU|Mux0~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~7 , top_RISC|ALU|Mux0~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~8 , top_RISC|ALU|Mux0~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~10 , top_RISC|ALU|Mux0~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~104 , top_RISC|ALU|Add0~104, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~102 , top_RISC|ALU|Add0~102, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~105 , top_RISC|ALU|Add0~105, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux0~9 , top_RISC|ALU|Mux0~9, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[31] , top_RISC|EX_MEM|aAluRes[31], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[31] , top_RISC|MEM_WB|aAddress[31], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[31]~0 , top_RISC|MUXRam|out[31]~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[19][31] , top_RISC|Registers|regis[19][31], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~7 , top_RISC|Registers|Mux0~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~8 , top_RISC|Registers|Mux0~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~0 , top_RISC|Registers|Mux0~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~1 , top_RISC|Registers|Mux0~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~4 , top_RISC|Registers|Mux0~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~5 , top_RISC|Registers|Mux0~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~2 , top_RISC|Registers|Mux0~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~3 , top_RISC|Registers|Mux0~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~6 , top_RISC|Registers|Mux0~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~9 , top_RISC|Registers|Mux0~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~17 , top_RISC|Registers|Mux0~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~18 , top_RISC|Registers|Mux0~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~10 , top_RISC|Registers|Mux0~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~11 , top_RISC|Registers|Mux0~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~12 , top_RISC|Registers|Mux0~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~13 , top_RISC|Registers|Mux0~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~14 , top_RISC|Registers|Mux0~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~15 , top_RISC|Registers|Mux0~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~16 , top_RISC|Registers|Mux0~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~19 , top_RISC|Registers|Mux0~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux0~20 , top_RISC|Registers|Mux0~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[31] , top_RISC|ID_EX|ard1[31], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC~30 , top_RISC|IF_ID|auxPC~30, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxPC[31] , top_RISC|IF_ID|auxPC[31], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[31]~feeder , top_RISC|ID_EX|aPC[31]~feeder, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aPC[31] , top_RISC|ID_EX|aPC[31], top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[31]~94 , top_RISC|EX_MEM|aAddSum[31]~94, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAddSum[31] , top_RISC|EX_MEM|aAddSum[31], top_Avalon, 1
instance = comp, \top_RISC|MUXAddSum|out[31]~29 , top_RISC|MUXAddSum|out[31]~29, top_Avalon, 1
instance = comp, \top_RISC|PC_a|aux[31] , top_RISC|PC_a|aux[31], top_Avalon, 1
instance = comp, \top_RISC|Add|Sol[31]~58 , top_RISC|Add|Sol[31]~58, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~0 , top_RISC|IF_ID|aAdd1~0, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[31] , top_RISC|IF_ID|aAdd1[31], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[31] , top_RISC|ID_EX|aAdd1[31], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[31]~3 , top_RISC|MUXReg1|out[31]~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[31] , top_RISC|MUXReg1|out[31], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~17 , top_RISC|ALU|ShiftRight0~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~48 , top_RISC|ALU|ShiftRight0~48, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~51 , top_RISC|ALU|ShiftRight0~51, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~57 , top_RISC|ALU|ShiftRight0~57, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~13 , top_RISC|ALU|Mux29~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~14 , top_RISC|ALU|Mux29~14, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~21 , top_RISC|ALU|ShiftLeft0~21, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~60 , top_RISC|ALU|res~60, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~11 , top_RISC|ALU|Mux29~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~12 , top_RISC|ALU|Mux29~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~15 , top_RISC|ALU|Mux29~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~24 , top_RISC|ALU|ShiftRight0~24, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~6 , top_RISC|ALU|Mux29~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~22 , top_RISC|ALU|ShiftRight0~22, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~58 , top_RISC|ALU|ShiftRight0~58, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~59 , top_RISC|ALU|ShiftRight0~59, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~7 , top_RISC|ALU|Mux29~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~8 , top_RISC|ALU|Mux29~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~16 , top_RISC|ALU|Mux29~16, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~17 , top_RISC|ALU|Mux29~17, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[2] , top_RISC|EX_MEM|aAluRes[2], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~0 , top_RISC|Registers|Mux61~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~1 , top_RISC|Registers|Mux61~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~2 , top_RISC|Registers|Mux61~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~3 , top_RISC|Registers|Mux61~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~4 , top_RISC|Registers|Mux61~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~5 , top_RISC|Registers|Mux61~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~6 , top_RISC|Registers|Mux61~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~7 , top_RISC|Registers|Mux61~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~8 , top_RISC|Registers|Mux61~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~9 , top_RISC|Registers|Mux61~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~10 , top_RISC|Registers|Mux61~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~11 , top_RISC|Registers|Mux61~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~17 , top_RISC|Registers|Mux61~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~18 , top_RISC|Registers|Mux61~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~12 , top_RISC|Registers|Mux61~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~13 , top_RISC|Registers|Mux61~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~14 , top_RISC|Registers|Mux61~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~15 , top_RISC|Registers|Mux61~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~16 , top_RISC|Registers|Mux61~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~19 , top_RISC|Registers|Mux61~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux61~20 , top_RISC|Registers|Mux61~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[2] , top_RISC|ID_EX|ard2[2], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux29~2 , top_RISC|Mux_reg2|Mux29~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux29~3 , top_RISC|Mux_reg2|Mux29~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[2]~29 , top_RISC|MUXReg2|out[2]~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux24~1 , top_RISC|ALU|Mux24~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~41 , top_RISC|ALU|ShiftRight0~41, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~40 , top_RISC|ALU|ShiftRight0~40, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~42 , top_RISC|ALU|ShiftRight0~42, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~2 , top_RISC|ALU|Mux26~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~3 , top_RISC|ALU|Mux26~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~25 , top_RISC|ALU|Add0~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~22 , top_RISC|ALU|Add0~22, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~19 , top_RISC|ALU|Add0~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~20 , top_RISC|ALU|Add0~20, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~23 , top_RISC|ALU|Add0~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~26 , top_RISC|ALU|Add0~26, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~4 , top_RISC|ALU|Mux26~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~5 , top_RISC|ALU|Mux26~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~63 , top_RISC|ALU|res~63, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~0 , top_RISC|ALU|Mux26~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~1 , top_RISC|ALU|Mux26~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux26~6 , top_RISC|ALU|Mux26~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[5] , top_RISC|EX_MEM|aAluRes[5], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[5]~feeder , top_RISC|MEM_WB|aAddress[5]~feeder, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[5] , top_RISC|MEM_WB|aAddress[5], top_Avalon, 1
instance = comp, \ReadData_ext[5]~input , ReadData_ext[5]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[5]~26 , connectLogic|uPdataReadExt[5]~26, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[5] , top_RISC|MEM_WB|aData[5], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[5]~26 , top_RISC|MUXRam|out[5]~26, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~10 , top_RISC|Registers|Mux26~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~11 , top_RISC|Registers|Mux26~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~17 , top_RISC|Registers|Mux26~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~18 , top_RISC|Registers|Mux26~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~12 , top_RISC|Registers|Mux26~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~13 , top_RISC|Registers|Mux26~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~14 , top_RISC|Registers|Mux26~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~15 , top_RISC|Registers|Mux26~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~16 , top_RISC|Registers|Mux26~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~19 , top_RISC|Registers|Mux26~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~7 , top_RISC|Registers|Mux26~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~8 , top_RISC|Registers|Mux26~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~2 , top_RISC|Registers|Mux26~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~3 , top_RISC|Registers|Mux26~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~4 , top_RISC|Registers|Mux26~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~5 , top_RISC|Registers|Mux26~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~6 , top_RISC|Registers|Mux26~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~0 , top_RISC|Registers|Mux26~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~1 , top_RISC|Registers|Mux26~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~9 , top_RISC|Registers|Mux26~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux26~20 , top_RISC|Registers|Mux26~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[5] , top_RISC|ID_EX|ard1[5], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~26 , top_RISC|IF_ID|aAdd1~26, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[5] , top_RISC|IF_ID|aAdd1[5], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[5] , top_RISC|ID_EX|aAdd1[5], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[5]~29 , top_RISC|MUXReg1|out[5]~29, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[5] , top_RISC|MUXReg1|out[5], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~4 , top_RISC|ALU|Mux25~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~2 , top_RISC|ALU|Mux25~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~3 , top_RISC|ALU|Mux25~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~5 , top_RISC|ALU|Mux25~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~64 , top_RISC|ALU|res~64, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~0 , top_RISC|ALU|Mux25~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~1 , top_RISC|ALU|Mux25~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux25~6 , top_RISC|ALU|Mux25~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[6]~feeder , top_RISC|EX_MEM|aAluRes[6]~feeder, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[6] , top_RISC|EX_MEM|aAluRes[6], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~7 , top_RISC|Registers|Mux57~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~8 , top_RISC|Registers|Mux57~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~4 , top_RISC|Registers|Mux57~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~5 , top_RISC|Registers|Mux57~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~2 , top_RISC|Registers|Mux57~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~3 , top_RISC|Registers|Mux57~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~6 , top_RISC|Registers|Mux57~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~0 , top_RISC|Registers|Mux57~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~1 , top_RISC|Registers|Mux57~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~9 , top_RISC|Registers|Mux57~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~10 , top_RISC|Registers|Mux57~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~11 , top_RISC|Registers|Mux57~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~17 , top_RISC|Registers|Mux57~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~18 , top_RISC|Registers|Mux57~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~12 , top_RISC|Registers|Mux57~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~13 , top_RISC|Registers|Mux57~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~14 , top_RISC|Registers|Mux57~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~15 , top_RISC|Registers|Mux57~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~16 , top_RISC|Registers|Mux57~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~19 , top_RISC|Registers|Mux57~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux57~20 , top_RISC|Registers|Mux57~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[6] , top_RISC|ID_EX|ard2[6], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux25~2 , top_RISC|Mux_reg2|Mux25~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux25~3 , top_RISC|Mux_reg2|Mux25~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[6]~25 , top_RISC|MUXReg2|out[6]~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~13 , top_RISC|ALU|ShiftLeft0~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~14 , top_RISC|ALU|ShiftLeft0~14, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~18 , top_RISC|ALU|Mux29~18, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux16~10 , top_RISC|ALU|Mux16~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~2 , top_RISC|ALU|Mux13~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~76 , top_RISC|ALU|res~76, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~3 , top_RISC|ALU|Mux13~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~4 , top_RISC|ALU|Mux13~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~5 , top_RISC|ALU|Mux13~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~6 , top_RISC|ALU|Mux13~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~8 , top_RISC|ALU|Mux13~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux13~7 , top_RISC|ALU|Mux13~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[18] , top_RISC|EX_MEM|aAluRes[18], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[18] , top_RISC|MEM_WB|aAddress[18], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[18]~13 , top_RISC|MUXRam|out[18]~13, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~13 , top_RISC|IF_ID|aAdd1~13, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[18] , top_RISC|IF_ID|aAdd1[18], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[18] , top_RISC|ID_EX|aAdd1[18], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[18]~16 , top_RISC|MUXReg1|out[18]~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~10 , top_RISC|Registers|Mux13~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~11 , top_RISC|Registers|Mux13~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~17 , top_RISC|Registers|Mux13~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~18 , top_RISC|Registers|Mux13~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~14 , top_RISC|Registers|Mux13~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~15 , top_RISC|Registers|Mux13~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~12 , top_RISC|Registers|Mux13~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~13 , top_RISC|Registers|Mux13~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~16 , top_RISC|Registers|Mux13~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~19 , top_RISC|Registers|Mux13~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~0 , top_RISC|Registers|Mux13~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~1 , top_RISC|Registers|Mux13~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~7 , top_RISC|Registers|Mux13~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~8 , top_RISC|Registers|Mux13~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~2 , top_RISC|Registers|Mux13~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~3 , top_RISC|Registers|Mux13~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~4 , top_RISC|Registers|Mux13~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~5 , top_RISC|Registers|Mux13~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~6 , top_RISC|Registers|Mux13~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~9 , top_RISC|Registers|Mux13~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux13~20 , top_RISC|Registers|Mux13~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[18] , top_RISC|ID_EX|ard1[18], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[18] , top_RISC|MUXReg1|out[18], top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~54 , top_RISC|ALU|ShiftRight0~54, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~55 , top_RISC|ALU|ShiftRight0~55, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~88 , top_RISC|ALU|ShiftRight0~88, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~97 , top_RISC|ALU|ShiftRight0~97, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~65 , top_RISC|ALU|ShiftLeft0~65, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~69 , top_RISC|ALU|ShiftLeft0~69, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~72 , top_RISC|ALU|res~72, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~0 , top_RISC|ALU|Mux17~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~1 , top_RISC|ALU|Mux17~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~2 , top_RISC|ALU|Mux17~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~3 , top_RISC|ALU|Mux17~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~4 , top_RISC|ALU|Mux17~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux17~5 , top_RISC|ALU|Mux17~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[14] , top_RISC|EX_MEM|aAluRes[14], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~7 , top_RISC|Registers|Mux49~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~8 , top_RISC|Registers|Mux49~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~0 , top_RISC|Registers|Mux49~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~1 , top_RISC|Registers|Mux49~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~2 , top_RISC|Registers|Mux49~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~3 , top_RISC|Registers|Mux49~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~4 , top_RISC|Registers|Mux49~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~5 , top_RISC|Registers|Mux49~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~6 , top_RISC|Registers|Mux49~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~9 , top_RISC|Registers|Mux49~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~17 , top_RISC|Registers|Mux49~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~18 , top_RISC|Registers|Mux49~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~10 , top_RISC|Registers|Mux49~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~11 , top_RISC|Registers|Mux49~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~12 , top_RISC|Registers|Mux49~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~13 , top_RISC|Registers|Mux49~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~14 , top_RISC|Registers|Mux49~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~15 , top_RISC|Registers|Mux49~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~16 , top_RISC|Registers|Mux49~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~19 , top_RISC|Registers|Mux49~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux49~20 , top_RISC|Registers|Mux49~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[14] , top_RISC|ID_EX|ard2[14], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux17~2 , top_RISC|Mux_reg2|Mux17~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux17~3 , top_RISC|Mux_reg2|Mux17~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[14]~17 , top_RISC|MUXReg2|out[14]~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~12 , top_RISC|ALU|ShiftLeft0~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~18 , top_RISC|ALU|ShiftLeft0~18, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux29~5 , top_RISC|ALU|Mux29~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~31 , top_RISC|ALU|ShiftRight0~31, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~0 , top_RISC|ALU|Mux28~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~1 , top_RISC|ALU|Mux28~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~61 , top_RISC|ALU|res~61, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~2 , top_RISC|ALU|Mux28~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~3 , top_RISC|ALU|Mux28~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~4 , top_RISC|ALU|Mux28~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~5 , top_RISC|ALU|Mux28~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux28~6 , top_RISC|ALU|Mux28~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[3] , top_RISC|EX_MEM|aAluRes[3], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~10 , top_RISC|Registers|Mux60~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~11 , top_RISC|Registers|Mux60~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~12 , top_RISC|Registers|Mux60~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~13 , top_RISC|Registers|Mux60~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~14 , top_RISC|Registers|Mux60~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~15 , top_RISC|Registers|Mux60~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~16 , top_RISC|Registers|Mux60~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~17 , top_RISC|Registers|Mux60~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~18 , top_RISC|Registers|Mux60~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~19 , top_RISC|Registers|Mux60~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~7 , top_RISC|Registers|Mux60~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~8 , top_RISC|Registers|Mux60~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~0 , top_RISC|Registers|Mux60~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~1 , top_RISC|Registers|Mux60~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~2 , top_RISC|Registers|Mux60~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~3 , top_RISC|Registers|Mux60~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~4 , top_RISC|Registers|Mux60~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~5 , top_RISC|Registers|Mux60~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~6 , top_RISC|Registers|Mux60~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~9 , top_RISC|Registers|Mux60~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux60~20 , top_RISC|Registers|Mux60~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[3] , top_RISC|ID_EX|ard2[3], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux28~2 , top_RISC|Mux_reg2|Mux28~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux28~3 , top_RISC|Mux_reg2|Mux28~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~112 , top_RISC|ALU|ShiftLeft0~112, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~0 , top_RISC|ALU|Mux27~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~1 , top_RISC|ALU|Mux27~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~4 , top_RISC|ALU|Mux27~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~23 , top_RISC|ALU|ShiftRight0~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~25 , top_RISC|ALU|ShiftRight0~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~2 , top_RISC|ALU|Mux27~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~3 , top_RISC|ALU|Mux27~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~5 , top_RISC|ALU|Mux27~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux27~6 , top_RISC|ALU|Mux27~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[4] , top_RISC|EX_MEM|aAluRes[4], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[4] , top_RISC|MEM_WB|aAddress[4], top_Avalon, 1
instance = comp, \ReadData_ext[4]~input , ReadData_ext[4]~input, top_Avalon, 1
instance = comp, \connectLogic|uPdataReadExt[4]~27 , connectLogic|uPdataReadExt[4]~27, top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aData[4] , top_RISC|MEM_WB|aData[4], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[4]~27 , top_RISC|MUXRam|out[4]~27, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~0 , top_RISC|Registers|Mux27~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~1 , top_RISC|Registers|Mux27~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~2 , top_RISC|Registers|Mux27~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~3 , top_RISC|Registers|Mux27~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~4 , top_RISC|Registers|Mux27~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~5 , top_RISC|Registers|Mux27~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~6 , top_RISC|Registers|Mux27~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~7 , top_RISC|Registers|Mux27~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~8 , top_RISC|Registers|Mux27~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~9 , top_RISC|Registers|Mux27~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~10 , top_RISC|Registers|Mux27~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~11 , top_RISC|Registers|Mux27~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~14 , top_RISC|Registers|Mux27~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~15 , top_RISC|Registers|Mux27~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~12 , top_RISC|Registers|Mux27~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~13 , top_RISC|Registers|Mux27~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~16 , top_RISC|Registers|Mux27~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~17 , top_RISC|Registers|Mux27~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~18 , top_RISC|Registers|Mux27~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~19 , top_RISC|Registers|Mux27~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux27~20 , top_RISC|Registers|Mux27~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[4] , top_RISC|ID_EX|ard1[4], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~27 , top_RISC|IF_ID|aAdd1~27, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[4] , top_RISC|IF_ID|aAdd1[4], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[4] , top_RISC|ID_EX|aAdd1[4], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[4]~30 , top_RISC|MUXReg1|out[4]~30, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[4] , top_RISC|MUXReg1|out[4], top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~19 , top_RISC|ALU|Mux31~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~18 , top_RISC|ALU|Mux31~18, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~20 , top_RISC|ALU|Mux31~20, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~21 , top_RISC|ALU|Mux31~21, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~33 , top_RISC|ALU|Mux31~33, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~35 , top_RISC|ALU|Mux31~35, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~32 , top_RISC|ALU|Mux31~32, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~34 , top_RISC|ALU|Mux31~34, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~36 , top_RISC|ALU|Mux31~36, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~23 , top_RISC|ALU|Mux31~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~22 , top_RISC|ALU|Mux31~22, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~25 , top_RISC|ALU|Mux31~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~24 , top_RISC|ALU|Mux31~24, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~26 , top_RISC|ALU|Mux31~26, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~29 , top_RISC|ALU|Mux31~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~28 , top_RISC|ALU|Mux31~28, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~27 , top_RISC|ALU|Mux31~27, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~30 , top_RISC|ALU|Mux31~30, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~31 , top_RISC|ALU|Mux31~31, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~37 , top_RISC|ALU|Mux31~37, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~38 , top_RISC|ALU|Mux31~38, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~39 , top_RISC|ALU|Mux31~39, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~1 , top_RISC|ALU|LessThan0~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~3 , top_RISC|ALU|LessThan0~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~5 , top_RISC|ALU|LessThan0~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~7 , top_RISC|ALU|LessThan0~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~9 , top_RISC|ALU|LessThan0~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~11 , top_RISC|ALU|LessThan0~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~13 , top_RISC|ALU|LessThan0~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~15 , top_RISC|ALU|LessThan0~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~17 , top_RISC|ALU|LessThan0~17, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~19 , top_RISC|ALU|LessThan0~19, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~21 , top_RISC|ALU|LessThan0~21, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~23 , top_RISC|ALU|LessThan0~23, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~25 , top_RISC|ALU|LessThan0~25, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~27 , top_RISC|ALU|LessThan0~27, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~29 , top_RISC|ALU|LessThan0~29, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~31 , top_RISC|ALU|LessThan0~31, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~33 , top_RISC|ALU|LessThan0~33, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~35 , top_RISC|ALU|LessThan0~35, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~37 , top_RISC|ALU|LessThan0~37, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~39 , top_RISC|ALU|LessThan0~39, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~41 , top_RISC|ALU|LessThan0~41, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~43 , top_RISC|ALU|LessThan0~43, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~45 , top_RISC|ALU|LessThan0~45, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~47 , top_RISC|ALU|LessThan0~47, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~49 , top_RISC|ALU|LessThan0~49, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~51 , top_RISC|ALU|LessThan0~51, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~53 , top_RISC|ALU|LessThan0~53, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~55 , top_RISC|ALU|LessThan0~55, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~57 , top_RISC|ALU|LessThan0~57, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~59 , top_RISC|ALU|LessThan0~59, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~61 , top_RISC|ALU|LessThan0~61, top_Avalon, 1
instance = comp, \top_RISC|ALU|LessThan0~62 , top_RISC|ALU|LessThan0~62, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~3 , top_RISC|ALU|Add0~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~4 , top_RISC|ALU|Add0~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~7 , top_RISC|ALU|Mux31~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~14 , top_RISC|ALU|Mux31~14, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~8 , top_RISC|ALU|Mux31~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~10 , top_RISC|ALU|Mux31~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~11 , top_RISC|ALU|Mux31~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~12 , top_RISC|ALU|Mux31~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~9 , top_RISC|ALU|Mux31~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~13 , top_RISC|ALU|Mux31~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~15 , top_RISC|ALU|Mux31~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~40 , top_RISC|ALU|Mux31~40, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~41 , top_RISC|ALU|Mux31~41, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~42 , top_RISC|ALU|Mux31~42, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux31~43 , top_RISC|ALU|Mux31~43, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[0] , top_RISC|EX_MEM|aAluRes[0], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[0] , top_RISC|MEM_WB|aAddress[0], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[0]~31 , top_RISC|MUXRam|out[0]~31, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[9][0] , top_RISC|Registers|regis[9][0], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~12 , top_RISC|Registers|Mux63~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~13 , top_RISC|Registers|Mux63~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~14 , top_RISC|Registers|Mux63~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~15 , top_RISC|Registers|Mux63~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~16 , top_RISC|Registers|Mux63~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~17 , top_RISC|Registers|Mux63~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~18 , top_RISC|Registers|Mux63~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~10 , top_RISC|Registers|Mux63~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~11 , top_RISC|Registers|Mux63~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~19 , top_RISC|Registers|Mux63~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~0 , top_RISC|Registers|Mux63~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~1 , top_RISC|Registers|Mux63~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~7 , top_RISC|Registers|Mux63~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~8 , top_RISC|Registers|Mux63~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~2 , top_RISC|Registers|Mux63~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~3 , top_RISC|Registers|Mux63~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~4 , top_RISC|Registers|Mux63~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~5 , top_RISC|Registers|Mux63~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~6 , top_RISC|Registers|Mux63~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~9 , top_RISC|Registers|Mux63~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux63~20 , top_RISC|Registers|Mux63~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[0] , top_RISC|ID_EX|ard2[0], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux31~3 , top_RISC|Mux_reg2|Mux31~3, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux31~2 , top_RISC|Mux_reg2|Mux31~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~1 , top_RISC|ALU|Add0~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~3 , top_RISC|ALU|Mux30~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~32 , top_RISC|ALU|ShiftRight0~32, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~33 , top_RISC|ALU|ShiftRight0~33, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~34 , top_RISC|ALU|ShiftRight0~34, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~12 , top_RISC|ALU|Add0~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~13 , top_RISC|ALU|Add0~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~14 , top_RISC|ALU|Add0~14, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~4 , top_RISC|ALU|Mux30~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~7 , top_RISC|ALU|Add0~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~0 , top_RISC|ALU|Mux30~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~1 , top_RISC|ALU|Mux30~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~15 , top_RISC|ALU|Add0~15, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~2 , top_RISC|ALU|Mux30~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux30~5 , top_RISC|ALU|Mux30~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[1] , top_RISC|EX_MEM|aAluRes[1], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[1] , top_RISC|MEM_WB|aAddress[1], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[1]~30 , top_RISC|MUXRam|out[1]~30, top_Avalon, 1
instance = comp, \top_RISC|Registers|regis[23][1] , top_RISC|Registers|regis[23][1], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~7 , top_RISC|Registers|Mux62~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~8 , top_RISC|Registers|Mux62~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~0 , top_RISC|Registers|Mux62~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~1 , top_RISC|Registers|Mux62~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~2 , top_RISC|Registers|Mux62~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~3 , top_RISC|Registers|Mux62~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~4 , top_RISC|Registers|Mux62~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~5 , top_RISC|Registers|Mux62~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~6 , top_RISC|Registers|Mux62~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~9 , top_RISC|Registers|Mux62~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~14 , top_RISC|Registers|Mux62~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~15 , top_RISC|Registers|Mux62~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~12 , top_RISC|Registers|Mux62~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~13 , top_RISC|Registers|Mux62~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~16 , top_RISC|Registers|Mux62~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~17 , top_RISC|Registers|Mux62~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~18 , top_RISC|Registers|Mux62~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~10 , top_RISC|Registers|Mux62~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~11 , top_RISC|Registers|Mux62~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~19 , top_RISC|Registers|Mux62~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux62~20 , top_RISC|Registers|Mux62~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[1] , top_RISC|ID_EX|ard2[1], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux30~3 , top_RISC|Mux_reg2|Mux30~3, top_Avalon, 1
instance = comp, \top_RISC|MUXReg2|out[1]~30 , top_RISC|MUXReg2|out[1]~30, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~66 , top_RISC|ALU|ShiftRight0~66, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftRight0~68 , top_RISC|ALU|ShiftRight0~68, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~0 , top_RISC|ALU|Mux4~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~1 , top_RISC|ALU|Mux4~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~92 , top_RISC|ALU|Add0~92, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~93 , top_RISC|ALU|Add0~93, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~2 , top_RISC|ALU|Mux4~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~3 , top_RISC|ALU|Mux4~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~10 , top_RISC|ALU|Mux4~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~11 , top_RISC|ALU|Mux4~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~4 , top_RISC|ALU|Mux4~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~5 , top_RISC|ALU|Mux4~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~12 , top_RISC|ALU|Mux4~12, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~13 , top_RISC|ALU|Mux4~13, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~85 , top_RISC|ALU|res~85, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~6 , top_RISC|ALU|Mux4~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~7 , top_RISC|ALU|Mux4~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~8 , top_RISC|ALU|Mux4~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~9 , top_RISC|ALU|Mux4~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux4~14 , top_RISC|ALU|Mux4~14, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[27] , top_RISC|EX_MEM|aAluRes[27], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[27] , top_RISC|MEM_WB|aAddress[27], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[27]~4 , top_RISC|MUXRam|out[27]~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~17 , top_RISC|Registers|Mux4~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~18 , top_RISC|Registers|Mux4~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~10 , top_RISC|Registers|Mux4~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~11 , top_RISC|Registers|Mux4~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~12 , top_RISC|Registers|Mux4~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~13 , top_RISC|Registers|Mux4~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~14 , top_RISC|Registers|Mux4~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~15 , top_RISC|Registers|Mux4~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~16 , top_RISC|Registers|Mux4~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~19 , top_RISC|Registers|Mux4~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~0 , top_RISC|Registers|Mux4~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~1 , top_RISC|Registers|Mux4~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~4 , top_RISC|Registers|Mux4~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~5 , top_RISC|Registers|Mux4~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~2 , top_RISC|Registers|Mux4~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~3 , top_RISC|Registers|Mux4~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~6 , top_RISC|Registers|Mux4~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~7 , top_RISC|Registers|Mux4~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~8 , top_RISC|Registers|Mux4~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~9 , top_RISC|Registers|Mux4~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux4~20 , top_RISC|Registers|Mux4~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard1[27] , top_RISC|ID_EX|ard1[27], top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1~4 , top_RISC|IF_ID|aAdd1~4, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|aAdd1[27] , top_RISC|IF_ID|aAdd1[27], top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aAdd1[27] , top_RISC|ID_EX|aAdd1[27], top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[27]~7 , top_RISC|MUXReg1|out[27]~7, top_Avalon, 1
instance = comp, \top_RISC|MUXReg1|out[27] , top_RISC|MUXReg1|out[27], top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~96 , top_RISC|ALU|Add0~96, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~0 , top_RISC|ALU|Mux2~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~4 , top_RISC|ALU|Mux3~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~1 , top_RISC|ALU|Mux2~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~2 , top_RISC|ALU|Mux2~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~3 , top_RISC|ALU|Mux2~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~5 , top_RISC|ALU|Mux3~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~86 , top_RISC|ALU|res~86, top_Avalon, 1
instance = comp, \top_RISC|ALU|ShiftLeft0~109 , top_RISC|ALU|ShiftLeft0~109, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~0 , top_RISC|ALU|Mux3~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~1 , top_RISC|ALU|Mux3~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~2 , top_RISC|ALU|Mux3~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~3 , top_RISC|ALU|Mux3~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~6 , top_RISC|ALU|Mux3~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux3~7 , top_RISC|ALU|Mux3~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[28] , top_RISC|EX_MEM|aAluRes[28], top_Avalon, 1
instance = comp, \top_RISC|MEM_WB|aAddress[28] , top_RISC|MEM_WB|aAddress[28], top_Avalon, 1
instance = comp, \top_RISC|MUXRam|out[28]~3 , top_RISC|MUXRam|out[28]~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~17 , top_RISC|Registers|Mux35~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~18 , top_RISC|Registers|Mux35~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~10 , top_RISC|Registers|Mux35~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~11 , top_RISC|Registers|Mux35~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~12 , top_RISC|Registers|Mux35~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~13 , top_RISC|Registers|Mux35~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~14 , top_RISC|Registers|Mux35~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~15 , top_RISC|Registers|Mux35~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~16 , top_RISC|Registers|Mux35~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~19 , top_RISC|Registers|Mux35~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~7 , top_RISC|Registers|Mux35~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~8 , top_RISC|Registers|Mux35~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~0 , top_RISC|Registers|Mux35~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~1 , top_RISC|Registers|Mux35~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~2 , top_RISC|Registers|Mux35~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~3 , top_RISC|Registers|Mux35~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~4 , top_RISC|Registers|Mux35~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~5 , top_RISC|Registers|Mux35~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~6 , top_RISC|Registers|Mux35~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~9 , top_RISC|Registers|Mux35~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux35~20 , top_RISC|Registers|Mux35~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[28] , top_RISC|ID_EX|ard2[28], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux3~2 , top_RISC|Mux_reg2|Mux3~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux3~3 , top_RISC|Mux_reg2|Mux3~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~95 , top_RISC|ALU|Add0~95, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~99 , top_RISC|ALU|Add0~99, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~8 , top_RISC|ALU|Mux2~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~9 , top_RISC|ALU|Mux2~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~87 , top_RISC|ALU|res~87, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~4 , top_RISC|ALU|Mux2~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~5 , top_RISC|ALU|Mux2~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~6 , top_RISC|ALU|Mux2~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~7 , top_RISC|ALU|Mux2~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~10 , top_RISC|ALU|Mux2~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux2~11 , top_RISC|ALU|Mux2~11, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aAluRes[29] , top_RISC|EX_MEM|aAluRes[29], top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~10 , top_RISC|Registers|Mux34~10, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~11 , top_RISC|Registers|Mux34~11, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~12 , top_RISC|Registers|Mux34~12, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~13 , top_RISC|Registers|Mux34~13, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~14 , top_RISC|Registers|Mux34~14, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~15 , top_RISC|Registers|Mux34~15, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~16 , top_RISC|Registers|Mux34~16, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~17 , top_RISC|Registers|Mux34~17, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~18 , top_RISC|Registers|Mux34~18, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~19 , top_RISC|Registers|Mux34~19, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~7 , top_RISC|Registers|Mux34~7, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~8 , top_RISC|Registers|Mux34~8, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~2 , top_RISC|Registers|Mux34~2, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~3 , top_RISC|Registers|Mux34~3, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~4 , top_RISC|Registers|Mux34~4, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~5 , top_RISC|Registers|Mux34~5, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~6 , top_RISC|Registers|Mux34~6, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~0 , top_RISC|Registers|Mux34~0, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~1 , top_RISC|Registers|Mux34~1, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~9 , top_RISC|Registers|Mux34~9, top_Avalon, 1
instance = comp, \top_RISC|Registers|Mux34~20 , top_RISC|Registers|Mux34~20, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|ard2[29] , top_RISC|ID_EX|ard2[29], top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux2~2 , top_RISC|Mux_reg2|Mux2~2, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux2~3 , top_RISC|Mux_reg2|Mux2~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Add0~98 , top_RISC|ALU|Add0~98, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~2 , top_RISC|ALU|Mux1~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~4 , top_RISC|ALU|Mux1~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~5 , top_RISC|ALU|Mux1~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|res~88 , top_RISC|ALU|res~88, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~6 , top_RISC|ALU|Mux1~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~7 , top_RISC|ALU|Mux1~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~8 , top_RISC|ALU|Mux1~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~9 , top_RISC|ALU|Mux1~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~11 , top_RISC|ALU|Mux1~11, top_Avalon, 1
instance = comp, \top_RISC|ALU|Mux1~10 , top_RISC|ALU|Mux1~10, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~4 , top_RISC|ALU|Equal0~4, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~6 , top_RISC|ALU|Equal0~6, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~7 , top_RISC|ALU|Equal0~7, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~5 , top_RISC|ALU|Equal0~5, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~8 , top_RISC|ALU|Equal0~8, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~1 , top_RISC|ALU|Equal0~1, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~0 , top_RISC|ALU|Equal0~0, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~2 , top_RISC|ALU|Equal0~2, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~3 , top_RISC|ALU|Equal0~3, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~9 , top_RISC|ALU|Equal0~9, top_Avalon, 1
instance = comp, \top_RISC|ALU|Equal0~10 , top_RISC|ALU|Equal0~10, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aZero , top_RISC|EX_MEM|aZero, top_Avalon, 1
instance = comp, \top_RISC|ctrAddSum , top_RISC|ctrAddSum, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|ctrMux~0 , top_RISC|HazardDet|ctrMux~0, top_Avalon, 1
instance = comp, \top_RISC|controlExt|enable_out[2]~4 , top_RISC|controlExt|enable_out[2]~4, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aBrach , top_RISC|ID_EX|aBrach, top_Avalon, 1
instance = comp, \top_RISC|controlExt|enable_out[0]~5 , top_RISC|controlExt|enable_out[0]~5, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[31]~0 , top_RISC|IF_ID|auxinstr[31]~0, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[17] , top_RISC|IF_ID|auxinstr[17], top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~1 , top_RISC|HazardDet|clr[3]~1, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~0 , top_RISC|HazardDet|clr[3]~0, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~2 , top_RISC|HazardDet|clr[3]~2, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~4 , top_RISC|HazardDet|clr[3]~4, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~3 , top_RISC|HazardDet|clr[3]~3, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~5 , top_RISC|HazardDet|clr[3]~5, top_Avalon, 1
instance = comp, \top_RISC|HazardDet|clr[3]~6 , top_RISC|HazardDet|clr[3]~6, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[31]~1 , top_RISC|IF_ID|auxinstr[31]~1, top_Avalon, 1
instance = comp, \ReadData_instr[1]~input , ReadData_instr[1]~input, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[1]~7 , top_RISC|IF_ID|auxinstr[1]~7, top_Avalon, 1
instance = comp, \top_RISC|IF_ID|auxinstr[1] , top_RISC|IF_ID|auxinstr[1], top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[0]~0 , top_RISC|MuxContr|out[0]~0, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[0]~1 , top_RISC|MuxContr|out[0]~1, top_Avalon, 1
instance = comp, \top_RISC|MuxContr|out[0]~2 , top_RISC|MuxContr|out[0]~2, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aMemRead , top_RISC|ID_EX|aMemRead, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aMemRead , top_RISC|EX_MEM|aMemRead, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aMemWrite~0 , top_RISC|ID_EX|aMemWrite~0, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aMemWrite~1 , top_RISC|ID_EX|aMemWrite~1, top_Avalon, 1
instance = comp, \top_RISC|ID_EX|aMemWrite , top_RISC|ID_EX|aMemWrite, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aMemWrite , top_RISC|EX_MEM|aMemWrite, top_Avalon, 1
instance = comp, \connectLogic|Mux33~1 , connectLogic|Mux33~1, top_Avalon, 1
instance = comp, \connectLogic|Mux33~2 , connectLogic|Mux33~2, top_Avalon, 1
instance = comp, \connectLogic|Mux33~3 , connectLogic|Mux33~3, top_Avalon, 1
instance = comp, \connectLogic|Selector5~0 , connectLogic|Selector5~0, top_Avalon, 1
instance = comp, \connectLogic|Mux32~0 , connectLogic|Mux32~0, top_Avalon, 1
instance = comp, \connectLogic|Mux32~1 , connectLogic|Mux32~1, top_Avalon, 1
instance = comp, \connectLogic|Selector5~1 , connectLogic|Selector5~1, top_Avalon, 1
instance = comp, \master_ext|Selector1~0 , master_ext|Selector1~0, top_Avalon, 1
instance = comp, \master_ext|state[0] , master_ext|state[0], top_Avalon, 1
instance = comp, \master_ext|Selector0~0 , master_ext|Selector0~0, top_Avalon, 1
instance = comp, \master_ext|state[1] , master_ext|state[1], top_Avalon, 1
instance = comp, \master_ext|Equal1~0 , master_ext|Equal1~0, top_Avalon, 1
instance = comp, \connectLogic|Mux34~0 , connectLogic|Mux34~0, top_Avalon, 1
instance = comp, \connectLogic|Selector4~0 , connectLogic|Selector4~0, top_Avalon, 1
instance = comp, \master_instr|ADDRESS[1]~0 , master_instr|ADDRESS[1]~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[15]~1 , SystemDebug|slave_debug|reg1[15]~1, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[0] , SystemDebug|slave_debug|reg1[0], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[0]~1 , master_instr|ADDRESS[0]~1, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[1] , SystemDebug|slave_debug|reg1[1], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[1]~2 , master_instr|ADDRESS[1]~2, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[2] , SystemDebug|slave_debug|reg1[2], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[2]~3 , master_instr|ADDRESS[2]~3, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[3] , SystemDebug|slave_debug|reg1[3], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[3]~4 , master_instr|ADDRESS[3]~4, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[4] , SystemDebug|slave_debug|reg1[4], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[4]~5 , master_instr|ADDRESS[4]~5, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[5] , SystemDebug|slave_debug|reg1[5], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[5]~6 , master_instr|ADDRESS[5]~6, top_Avalon, 1
instance = comp, \writedata_debug[6]~input , writedata_debug[6]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~7 , SystemDebug|slave_debug|reg1~7, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[6] , SystemDebug|slave_debug|reg1[6], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[6]~7 , master_instr|ADDRESS[6]~7, top_Avalon, 1
instance = comp, \writedata_debug[7]~input , writedata_debug[7]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~8 , SystemDebug|slave_debug|reg1~8, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[7] , SystemDebug|slave_debug|reg1[7], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[7]~8 , master_instr|ADDRESS[7]~8, top_Avalon, 1
instance = comp, \writedata_debug[8]~input , writedata_debug[8]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~9 , SystemDebug|slave_debug|reg1~9, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[8] , SystemDebug|slave_debug|reg1[8], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[8]~9 , master_instr|ADDRESS[8]~9, top_Avalon, 1
instance = comp, \writedata_debug[9]~input , writedata_debug[9]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~10 , SystemDebug|slave_debug|reg1~10, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[9] , SystemDebug|slave_debug|reg1[9], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[9]~10 , master_instr|ADDRESS[9]~10, top_Avalon, 1
instance = comp, \writedata_debug[10]~input , writedata_debug[10]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~11 , SystemDebug|slave_debug|reg1~11, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[10] , SystemDebug|slave_debug|reg1[10], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[10]~11 , master_instr|ADDRESS[10]~11, top_Avalon, 1
instance = comp, \writedata_debug[11]~input , writedata_debug[11]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~12 , SystemDebug|slave_debug|reg1~12, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[11] , SystemDebug|slave_debug|reg1[11], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[11]~12 , master_instr|ADDRESS[11]~12, top_Avalon, 1
instance = comp, \writedata_debug[12]~input , writedata_debug[12]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~13 , SystemDebug|slave_debug|reg1~13, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[12] , SystemDebug|slave_debug|reg1[12], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[12]~13 , master_instr|ADDRESS[12]~13, top_Avalon, 1
instance = comp, \writedata_debug[13]~input , writedata_debug[13]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~14 , SystemDebug|slave_debug|reg1~14, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[13] , SystemDebug|slave_debug|reg1[13], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[13]~14 , master_instr|ADDRESS[13]~14, top_Avalon, 1
instance = comp, \writedata_debug[14]~input , writedata_debug[14]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~15 , SystemDebug|slave_debug|reg1~15, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[14] , SystemDebug|slave_debug|reg1[14], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[14]~15 , master_instr|ADDRESS[14]~15, top_Avalon, 1
instance = comp, \writedata_debug[15]~input , writedata_debug[15]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~16 , SystemDebug|slave_debug|reg1~16, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[15] , SystemDebug|slave_debug|reg1[15], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[15]~16 , master_instr|ADDRESS[15]~16, top_Avalon, 1
instance = comp, \writedata_debug[16]~input , writedata_debug[16]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~17 , SystemDebug|slave_debug|reg1~17, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[16] , SystemDebug|slave_debug|reg1[16], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[16]~17 , master_instr|ADDRESS[16]~17, top_Avalon, 1
instance = comp, \writedata_debug[17]~input , writedata_debug[17]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~18 , SystemDebug|slave_debug|reg1~18, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[17] , SystemDebug|slave_debug|reg1[17], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[17]~18 , master_instr|ADDRESS[17]~18, top_Avalon, 1
instance = comp, \writedata_debug[18]~input , writedata_debug[18]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~19 , SystemDebug|slave_debug|reg1~19, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[18] , SystemDebug|slave_debug|reg1[18], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[18]~19 , master_instr|ADDRESS[18]~19, top_Avalon, 1
instance = comp, \writedata_debug[19]~input , writedata_debug[19]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~20 , SystemDebug|slave_debug|reg1~20, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[19] , SystemDebug|slave_debug|reg1[19], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[19]~20 , master_instr|ADDRESS[19]~20, top_Avalon, 1
instance = comp, \writedata_debug[20]~input , writedata_debug[20]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~21 , SystemDebug|slave_debug|reg1~21, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[20] , SystemDebug|slave_debug|reg1[20], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[20]~21 , master_instr|ADDRESS[20]~21, top_Avalon, 1
instance = comp, \writedata_debug[21]~input , writedata_debug[21]~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1~22 , SystemDebug|slave_debug|reg1~22, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[21] , SystemDebug|slave_debug|reg1[21], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[21]~22 , master_instr|ADDRESS[21]~22, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[22] , SystemDebug|slave_debug|reg1[22], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[22]~23 , master_instr|ADDRESS[22]~23, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[23] , SystemDebug|slave_debug|reg1[23], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[23]~24 , master_instr|ADDRESS[23]~24, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[24] , SystemDebug|slave_debug|reg1[24], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[24]~25 , master_instr|ADDRESS[24]~25, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[25] , SystemDebug|slave_debug|reg1[25], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[25]~26 , master_instr|ADDRESS[25]~26, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[26] , SystemDebug|slave_debug|reg1[26], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[26]~27 , master_instr|ADDRESS[26]~27, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[27] , SystemDebug|slave_debug|reg1[27], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[27]~28 , master_instr|ADDRESS[27]~28, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[28]~feeder , SystemDebug|slave_debug|reg1[28]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[28] , SystemDebug|slave_debug|reg1[28], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[28]~29 , master_instr|ADDRESS[28]~29, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[29] , SystemDebug|slave_debug|reg1[29], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[29]~30 , master_instr|ADDRESS[29]~30, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[30] , SystemDebug|slave_debug|reg1[30], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[30]~31 , master_instr|ADDRESS[30]~31, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg1[31] , SystemDebug|slave_debug|reg1[31], top_Avalon, 1
instance = comp, \master_instr|ADDRESS[31]~32 , master_instr|ADDRESS[31]~32, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[28]~35 , master_ext|ADDRESS[28]~35, top_Avalon, 1
instance = comp, \connectLogic|AddressExt~0 , connectLogic|AddressExt~0, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[0]~3 , master_ext|ADDRESS[0]~3, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[1]~4 , master_ext|ADDRESS[1]~4, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[2]~5 , master_ext|ADDRESS[2]~5, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[3]~6 , master_ext|ADDRESS[3]~6, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[4]~7 , master_ext|ADDRESS[4]~7, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[5]~8 , master_ext|ADDRESS[5]~8, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[6]~9 , master_ext|ADDRESS[6]~9, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[7]~10 , master_ext|ADDRESS[7]~10, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[8]~11 , master_ext|ADDRESS[8]~11, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[9]~12 , master_ext|ADDRESS[9]~12, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[10]~13 , master_ext|ADDRESS[10]~13, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[11]~14 , master_ext|ADDRESS[11]~14, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[12]~15 , master_ext|ADDRESS[12]~15, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[13]~16 , master_ext|ADDRESS[13]~16, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[14]~17 , master_ext|ADDRESS[14]~17, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[15]~18 , master_ext|ADDRESS[15]~18, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[16]~19 , master_ext|ADDRESS[16]~19, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[17]~20 , master_ext|ADDRESS[17]~20, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[18]~21 , master_ext|ADDRESS[18]~21, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[19]~22 , master_ext|ADDRESS[19]~22, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[20]~23 , master_ext|ADDRESS[20]~23, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[21]~24 , master_ext|ADDRESS[21]~24, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[22]~25 , master_ext|ADDRESS[22]~25, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[23]~26 , master_ext|ADDRESS[23]~26, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[24]~27 , master_ext|ADDRESS[24]~27, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[25]~28 , master_ext|ADDRESS[25]~28, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[26]~29 , master_ext|ADDRESS[26]~29, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[27]~30 , master_ext|ADDRESS[27]~30, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[28]~31 , master_ext|ADDRESS[28]~31, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[29]~32 , master_ext|ADDRESS[29]~32, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[30]~33 , master_ext|ADDRESS[30]~33, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[31]~34 , master_ext|ADDRESS[31]~34, top_Avalon, 1
instance = comp, \connectLogic|Equal0~0 , connectLogic|Equal0~0, top_Avalon, 1
instance = comp, \master_instr|READ~0 , master_instr|READ~0, top_Avalon, 1
instance = comp, \master_instr|READ~1 , master_instr|READ~1, top_Avalon, 1
instance = comp, \master_ext|READ~1 , master_ext|READ~1, top_Avalon, 1
instance = comp, \master_ext|READ~0 , master_ext|READ~0, top_Avalon, 1
instance = comp, \master_ext|READ~2 , master_ext|READ~2, top_Avalon, 1
instance = comp, \master_instr|WRITE~0 , master_instr|WRITE~0, top_Avalon, 1
instance = comp, \master_ext|WRITE~0 , master_ext|WRITE~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[8]~0 , SystemDebug|slave_debug|reg2[8]~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[0] , SystemDebug|slave_debug|reg2[0], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[28]~0 , master_instr|WRITEDATA[28]~0, top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[0]~1 , master_instr|WRITEDATA[0]~1, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[1] , SystemDebug|slave_debug|reg2[1], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[1]~2 , master_instr|WRITEDATA[1]~2, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[2] , SystemDebug|slave_debug|reg2[2], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[2]~3 , master_instr|WRITEDATA[2]~3, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[3] , SystemDebug|slave_debug|reg2[3], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[3]~4 , master_instr|WRITEDATA[3]~4, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[4] , SystemDebug|slave_debug|reg2[4], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[4]~5 , master_instr|WRITEDATA[4]~5, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[5] , SystemDebug|slave_debug|reg2[5], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[5]~6 , master_instr|WRITEDATA[5]~6, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[6] , SystemDebug|slave_debug|reg2[6], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[6]~7 , master_instr|WRITEDATA[6]~7, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[7] , SystemDebug|slave_debug|reg2[7], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[7]~8 , master_instr|WRITEDATA[7]~8, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[8] , SystemDebug|slave_debug|reg2[8], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[8]~9 , master_instr|WRITEDATA[8]~9, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[9] , SystemDebug|slave_debug|reg2[9], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[9]~10 , master_instr|WRITEDATA[9]~10, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[10]~feeder , SystemDebug|slave_debug|reg2[10]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[10] , SystemDebug|slave_debug|reg2[10], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[10]~11 , master_instr|WRITEDATA[10]~11, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[11] , SystemDebug|slave_debug|reg2[11], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[11]~12 , master_instr|WRITEDATA[11]~12, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[12] , SystemDebug|slave_debug|reg2[12], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[12]~13 , master_instr|WRITEDATA[12]~13, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[13] , SystemDebug|slave_debug|reg2[13], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[13]~14 , master_instr|WRITEDATA[13]~14, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[14] , SystemDebug|slave_debug|reg2[14], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[14]~15 , master_instr|WRITEDATA[14]~15, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[15] , SystemDebug|slave_debug|reg2[15], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[15]~16 , master_instr|WRITEDATA[15]~16, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[16] , SystemDebug|slave_debug|reg2[16], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[16]~17 , master_instr|WRITEDATA[16]~17, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[17] , SystemDebug|slave_debug|reg2[17], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[17]~18 , master_instr|WRITEDATA[17]~18, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[18] , SystemDebug|slave_debug|reg2[18], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[18]~19 , master_instr|WRITEDATA[18]~19, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[19] , SystemDebug|slave_debug|reg2[19], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[19]~20 , master_instr|WRITEDATA[19]~20, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[20] , SystemDebug|slave_debug|reg2[20], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[20]~21 , master_instr|WRITEDATA[20]~21, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[21] , SystemDebug|slave_debug|reg2[21], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[21]~22 , master_instr|WRITEDATA[21]~22, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[22] , SystemDebug|slave_debug|reg2[22], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[22]~23 , master_instr|WRITEDATA[22]~23, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[23] , SystemDebug|slave_debug|reg2[23], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[23]~24 , master_instr|WRITEDATA[23]~24, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[24] , SystemDebug|slave_debug|reg2[24], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[24]~25 , master_instr|WRITEDATA[24]~25, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[25] , SystemDebug|slave_debug|reg2[25], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[25]~26 , master_instr|WRITEDATA[25]~26, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[26] , SystemDebug|slave_debug|reg2[26], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[26]~27 , master_instr|WRITEDATA[26]~27, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[27]~feeder , SystemDebug|slave_debug|reg2[27]~feeder, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[27] , SystemDebug|slave_debug|reg2[27], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[27]~28 , master_instr|WRITEDATA[27]~28, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[28] , SystemDebug|slave_debug|reg2[28], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[28]~29 , master_instr|WRITEDATA[28]~29, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[29] , SystemDebug|slave_debug|reg2[29], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[29]~30 , master_instr|WRITEDATA[29]~30, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[30] , SystemDebug|slave_debug|reg2[30], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[30]~31 , master_instr|WRITEDATA[30]~31, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg2[31] , SystemDebug|slave_debug|reg2[31], top_Avalon, 1
instance = comp, \master_instr|WRITEDATA[31]~32 , master_instr|WRITEDATA[31]~32, top_Avalon, 1
instance = comp, \master_ext|ADDRESS[28]~2 , master_ext|ADDRESS[28]~2, top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[19]~0 , master_ext|WRITEDATA[19]~0, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux31~4 , top_RISC|Mux_reg2|Mux31~4, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[0] , top_RISC|EX_MEM|aReg2[0], top_Avalon, 1
instance = comp, \connectLogic|Decoder0~0 , connectLogic|Decoder0~0, top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[0]~1 , master_ext|WRITEDATA[0]~1, top_Avalon, 1
instance = comp, \top_RISC|Mux_reg2|Mux30~4 , top_RISC|Mux_reg2|Mux30~4, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[1] , top_RISC|EX_MEM|aReg2[1], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[1]~2 , master_ext|WRITEDATA[1]~2, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[2]~feeder , top_RISC|EX_MEM|aReg2[2]~feeder, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[2] , top_RISC|EX_MEM|aReg2[2], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[2]~3 , master_ext|WRITEDATA[2]~3, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[3] , top_RISC|EX_MEM|aReg2[3], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[3]~4 , master_ext|WRITEDATA[3]~4, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[4] , top_RISC|EX_MEM|aReg2[4], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[4]~5 , master_ext|WRITEDATA[4]~5, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[5] , top_RISC|EX_MEM|aReg2[5], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[5]~6 , master_ext|WRITEDATA[5]~6, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[6] , top_RISC|EX_MEM|aReg2[6], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[6]~7 , master_ext|WRITEDATA[6]~7, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[7] , top_RISC|EX_MEM|aReg2[7], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[7]~8 , master_ext|WRITEDATA[7]~8, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[8] , top_RISC|EX_MEM|aReg2[8], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[8]~9 , master_ext|WRITEDATA[8]~9, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[9] , top_RISC|EX_MEM|aReg2[9], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[9]~10 , master_ext|WRITEDATA[9]~10, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[10] , top_RISC|EX_MEM|aReg2[10], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[10]~11 , master_ext|WRITEDATA[10]~11, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[11] , top_RISC|EX_MEM|aReg2[11], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[11]~12 , master_ext|WRITEDATA[11]~12, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[12] , top_RISC|EX_MEM|aReg2[12], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[12]~13 , master_ext|WRITEDATA[12]~13, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[13] , top_RISC|EX_MEM|aReg2[13], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[13]~14 , master_ext|WRITEDATA[13]~14, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[14] , top_RISC|EX_MEM|aReg2[14], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[14]~15 , master_ext|WRITEDATA[14]~15, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[15] , top_RISC|EX_MEM|aReg2[15], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[15]~16 , master_ext|WRITEDATA[15]~16, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[16] , top_RISC|EX_MEM|aReg2[16], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[16]~17 , master_ext|WRITEDATA[16]~17, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[17] , top_RISC|EX_MEM|aReg2[17], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[17]~18 , master_ext|WRITEDATA[17]~18, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[18] , top_RISC|EX_MEM|aReg2[18], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[18]~19 , master_ext|WRITEDATA[18]~19, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[19] , top_RISC|EX_MEM|aReg2[19], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[19]~20 , master_ext|WRITEDATA[19]~20, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[20] , top_RISC|EX_MEM|aReg2[20], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[20]~21 , master_ext|WRITEDATA[20]~21, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[21] , top_RISC|EX_MEM|aReg2[21], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[21]~22 , master_ext|WRITEDATA[21]~22, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[22] , top_RISC|EX_MEM|aReg2[22], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[22]~23 , master_ext|WRITEDATA[22]~23, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[23] , top_RISC|EX_MEM|aReg2[23], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[23]~24 , master_ext|WRITEDATA[23]~24, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[24] , top_RISC|EX_MEM|aReg2[24], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[24]~25 , master_ext|WRITEDATA[24]~25, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[25]~feeder , top_RISC|EX_MEM|aReg2[25]~feeder, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[25] , top_RISC|EX_MEM|aReg2[25], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[25]~26 , master_ext|WRITEDATA[25]~26, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[26] , top_RISC|EX_MEM|aReg2[26], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[26]~27 , master_ext|WRITEDATA[26]~27, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[27] , top_RISC|EX_MEM|aReg2[27], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[27]~28 , master_ext|WRITEDATA[27]~28, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[28]~feeder , top_RISC|EX_MEM|aReg2[28]~feeder, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[28] , top_RISC|EX_MEM|aReg2[28], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[28]~29 , master_ext|WRITEDATA[28]~29, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[29] , top_RISC|EX_MEM|aReg2[29], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[29]~30 , master_ext|WRITEDATA[29]~30, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[30] , top_RISC|EX_MEM|aReg2[30], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[30]~31 , master_ext|WRITEDATA[30]~31, top_Avalon, 1
instance = comp, \top_RISC|EX_MEM|aReg2[31] , top_RISC|EX_MEM|aReg2[31], top_Avalon, 1
instance = comp, \master_ext|WRITEDATA[31]~32 , master_ext|WRITEDATA[31]~32, top_Avalon, 1
instance = comp, \master_instr|Equal0~0 , master_instr|Equal0~0, top_Avalon, 1
instance = comp, \master_ext|Equal0~0 , master_ext|Equal0~0, top_Avalon, 1
instance = comp, \connectLogic|Mux31~0 , connectLogic|Mux31~0, top_Avalon, 1
instance = comp, \SystemDebug|we_internal~2 , SystemDebug|we_internal~2, top_Avalon, 1
instance = comp, \SystemDebug|we_internal~3 , SystemDebug|we_internal~3, top_Avalon, 1
instance = comp, \SystemDebug|we_internal , SystemDebug|we_internal, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[0]~30 , SystemDebug|slave_debug|reg3[0]~30, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[0] , SystemDebug|slave_debug|reg3[0], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~0 , SystemDebug|slave_debug|readdata~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~1 , SystemDebug|slave_debug|readdata~1, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~2 , SystemDebug|slave_debug|readdata~2, top_Avalon, 1
instance = comp, \read_debug~input , read_debug~input, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[21]~3 , SystemDebug|slave_debug|readdata[21]~3, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[0] , SystemDebug|slave_debug|readdata[0], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~4 , SystemDebug|slave_debug|readdata~4, top_Avalon, 1
instance = comp, \connectLogic|Mux30~0 , connectLogic|Mux30~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[1] , SystemDebug|slave_debug|reg3[1], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~5 , SystemDebug|slave_debug|readdata~5, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~6 , SystemDebug|slave_debug|readdata~6, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[1] , SystemDebug|slave_debug|readdata[1], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[2]~0 , SystemDebug|slave_debug|reg3[2]~0, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[4]~31 , SystemDebug|slave_debug|reg3[4]~31, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[2] , SystemDebug|slave_debug|reg3[2], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~7 , SystemDebug|slave_debug|readdata~7, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~8 , SystemDebug|slave_debug|readdata~8, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~9 , SystemDebug|slave_debug|readdata~9, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[2] , SystemDebug|slave_debug|readdata[2], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~10 , SystemDebug|slave_debug|readdata~10, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[3]~1 , SystemDebug|slave_debug|reg3[3]~1, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[3] , SystemDebug|slave_debug|reg3[3], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~11 , SystemDebug|slave_debug|readdata~11, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~12 , SystemDebug|slave_debug|readdata~12, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[3] , SystemDebug|slave_debug|readdata[3], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[4]~2 , SystemDebug|slave_debug|reg3[4]~2, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[4] , SystemDebug|slave_debug|reg3[4], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~13 , SystemDebug|slave_debug|readdata~13, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~14 , SystemDebug|slave_debug|readdata~14, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~15 , SystemDebug|slave_debug|readdata~15, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[4] , SystemDebug|slave_debug|readdata[4], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[5]~3 , SystemDebug|slave_debug|reg3[5]~3, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[5] , SystemDebug|slave_debug|reg3[5], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~16 , SystemDebug|slave_debug|readdata~16, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~17 , SystemDebug|slave_debug|readdata~17, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~18 , SystemDebug|slave_debug|readdata~18, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[5] , SystemDebug|slave_debug|readdata[5], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[6]~4 , SystemDebug|slave_debug|reg3[6]~4, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[6] , SystemDebug|slave_debug|reg3[6], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[6] , SystemDebug|slave_debug|reg0[6], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~19 , SystemDebug|slave_debug|readdata~19, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~20 , SystemDebug|slave_debug|readdata~20, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~21 , SystemDebug|slave_debug|readdata~21, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[6] , SystemDebug|slave_debug|readdata[6], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[7]~5 , SystemDebug|slave_debug|reg3[7]~5, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[7] , SystemDebug|slave_debug|reg3[7], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[7] , SystemDebug|slave_debug|reg0[7], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~22 , SystemDebug|slave_debug|readdata~22, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~23 , SystemDebug|slave_debug|readdata~23, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~24 , SystemDebug|slave_debug|readdata~24, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[7] , SystemDebug|slave_debug|readdata[7], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[8] , SystemDebug|slave_debug|reg0[8], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~25 , SystemDebug|slave_debug|readdata~25, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[8]~6 , SystemDebug|slave_debug|reg3[8]~6, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[8] , SystemDebug|slave_debug|reg3[8], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~26 , SystemDebug|slave_debug|readdata~26, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~27 , SystemDebug|slave_debug|readdata~27, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[8] , SystemDebug|slave_debug|readdata[8], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[9]~7 , SystemDebug|slave_debug|reg3[9]~7, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[9] , SystemDebug|slave_debug|reg3[9], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[9] , SystemDebug|slave_debug|reg0[9], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~28 , SystemDebug|slave_debug|readdata~28, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~29 , SystemDebug|slave_debug|readdata~29, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~30 , SystemDebug|slave_debug|readdata~30, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[9] , SystemDebug|slave_debug|readdata[9], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[10]~8 , SystemDebug|slave_debug|reg3[10]~8, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[10] , SystemDebug|slave_debug|reg3[10], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[10] , SystemDebug|slave_debug|reg0[10], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~31 , SystemDebug|slave_debug|readdata~31, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~32 , SystemDebug|slave_debug|readdata~32, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~33 , SystemDebug|slave_debug|readdata~33, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[10] , SystemDebug|slave_debug|readdata[10], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[11]~9 , SystemDebug|slave_debug|reg3[11]~9, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[11] , SystemDebug|slave_debug|reg3[11], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[11] , SystemDebug|slave_debug|reg0[11], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~34 , SystemDebug|slave_debug|readdata~34, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~35 , SystemDebug|slave_debug|readdata~35, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~36 , SystemDebug|slave_debug|readdata~36, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[11] , SystemDebug|slave_debug|readdata[11], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[12]~10 , SystemDebug|slave_debug|reg3[12]~10, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[12] , SystemDebug|slave_debug|reg3[12], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[12] , SystemDebug|slave_debug|reg0[12], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~37 , SystemDebug|slave_debug|readdata~37, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~38 , SystemDebug|slave_debug|readdata~38, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~39 , SystemDebug|slave_debug|readdata~39, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[12] , SystemDebug|slave_debug|readdata[12], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[13]~11 , SystemDebug|slave_debug|reg3[13]~11, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[13] , SystemDebug|slave_debug|reg3[13], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[13] , SystemDebug|slave_debug|reg0[13], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~40 , SystemDebug|slave_debug|readdata~40, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~41 , SystemDebug|slave_debug|readdata~41, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~42 , SystemDebug|slave_debug|readdata~42, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[13] , SystemDebug|slave_debug|readdata[13], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[14] , SystemDebug|slave_debug|reg0[14], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~43 , SystemDebug|slave_debug|readdata~43, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[14]~12 , SystemDebug|slave_debug|reg3[14]~12, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[14] , SystemDebug|slave_debug|reg3[14], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~44 , SystemDebug|slave_debug|readdata~44, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~45 , SystemDebug|slave_debug|readdata~45, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[14] , SystemDebug|slave_debug|readdata[14], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[15]~13 , SystemDebug|slave_debug|reg3[15]~13, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[15] , SystemDebug|slave_debug|reg3[15], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[15] , SystemDebug|slave_debug|reg0[15], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~46 , SystemDebug|slave_debug|readdata~46, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~47 , SystemDebug|slave_debug|readdata~47, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~48 , SystemDebug|slave_debug|readdata~48, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[15] , SystemDebug|slave_debug|readdata[15], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[16]~14 , SystemDebug|slave_debug|reg3[16]~14, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[16] , SystemDebug|slave_debug|reg3[16], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[16] , SystemDebug|slave_debug|reg0[16], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~49 , SystemDebug|slave_debug|readdata~49, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~50 , SystemDebug|slave_debug|readdata~50, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~51 , SystemDebug|slave_debug|readdata~51, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[16] , SystemDebug|slave_debug|readdata[16], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[17]~15 , SystemDebug|slave_debug|reg3[17]~15, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[17] , SystemDebug|slave_debug|reg3[17], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[17] , SystemDebug|slave_debug|reg0[17], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~52 , SystemDebug|slave_debug|readdata~52, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~53 , SystemDebug|slave_debug|readdata~53, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~54 , SystemDebug|slave_debug|readdata~54, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[17] , SystemDebug|slave_debug|readdata[17], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[18] , SystemDebug|slave_debug|reg0[18], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~55 , SystemDebug|slave_debug|readdata~55, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[18]~16 , SystemDebug|slave_debug|reg3[18]~16, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[18] , SystemDebug|slave_debug|reg3[18], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~56 , SystemDebug|slave_debug|readdata~56, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~57 , SystemDebug|slave_debug|readdata~57, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[18] , SystemDebug|slave_debug|readdata[18], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[19]~17 , SystemDebug|slave_debug|reg3[19]~17, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[19] , SystemDebug|slave_debug|reg3[19], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[19] , SystemDebug|slave_debug|reg0[19], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~58 , SystemDebug|slave_debug|readdata~58, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~59 , SystemDebug|slave_debug|readdata~59, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~60 , SystemDebug|slave_debug|readdata~60, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[19] , SystemDebug|slave_debug|readdata[19], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[20] , SystemDebug|slave_debug|reg0[20], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~61 , SystemDebug|slave_debug|readdata~61, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[20]~18 , SystemDebug|slave_debug|reg3[20]~18, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[20] , SystemDebug|slave_debug|reg3[20], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~62 , SystemDebug|slave_debug|readdata~62, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~63 , SystemDebug|slave_debug|readdata~63, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[20] , SystemDebug|slave_debug|readdata[20], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[21]~19 , SystemDebug|slave_debug|reg3[21]~19, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[21] , SystemDebug|slave_debug|reg3[21], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg0[21] , SystemDebug|slave_debug|reg0[21], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~64 , SystemDebug|slave_debug|readdata~64, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~65 , SystemDebug|slave_debug|readdata~65, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~66 , SystemDebug|slave_debug|readdata~66, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[21] , SystemDebug|slave_debug|readdata[21], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[22]~20 , SystemDebug|slave_debug|reg3[22]~20, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[22] , SystemDebug|slave_debug|reg3[22], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~67 , SystemDebug|slave_debug|readdata~67, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~68 , SystemDebug|slave_debug|readdata~68, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~69 , SystemDebug|slave_debug|readdata~69, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[22] , SystemDebug|slave_debug|readdata[22], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~70 , SystemDebug|slave_debug|readdata~70, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[23]~21 , SystemDebug|slave_debug|reg3[23]~21, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[23] , SystemDebug|slave_debug|reg3[23], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~71 , SystemDebug|slave_debug|readdata~71, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~72 , SystemDebug|slave_debug|readdata~72, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[23] , SystemDebug|slave_debug|readdata[23], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~73 , SystemDebug|slave_debug|readdata~73, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[24]~22 , SystemDebug|slave_debug|reg3[24]~22, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[24] , SystemDebug|slave_debug|reg3[24], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~74 , SystemDebug|slave_debug|readdata~74, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~75 , SystemDebug|slave_debug|readdata~75, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[24] , SystemDebug|slave_debug|readdata[24], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[25]~23 , SystemDebug|slave_debug|reg3[25]~23, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[25] , SystemDebug|slave_debug|reg3[25], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~76 , SystemDebug|slave_debug|readdata~76, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~77 , SystemDebug|slave_debug|readdata~77, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~78 , SystemDebug|slave_debug|readdata~78, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[25] , SystemDebug|slave_debug|readdata[25], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[26]~24 , SystemDebug|slave_debug|reg3[26]~24, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[26] , SystemDebug|slave_debug|reg3[26], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~79 , SystemDebug|slave_debug|readdata~79, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~80 , SystemDebug|slave_debug|readdata~80, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~81 , SystemDebug|slave_debug|readdata~81, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[26] , SystemDebug|slave_debug|readdata[26], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[27]~25 , SystemDebug|slave_debug|reg3[27]~25, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[27] , SystemDebug|slave_debug|reg3[27], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~82 , SystemDebug|slave_debug|readdata~82, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~83 , SystemDebug|slave_debug|readdata~83, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~84 , SystemDebug|slave_debug|readdata~84, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[27] , SystemDebug|slave_debug|readdata[27], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~85 , SystemDebug|slave_debug|readdata~85, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[28]~26 , SystemDebug|slave_debug|reg3[28]~26, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[28] , SystemDebug|slave_debug|reg3[28], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~86 , SystemDebug|slave_debug|readdata~86, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~87 , SystemDebug|slave_debug|readdata~87, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[28] , SystemDebug|slave_debug|readdata[28], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[29]~27 , SystemDebug|slave_debug|reg3[29]~27, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[29] , SystemDebug|slave_debug|reg3[29], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~88 , SystemDebug|slave_debug|readdata~88, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~89 , SystemDebug|slave_debug|readdata~89, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~90 , SystemDebug|slave_debug|readdata~90, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[29] , SystemDebug|slave_debug|readdata[29], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[30]~28 , SystemDebug|slave_debug|reg3[30]~28, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[30] , SystemDebug|slave_debug|reg3[30], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~91 , SystemDebug|slave_debug|readdata~91, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~92 , SystemDebug|slave_debug|readdata~92, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~93 , SystemDebug|slave_debug|readdata~93, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[30] , SystemDebug|slave_debug|readdata[30], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[31]~29 , SystemDebug|slave_debug|reg3[31]~29, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|reg3[31] , SystemDebug|slave_debug|reg3[31], top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~94 , SystemDebug|slave_debug|readdata~94, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~95 , SystemDebug|slave_debug|readdata~95, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata~96 , SystemDebug|slave_debug|readdata~96, top_Avalon, 1
instance = comp, \SystemDebug|slave_debug|readdata[31] , SystemDebug|slave_debug|readdata[31], top_Avalon, 1
instance = comp, \SystemDebug|tx_flag~0 , SystemDebug|tx_flag~0, top_Avalon, 1
instance = comp, \SystemDebug|tx_flag , SystemDebug|tx_flag, top_Avalon, 1
instance = comp, \doneSending~input , doneSending~input, top_Avalon, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
