vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\gen_srlfifo.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\gen_sync_bram.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\gen_sync_dpram.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\sync_fifo.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\async_fifo.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\async_fifo_bram.vhd"
vhdl fsl_v20_v2_11_e "F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\fsl_v20_v2_11_e\hdl\vhdl\fsl_v20.vhd"
vhdl work "F:\ecom\lab2\Week2_project2\FPGALEDS\hdl\system_mb2vga_wrapper.vhd"
