<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mvb-stack-hardware.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="e_MANCHESTER_DECODER_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="e_MANCHESTER_ENCODER.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="e_MANCHESTER_ENCODER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="e_MANCHESTER_ENCODER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="e_MANCHESTER_ENCODER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="e_MANCHESTER_ENCODER.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="e_MANCHESTER_ENCODER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="e_MANCHESTER_ENCODER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="e_MANCHESTER_ENCODER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="e_MANCHESTER_ENCODER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="e_MANCHESTER_ENCODER.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="e_MANCHESTER_ENCODER_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="e_MANCHESTER_ENCODER_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="e_MANCHESTER_ENCODER_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="manchester_decoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_crc_calculator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_crc_calculator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_manchester_decoder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_manchester_decoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_manchester_decoder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_manchester_encoder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_manchester_encoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_manchester_encoder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646231392" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1646231392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649683442" xil_pn:in_ck="8647016831648438984" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1649683442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="crc_calculator.vhd"/>
      <outfile xil_pn:name="even_parity_bit_emitter.vhd"/>
      <outfile xil_pn:name="manchester_decoder.vhd"/>
      <outfile xil_pn:name="manchester_encoder.vhd"/>
      <outfile xil_pn:name="test_crc_calculator.vhd"/>
      <outfile xil_pn:name="test_even_parity_bit_emitter.vhd"/>
      <outfile xil_pn:name="test_manchester_decoder.vhd"/>
      <outfile xil_pn:name="test_manchester_encoder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649578223" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4555187054395318412" xil_pn:start_ts="1649578223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649578223" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3834740424541789170" xil_pn:start_ts="1649578223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648903796" xil_pn:in_ck="-5111980336448411813" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6110993199679611818" xil_pn:start_ts="1648903796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo0.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649683442" xil_pn:in_ck="8647016831648438984" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1649683442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="crc_calculator.vhd"/>
      <outfile xil_pn:name="even_parity_bit_emitter.vhd"/>
      <outfile xil_pn:name="manchester_decoder.vhd"/>
      <outfile xil_pn:name="manchester_encoder.vhd"/>
      <outfile xil_pn:name="test_crc_calculator.vhd"/>
      <outfile xil_pn:name="test_even_parity_bit_emitter.vhd"/>
      <outfile xil_pn:name="test_manchester_decoder.vhd"/>
      <outfile xil_pn:name="test_manchester_encoder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649683446" xil_pn:in_ck="-2594137016937263973" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4374126271454585096" xil_pn:start_ts="1649683442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_manchester_decoder_beh.prj"/>
      <outfile xil_pn:name="test_manchester_decoder_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1649683446" xil_pn:in_ck="-8811238595967525470" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7164364081153757195" xil_pn:start_ts="1649683446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_manchester_decoder_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4415005542930855470" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:in_ck="-5111980336448411813" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6110993199679611818" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo0.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-431416470884858192" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:in_ck="-2674654439411618518" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908610680735" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648904277" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8052153510967189516" xil_pn:start_ts="1648904277">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648906821" xil_pn:in_ck="-3347807884646597336" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8118868048180916611" xil_pn:start_ts="1648906813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1648904285" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6883790743207268581" xil_pn:start_ts="1648904285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648906826" xil_pn:in_ck="8002306738615366332" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5357270601275557109" xil_pn:start_ts="1648906821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
