/*
 *      CONFIDENTIAL  AND  PROPRIETARY SOFTWARE OF ARM Physical IP, INC.
 *      
 *      Copyright (c) 1993-2022  ARM Physical IP, Inc.  All  Rights Reserved.
 *      
 *      Use of this Software is subject to the terms and conditions  of the
 *      applicable license agreement with ARM Physical IP, Inc.  In addition,
 *      this Software is protected by patents, copyright law and international
 *      treaties.
 *      
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *      
 *      name:			Advantage Single-Port SRAM Generator
 *           			TSMC 90nm CLN90G Process
 *      version:		2007Q4V2
 *      comment:		
 *      configuration:	 -instname "SRAM_SP_2048" -words 2048 -bits 64 -frequency 200 -ring_width 2.0 -mux 8 -write_mask off -wp_size 8 -top_layer "met5-9" -power_type rings -horiz met3 -vert met4 -redundancy off -rcols 2 -rrows 2 -bmux off -ser none -ema on -cust_comment "" -bus_notation on -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,VSS:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type VSS -drive 6 -asvm off -libname "SRAM_SP_2048" -corners ff_1.1_-40.0,ff_1.1_.0,tt_1.0_25.0,ss_0.9_125.0
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   SRAM_SP_2048
 *      Instance Name:  SRAM_SP_2048
 *      Words:          2048
 *      Word Width:     64
 *      Mux:            8
 *      Corner:        ss_0.9_125.0
 *
 *      Creation Date:  2022-05-02 06:47:12Z
 *      Version:        2007Q4V2
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(SRAM_SP_2048) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2022-05-02 06:47:12Z";
	comment			: "Confidential Information of ARM Physical IP, Inc.  Use subject to ARM Physical IP, Inc. license.  Copyright (c) 1993-2022 ARM Physical IP, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 0.900;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 1.000;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1.000;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.000;
	k_temp_cell_rise		: 0.000;
	k_temp_hold_fall                : 0.000;
	k_temp_hold_rise                : 0.000;
	k_temp_min_pulse_width_high     : 0.000;
	k_temp_min_pulse_width_low      : 0.000;
	k_temp_min_period               : 0.000;
	k_temp_rise_propagation         : 0.000;
	k_temp_fall_propagation         : 0.000;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.000;
	k_temp_recovery_rise            : 0.000;
	k_temp_setup_fall               : 0.000;
	k_temp_setup_rise               : 0.000;
	k_volt_cell_fall                : 0.000;
	k_volt_cell_rise                : 0.000;
	k_volt_hold_fall                : 0.000;
	k_volt_hold_rise                : 0.000;
	k_volt_min_pulse_width_high     : 0.000;
	k_volt_min_pulse_width_low      : 0.000;
	k_volt_min_period               : 0.000;
	k_volt_rise_propagation         : 0.000;
	k_volt_fall_propagation         : 0.000;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.000;
	k_volt_recovery_rise            : 0.000;
	k_volt_setup_fall               : 0.000;
	k_volt_setup_rise               : 0.000;


        operating_conditions(ss_0.9_125.0) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 0.900;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : ss_0.9_125.0;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
        lu_table_template(SRAM_SP_2048_bist_mux_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mux_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        lu_table_template(SRAM_SP_2048_mem_out_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_bist_mux_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_mem_out_slew_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_clk_setup_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(SRAM_SP_2048_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew_load) {
           variable_1 : input_transition_time;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_load) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_clkslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(SRAM_SP_2048_energy_template_sigslew) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	library_features(report_delay_calculation);
	type (SRAM_SP_2048_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 64;
		bit_from : 63;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_UPM) {
		base_type : array ;
		data_type : bit ;
		bit_width : 3;
		bit_from : 2;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM_SP_2048_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 11;
		bit_from : 10;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM_SP_2048) {
	area		 : 217383.894;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 11;
		word_width : 64;
	}
        bus(Q)   {
                bus_type : SRAM_SP_2048_DATA;
		direction : output;
		max_capacitance : 0.360;
                memory_read() {
			address : A;
		}
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.388, 1.402, 1.416, 1.445, 1.532, 1.677, 1.822", \
                          "1.389, 1.402, 1.417, 1.446, 1.533, 1.678, 1.823", \
                          "1.390, 1.403, 1.418, 1.447, 1.534, 1.679, 1.823", \
                          "1.392, 1.405, 1.419, 1.448, 1.535, 1.680, 1.825", \
                          "1.397, 1.410, 1.424, 1.453, 1.540, 1.685, 1.830", \
                          "1.405, 1.418, 1.433, 1.462, 1.549, 1.694, 1.839", \
                          "1.416, 1.429, 1.444, 1.473, 1.560, 1.705, 1.850" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.409, 1.421, 1.433, 1.458, 1.534, 1.659, 1.784", \
                          "1.410, 1.422, 1.434, 1.459, 1.534, 1.660, 1.785", \
                          "1.411, 1.422, 1.435, 1.460, 1.535, 1.660, 1.786", \
                          "1.413, 1.424, 1.437, 1.462, 1.537, 1.662, 1.787", \
                          "1.418, 1.429, 1.442, 1.467, 1.542, 1.667, 1.792", \
                          "1.426, 1.438, 1.450, 1.475, 1.550, 1.676, 1.801", \
                          "1.437, 1.449, 1.461, 1.486, 1.561, 1.687, 1.812" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.666, 1.679, 1.694, 1.723, 1.809, 1.954, 2.099", \
                          "1.667, 1.680, 1.694, 1.723, 1.810, 1.955, 2.100", \
                          "1.667, 1.681, 1.695, 1.724, 1.811, 1.956, 2.101", \
                          "1.669, 1.682, 1.697, 1.726, 1.813, 1.958, 2.103", \
                          "1.674, 1.687, 1.702, 1.731, 1.818, 1.963, 2.108", \
                          "1.682, 1.696, 1.710, 1.739, 1.826, 1.971, 2.116", \
                          "1.693, 1.707, 1.721, 1.750, 1.837, 1.982, 2.127" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.687, 1.698, 1.711, 1.736, 1.811, 1.936, 2.061", \
                          "1.688, 1.699, 1.712, 1.737, 1.812, 1.937, 2.062", \
                          "1.688, 1.700, 1.712, 1.737, 1.813, 1.938, 2.063", \
                          "1.690, 1.702, 1.714, 1.739, 1.814, 1.940, 2.065", \
                          "1.695, 1.707, 1.719, 1.744, 1.819, 1.945, 2.070", \
                          "1.703, 1.715, 1.727, 1.753, 1.828, 1.953, 2.078", \
                          "1.714, 1.726, 1.738, 1.764, 1.839, 1.964, 2.089" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.965, 1.978, 1.993, 2.022, 2.108, 2.253, 2.398", \
                          "1.966, 1.979, 1.993, 2.022, 2.109, 2.254, 2.399", \
                          "1.966, 1.980, 1.994, 2.023, 2.110, 2.255, 2.400", \
                          "1.968, 1.981, 1.996, 2.025, 2.112, 2.257, 2.402", \
                          "1.973, 1.986, 2.001, 2.030, 2.117, 2.262, 2.407", \
                          "1.981, 1.995, 2.009, 2.038, 2.125, 2.270, 2.415", \
                          "1.992, 2.006, 2.020, 2.049, 2.136, 2.281, 2.426" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "1.986, 1.997, 2.010, 2.035, 2.110, 2.235, 2.360", \
                          "1.987, 1.998, 2.011, 2.036, 2.111, 2.236, 2.361", \
                          "1.987, 1.999, 2.011, 2.036, 2.112, 2.237, 2.362", \
                          "1.989, 2.001, 2.013, 2.038, 2.113, 2.239, 2.364", \
                          "1.994, 2.006, 2.018, 2.043, 2.118, 2.244, 2.369", \
                          "2.002, 2.014, 2.026, 2.052, 2.127, 2.252, 2.377", \
                          "2.013, 2.025, 2.037, 2.063, 2.138, 2.263, 2.388" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b0 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.167, 2.180, 2.195, 2.224, 2.311, 2.455, 2.600", \
                          "2.168, 2.181, 2.195, 2.224, 2.311, 2.456, 2.601", \
                          "2.168, 2.182, 2.196, 2.225, 2.312, 2.457, 2.602", \
                          "2.170, 2.183, 2.198, 2.227, 2.314, 2.459, 2.604", \
                          "2.175, 2.188, 2.203, 2.232, 2.319, 2.464, 2.609", \
                          "2.184, 2.197, 2.211, 2.240, 2.327, 2.472, 2.617", \
                          "2.194, 2.208, 2.222, 2.251, 2.338, 2.483, 2.628" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "2.188, 2.199, 2.212, 2.237, 2.312, 2.437, 2.563", \
                          "2.189, 2.200, 2.213, 2.238, 2.313, 2.438, 2.563", \
                          "2.189, 2.201, 2.213, 2.238, 2.314, 2.439, 2.564", \
                          "2.191, 2.203, 2.215, 2.240, 2.315, 2.441, 2.566", \
                          "2.196, 2.208, 2.220, 2.245, 2.320, 2.446, 2.571", \
                          "2.205, 2.216, 2.229, 2.254, 2.329, 2.454, 2.579", \
                          "2.216, 2.227, 2.240, 2.265, 2.340, 2.465, 2.590" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b0 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b0";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                        sdf_cond : "EMA[2] == 1'b1 && EMA[1] == 1'b1 && EMA[0] == 1'b1";
                        cell_rise(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        rise_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.106, 0.146, 0.190, 0.277, 0.540, 0.978, 1.416")
                        }
                        cell_fall(SRAM_SP_2048_mem_out_delay_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ( \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000", \
                          "999.000, 999.000, 999.000, 999.000, 999.000, 999.000, 999.000" \
                        )
                        }
                        fall_transition(SRAM_SP_2048_mem_out_slew_template) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.082, 0.113, 0.147, 0.216, 0.420, 0.760, 1.101")
                        }
                }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.002, 0.015, 0.029, 0.057, 0.140, 0.280, 0.420")
                        }
                        fall_power(SRAM_SP_2048_energy_template_load) {
                        index_1 ("0.001, 0.012, 0.024, 0.048, 0.120, 0.240, 0.360");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.001, 0.002")
                        }
                }
        }
        pin(CLK)   {
		direction : input;
		capacitance : 0.068;
                clock : true;
                max_transition : 1.000;
                min_pulse_width_high : 0.146 ;
                min_pulse_width_low  : 0.653 ;
                min_period           : 2.238 ;

                minimum_period(){
                  constraint : 1.460 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 1.737 ;
                  when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 2.036 ;
                  when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 2.238 ;
                  when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.000 ;
                  when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.001 ;
                  when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
                }
                minimum_period(){
                  constraint : 999.002 ;
                  when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
                }
                minimum_period(){
                  constraint : 999.003 ;
                  when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
                  sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
                }

                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("44.779, 44.780, 44.782, 44.784, 44.792, 44.805, 44.823")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("45.558, 45.559, 45.561, 45.563, 45.571, 45.584, 45.601")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("46.540, 46.541, 46.542, 46.545, 46.553, 46.566, 46.583")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("47.329, 47.330, 47.332, 47.334, 47.342, 47.355, 47.373")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("48.906, 48.907, 48.908, 48.911, 48.919, 48.932, 48.949")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("49.123, 49.124, 49.126, 49.128, 49.136, 49.149, 49.167")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("49.919, 49.920, 49.921, 49.924, 49.932, 49.945, 49.962")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & ! \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("50.324, 50.325, 50.327, 50.329, 50.337, 50.350, 50.367")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("30.233, 30.235, 30.236, 30.239, 30.246, 30.259, 30.277")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("30.631, 30.632, 30.634, 30.636, 30.644, 30.657, 30.674")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("30.991, 30.992, 30.993, 30.996, 31.004, 31.017, 31.034")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (!EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("31.287, 31.288, 31.290, 31.292, 31.300, 31.313, 31.330")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("31.891, 31.892, 31.894, 31.896, 31.904, 31.917, 31.935")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (!EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("31.963, 31.964, 31.965, 31.968, 31.976, 31.989, 32.006")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (!EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("32.267, 32.268, 32.269, 32.272, 32.280, 32.293, 32.310")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
                internal_power(){
                        when : "(!CEN & \
                                 (WEN) \
                                ) \
                                 &  (EMA[2]) & (EMA[1]) & (EMA[0]) ";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("32.424, 32.425, 32.426, 32.429, 32.437, 32.450, 32.467")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
         internal_power(){
                 when : "(CEN)";
                        rise_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                        fall_power(SRAM_SP_2048_energy_template_clkslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.169, 0.170, 0.172, 0.174, 0.182, 0.195, 0.213")
                        }
                }
        }

        pin(CEN)   {
                direction : input;
                capacitance : 0.017;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.404, 0.405, 0.406, 0.408, 0.413, 0.422, 0.433", \
                          "0.403, 0.404, 0.405, 0.407, 0.412, 0.421, 0.432", \
                          "0.403, 0.403, 0.404, 0.406, 0.411, 0.420, 0.432", \
                          "0.401, 0.402, 0.403, 0.404, 0.410, 0.418, 0.430", \
                          "0.396, 0.397, 0.398, 0.399, 0.405, 0.413, 0.425", \
                          "0.388, 0.388, 0.389, 0.391, 0.396, 0.405, 0.417", \
                          "0.377, 0.377, 0.378, 0.380, 0.385, 0.394, 0.406" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.603, 0.607, 0.611, 0.620, 0.647, 0.692, 0.751", \
                          "0.602, 0.606, 0.610, 0.619, 0.646, 0.691, 0.750", \
                          "0.601, 0.605, 0.609, 0.619, 0.646, 0.691, 0.750", \
                          "0.599, 0.603, 0.608, 0.617, 0.644, 0.689, 0.748", \
                          "0.594, 0.598, 0.603, 0.612, 0.639, 0.684, 0.743", \
                          "0.586, 0.590, 0.594, 0.604, 0.631, 0.675, 0.735", \
                          "0.575, 0.579, 0.583, 0.593, 0.620, 0.664, 0.724" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.067, 0.067, 0.067, 0.067, 0.067, 0.067, 0.068")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.037, 0.037, 0.037, 0.037, 0.037, 0.037, 0.037")
                        }
                }
        }
        pin(WEN){
                direction : input;
                capacitance : 0.021;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.404, 0.406, 0.408, 0.413, 0.426, 0.449, 0.478", \
                          "0.403, 0.405, 0.408, 0.412, 0.426, 0.448, 0.477", \
                          "0.403, 0.405, 0.407, 0.411, 0.425, 0.447, 0.476", \
                          "0.401, 0.403, 0.405, 0.410, 0.423, 0.445, 0.475", \
                          "0.396, 0.398, 0.400, 0.405, 0.418, 0.440, 0.470", \
                          "0.388, 0.390, 0.392, 0.396, 0.410, 0.432, 0.461", \
                          "0.377, 0.379, 0.381, 0.385, 0.399, 0.421, 0.450" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.402, 0.405, 0.408, 0.414, 0.432, 0.462, 0.501", \
                          "0.402, 0.404, 0.407, 0.413, 0.431, 0.461, 0.500", \
                          "0.401, 0.404, 0.407, 0.413, 0.430, 0.460, 0.499", \
                          "0.399, 0.402, 0.405, 0.411, 0.429, 0.458, 0.498", \
                          "0.394, 0.397, 0.400, 0.406, 0.424, 0.453, 0.493", \
                          "0.386, 0.388, 0.391, 0.397, 0.415, 0.445, 0.484", \
                          "0.375, 0.377, 0.380, 0.386, 0.404, 0.434, 0.473" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("2.990, 2.991, 2.991, 2.991, 2.992, 2.993, 2.994")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("1.890, 1.890, 1.891, 1.891, 1.892, 1.894, 1.897")
                        }
                }
        }
        bus(A)   {
                bus_type : SRAM_SP_2048_ADDRESS;
                direction : input;
                capacitance : 0.031;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.469, 0.471, 0.473, 0.478, 0.493, 0.517, 0.550", \
                          "0.468, 0.470, 0.472, 0.477, 0.492, 0.517, 0.549", \
                          "0.467, 0.469, 0.472, 0.477, 0.491, 0.516, 0.548", \
                          "0.465, 0.467, 0.470, 0.475, 0.490, 0.514, 0.546", \
                          "0.460, 0.462, 0.465, 0.470, 0.485, 0.509, 0.541", \
                          "0.452, 0.454, 0.457, 0.462, 0.476, 0.501, 0.533", \
                          "0.441, 0.443, 0.446, 0.451, 0.465, 0.490, 0.522" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.231, 0.233, 0.236, 0.240, 0.254, 0.276, 0.306", \
                          "0.231, 0.233, 0.235, 0.239, 0.253, 0.276, 0.305", \
                          "0.230, 0.232, 0.234, 0.239, 0.252, 0.275, 0.304", \
                          "0.228, 0.230, 0.232, 0.237, 0.250, 0.273, 0.303", \
                          "0.223, 0.225, 0.227, 0.232, 0.245, 0.268, 0.298", \
                          "0.215, 0.217, 0.219, 0.224, 0.237, 0.260, 0.289", \
                          "0.204, 0.206, 0.208, 0.213, 0.226, 0.249, 0.278" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.002, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.003, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.003, 0.001, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.005, 0.003, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.010, 0.008, 0.005, 0.000, 0.000, 0.000, 0.000", \
                          "0.019, 0.016, 0.014, 0.009, 0.000, 0.000, 0.000", \
                          "0.029, 0.027, 0.025, 0.020, 0.005, 0.000, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.019, 0.019, 0.019, 0.019, 0.020, 0.021, 0.023")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.019, 0.019, 0.019, 0.020, 0.020, 0.022, 0.023")
                        }
                }
        }
        bus(D)   {
                bus_type : SRAM_SP_2048_DATA;
                memory_write() {
                        address : A;
                        clocked_on : "CLK";
                }
                direction : input;
                capacitance : 0.015;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.104, 0.104, 0.105, 0.107, 0.111, 0.118, 0.128", \
                          "0.103, 0.104, 0.104, 0.106, 0.110, 0.118, 0.127", \
                          "0.102, 0.103, 0.103, 0.105, 0.109, 0.117, 0.127", \
                          "0.100, 0.101, 0.102, 0.103, 0.108, 0.115, 0.125", \
                          "0.095, 0.096, 0.097, 0.098, 0.103, 0.110, 0.120", \
                          "0.087, 0.088, 0.088, 0.090, 0.094, 0.102, 0.111", \
                          "0.076, 0.077, 0.077, 0.079, 0.083, 0.091, 0.100" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.203, 0.208, 0.213, 0.224, 0.257, 0.311, 0.383", \
                          "0.202, 0.207, 0.212, 0.224, 0.256, 0.311, 0.382", \
                          "0.201, 0.206, 0.212, 0.223, 0.255, 0.310, 0.381", \
                          "0.200, 0.204, 0.210, 0.221, 0.254, 0.308, 0.380", \
                          "0.195, 0.199, 0.205, 0.216, 0.249, 0.303, 0.375", \
                          "0.186, 0.191, 0.197, 0.208, 0.240, 0.295, 0.366", \
                          "0.175, 0.180, 0.186, 0.197, 0.229, 0.284, 0.355" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
                          "0.007, 0.007, 0.006, 0.004, 0.000, 0.000, 0.000", \
                          "0.018, 0.018, 0.017, 0.015, 0.011, 0.004, 0.000" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "0.046, 0.041, 0.036, 0.025, 0.000, 0.000, 0.000", \
                          "0.047, 0.042, 0.037, 0.026, 0.000, 0.000, 0.000", \
                          "0.048, 0.043, 0.037, 0.026, 0.000, 0.000, 0.000", \
                          "0.049, 0.045, 0.039, 0.028, 0.000, 0.000, 0.000", \
                          "0.054, 0.050, 0.044, 0.033, 0.000, 0.000, 0.000", \
                          "0.063, 0.058, 0.053, 0.041, 0.009, 0.000, 0.000", \
                          "0.074, 0.069, 0.064, 0.052, 0.020, 0.000, 0.000" \
                        )
                        }
               }
                internal_power(){
                        when : "(! \
                                 (WEN) \
                                )";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.002, 0.002, 0.002")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.001, 0.001, 0.001, 0.001, 0.001, 0.002, 0.002")
                        }
                }
                internal_power(){
                        when : " \
                                 (WEN) \
                               ";
                        rise_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.000, 0.000, 0.000, 0.000, 0.001, 0.001, 0.001")
                        }
                        fall_power(SRAM_SP_2048_energy_template_sigslew) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ("0.000, 0.000, 0.000, 0.000, 0.000, 0.001, 0.001")
                        }
                }
        }
        bus(EMA)   {
                bus_type : SRAM_SP_2048_UPM;
                direction : input;
                capacitance : 0.023;
                timing() {
                        related_pin     : CLK;
                        timing_type     : setup_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.493, 1.552", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.491, 1.550", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.486, 1.545", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.478, 1.537", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.467, 1.526" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.493, 1.552", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.491, 1.550", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.486, 1.545", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.478, 1.537", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.467, 1.526" \
                        )
                        }
                } 
                timing() {
                        related_pin     : CLK;
                        timing_type     : hold_rising ;
                        rise_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.493, 1.552", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.491, 1.550", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.486, 1.545", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.478, 1.537", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.467, 1.526" \
                        )
                        }
                        fall_constraint(SRAM_SP_2048_constraint_template) {
                        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
                        values ( \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.494, 1.553", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.493, 1.552", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.491, 1.550", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.486, 1.545", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.478, 1.537", \
                          "1.460, 1.460, 1.460, 1.460, 1.460, 1.467, 1.526" \
                        )
                        }
               }
        }

        cell_leakage_power : 5.17E-1;
}
}
