# MIPS_CPU
This project is an implementation of a basic MIPS CPU with an ISA composed of 5 R-type, 3 I-type, and 1 J-type instructions. THe design follows the description in Chapter 4 of Computer Organization and Design by David Patterson and John Hennessy. 
