<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Tesla Solution for Full Self Driving -</title><meta name=robots content="index,follow,noarchive"><meta name=description content="12:43PM EDT - The first talk being live blogged at Hot Chips today is from Tesla, who are showing off their compute and redundancy solution for a fully-self driving car. We assume this means a Level 5 car, so it will be interesting to see what is mentioned.
12:56PM EDT - Looks like we're going to start in a minute
01:00PM EDT - Presented by a former AMD architect who worked on Bulldozer and Zen"><meta name=author content="Martina Birk"><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/app.css><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/an-old-hope.min.css><script defer src=https://assets.cdnweb.info/hugo/paper/js/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=./theme.png><link rel=icon href=./favicon.ico><link rel=apple-touch-icon href=./apple-touch-icon.png><meta name=generator content="Hugo 0.98.0"><meta property="og:title" content="Tesla Solution for Full Self Driving"><meta property="og:description" content="12:43PM EDT - The first talk being live blogged at Hot Chips today is from Tesla, who are showing off their compute and redundancy solution for a fully-self driving car. We assume this means a Level 5 car, so it will be interesting to see what is mentioned."><meta property="og:type" content="article"><meta property="og:url" content="/hot-chips-31-live-blogs-tesla-solution-for-full-self-driving.html"><meta property="article:section" content="post"><meta property="article:published_time" content="2024-05-23T00:00:00+00:00"><meta property="article:modified_time" content="2024-05-23T00:00:00+00:00"><meta itemprop=name content="Tesla Solution for Full Self Driving"><meta itemprop=description content="12:43PM EDT - The first talk being live blogged at Hot Chips today is from Tesla, who are showing off their compute and redundancy solution for a fully-self driving car. We assume this means a Level 5 car, so it will be interesting to see what is mentioned."><meta itemprop=datePublished content="2024-05-23T00:00:00+00:00"><meta itemprop=dateModified content="2024-05-23T00:00:00+00:00"><meta itemprop=wordCount content="930"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Tesla Solution for Full Self Driving"><meta name=twitter:description content="12:43PM EDT - The first talk being live blogged at Hot Chips today is from Tesla, who are showing off their compute and redundancy solution for a fully-self driving car. We assume this means a Level 5 car, so it will be interesting to see what is mentioned."></head><body class=not-ready data-menu=true><header class=header><p class=logo><a class=site-name href=./index.html>PicoDash</a><a class=btn-dark></a></p><script>let bodyClx=document.body.classList,btnDark=document.querySelector(".btn-dark"),sysDark=window.matchMedia("(prefers-color-scheme: dark)"),darkVal=localStorage.getItem("dark"),setDark=e=>{bodyClx[e?"add":"remove"]("dark"),localStorage.setItem("dark",e?"yes":"no")};setDark(darkVal?darkVal==="yes":sysDark.matches),requestAnimationFrame(()=>bodyClx.remove("not-ready")),btnDark.addEventListener("click",()=>setDark(!bodyClx.contains("dark"))),sysDark.addEventListener("change",e=>setDark(e.matches))</script><nav class=menu><a href=./sitemap.xml>Sitemap</a></nav></header><main class=main><article class=post-single><header class=post-title><p><time>May 23, 2024</time>
<span>Martina Birk</span></p><h1>Tesla Solution for Full Self Driving</h1></header><section class=post-content><p><a id=post0820124353 href=#><span class=lb_time>12:43PM EDT</span></a> - The first talk being live blogged at Hot Chips today is from Tesla, who are showing off their compute and redundancy solution for a fully-self driving car. We assume this means a Level 5 car, so it will be interesting to see what is mentioned.</p><p><a id=post0820125614 href=#><span class=lb_time>12:56PM EDT</span></a> - Looks like we're going to start in a minute</p><p><a id=post0820130003 href=#><span class=lb_time>01:00PM EDT</span></a> - Presented by a former AMD architect who worked on Bulldozer and Zen</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663201505952180348559820722809_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130103 href=#><span class=lb_time>01:01PM EDT</span></a> - FSD = Fully Self Driving</p><p><a id=post0820130131 href=#><span class=lb_time>01:01PM EDT</span></a> - Needed Custom hardware to run CNN very fast</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663204686074502411933708496334_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130137 href=#><span class=lb_time>01:01PM EDT</span></a> - Level 5 is a tough target</p><p><a id=post0820130141 href=#><span class=lb_time>01:01PM EDT</span></a> - 100W was a limit for the computer</p><p><a id=post0820130157 href=#><span class=lb_time>01:01PM EDT</span></a> - FSD needed to be retrofitted into HW2.x cars</p><p><a id=post0820130203 href=#><span class=lb_time>01:02PM EDT</span></a> - Cooling in those cars is limited</p><p><a id=post0820130212 href=#><span class=lb_time>01:02PM EDT</span></a> - HW2.x was pre-FSD</p><p><a id=post0820130249 href=#><span class=lb_time>01:02PM EDT</span></a> - Looked at the market, nothing suitable to meet perf levels at the power constraints and form factor constraints</p><p><a id=post0820130256 href=#><span class=lb_time>01:02PM EDT</span></a> - Tesla had to design its own chip to meet those goals</p><p><a id=post0820130314 href=#><span class=lb_time>01:03PM EDT</span></a> - Dual Redundant SoCs</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663204756372388157040302985072_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130318 href=#><span class=lb_time>01:03PM EDT</span></a> - Redundant Power Supplies</p><p><a id=post0820130323 href=#><span class=lb_time>01:03PM EDT</span></a> - Backwards compatible</p><p><a id=post0820130331 href=#><span class=lb_time>01:03PM EDT</span></a> - Operlapping camera field with redundant paths</p><p><a id=post0820130353 href=#><span class=lb_time>01:03PM EDT</span></a> - Four of the cameras are on the blue supply, four on the green supply</p><p><a id=post0820130358 href=#><span class=lb_time>01:03PM EDT</span></a> - All info goes to both SoCs</p><p><a id=post0820130404 href=#><span class=lb_time>01:04PM EDT</span></a> - both can process it all independently</p><p><a id=post0820130439 href=#><span class=lb_time>01:04PM EDT</span></a> - rich sensor suite</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663205806434527996373701754375_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130457 href=#><span class=lb_time>01:04PM EDT</span></a> - Cameras, Radar, GPUs, Maps, IMUs, Ultrasonic, Wheel Ticks, Steering Angle</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663206627394745436451657037209_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130521 href=#><span class=lb_time>01:05PM EDT</span></a> - Two SoCs comes up with plans. Plans are compared, and when they agree, actions are taken by the master, and it is validated by slave SoC, and it repeats</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663206700727053897976085122169_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130543 href=#><span class=lb_time>01:05PM EDT</span></a> - As many TOPs for Tesla workloads, 50 TOPs was a minimum bar</p><p><a id=post0820130553 href=#><span class=lb_time>01:05PM EDT</span></a> - High utilization for batch size of one (video)</p><p><a id=post0820130612 href=#><span class=lb_time>01:06PM EDT</span></a> - Ended up with sub-40W/chip. Best in class power efficiency for inference</p><p><a id=post0820130627 href=#><span class=lb_time>01:06PM EDT</span></a> - Leading latency results. Safety and security gets speicial processors</p><p><a id=post0820130640 href=#><span class=lb_time>01:06PM EDT</span></a> - Samsung 14FF</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663207248786760938080752643912_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130648 href=#><span class=lb_time>01:06PM EDT</span></a> - 260mm2, 6b transistors</p><p><a id=post0820130651 href=#><span class=lb_time>01:06PM EDT</span></a> - AECQ100</p><p><a id=post0820130714 href=#><span class=lb_time>01:07PM EDT</span></a> - 12x A72 CPUs on right, 1x GPU</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663207920471933453245106135970_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130727 href=#><span class=lb_time>01:07PM EDT</span></a> - Two Neural Network Accelerators, a from-scratch design. Everything else waas industry IP</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663208174696582090994833961469_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130754 href=#><span class=lb_time>01:07PM EDT</span></a> - Dual NNAs, each one is 96x96 MACs, can do 36.8 TOPs per NNA</p><p><a id=post0820130803 href=#><span class=lb_time>01:08PM EDT</span></a> - 32MB SRAM per instance, bandwidth optimized</p><p><a id=post0820130811 href=#><span class=lb_time>01:08PM EDT</span></a> - lots of programs can be resident in SRAMs</p><p><a id=post0820130815 href=#><span class=lb_time>01:08PM EDT</span></a> - simple programming model</p><p><a id=post0820130821 href=#><span class=lb_time>01:08PM EDT</span></a> - Built for 2 GHz+</p><p><a id=post0820130827 href=#><span class=lb_time>01:08PM EDT</span></a> - 72 TOPs for whole SoC at 2 GHz</p><p><a id=post0820130844 href=#><span class=lb_time>01:08PM EDT</span></a> - 14 month from Arch to Tape out</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663208538331003992557694789415_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820130849 href=#><span class=lb_time>01:08PM EDT</span></a> - First silicon success</p><p><a id=post0820130859 href=#><span class=lb_time>01:08PM EDT</span></a> - Took some calculated risks on the design</p><p><a id=post0820130913 href=#><span class=lb_time>01:09PM EDT</span></a> - Simulation challenges</p><p><a id=post0820130918 href=#><span class=lb_time>01:09PM EDT</span></a> - Needed to get it right</p><p><a id=post0820130952 href=#><span class=lb_time>01:09PM EDT</span></a> - Used Verilator, 50x faster than commercial simulators</p><p><a id=post0820131027 href=#><span class=lb_time>01:10PM EDT</span></a> - NNA Design Motivation. Solve a convolutional neural network</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/1566320913615318257910817140006_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820131039 href=#><span class=lb_time>01:10PM EDT</span></a> - 99.7% of operations are MACs</p><p><a id=post0820131053 href=#><span class=lb_time>01:10PM EDT</span></a> - Speeding up MACs makes Qualtization/pooling more perf sensitive</p><p><a id=post0820131111 href=#><span class=lb_time>01:11PM EDT</span></a> - Dedicated Quantization and Pooling HW to speed things</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663210094088598528493889162721_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820131327 href=#><span class=lb_time>01:13PM EDT</span></a> - 8-bit MULs with 30-bit ADDs</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_101237_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820131519 href=#><span class=lb_time>01:15PM EDT</span></a> - Going over the slide. Basic MatMul stuff</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/15663215989758477771868788710410_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820132026 href=#><span class=lb_time>01:20PM EDT</span></a> - Control flow is extremely important for perf and power</p><p><a id=post0820132047 href=#><span class=lb_time>01:20PM EDT</span></a> - Most energy is spent is moving instructions and data around</p><p><a id=post0820132123 href=#><span class=lb_time>01:21PM EDT</span></a> - FSD eliminates DRAM reads/writes</p><p><a id=post0820132128 href=#><span class=lb_time>01:21PM EDT</span></a> - Minimise SRAM reads</p><p><a id=post0820132134 href=#><span class=lb_time>01:21PM EDT</span></a> - Optimized MAC switching power</p><p><a id=post0820132138 href=#><span class=lb_time>01:21PM EDT</span></a> - Single clock domain</p><p><a id=post0820132149 href=#><span class=lb_time>01:21PM EDT</span></a> - DVFS power/clock distribution</p><p><a id=post0820132221 href=#><span class=lb_time>01:22PM EDT</span></a> - For inference, when you are done with a layer, it can be destroyed and not kept</p><p><a id=post0820132256 href=#><span class=lb_time>01:22PM EDT</span></a> - Instruction Set - here are all the operations</p><p><a id=post0820132308 href=#><span class=lb_time>01:23PM EDT</span></a> - Limited OoO support</p><p><a id=post0820132412 href=#><span class=lb_time>01:24PM EDT</span></a> - Instructions are 32B to 256B (256B = Convolution in one instruction)</p><p><a id=post0820132430 href=#><span class=lb_time>01:24PM EDT</span></a> - NNA Microarchitecture</p><p><a id=post0820132505 href=#><span class=lb_time>01:25PM EDT</span></a> - 32MB SRAM with one port per bank</p><p><a id=post0820132520 href=#><span class=lb_time>01:25PM EDT</span></a> - 256B of read bw, 128B of write bw</p><p><a id=post0820132528 href=#><span class=lb_time>01:25PM EDT</span></a> - 1TB/s bw in SRAM</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_102543_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_102708_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820132741 href=#><span class=lb_time>01:27PM EDT</span></a> - Programmable SIMD unit with 3-cycle</p><p><a id=post0820132805 href=#><span class=lb_time>01:28PM EDT</span></a> - FP16 and INT data types</p><p><a id=post0820132813 href=#><span class=lb_time>01:28PM EDT</span></a> - Predication support for all instructions</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_102815_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820132916 href=#><span class=lb_time>01:29PM EDT</span></a> - Max pooling and average pooling</p><p><a id=post0820132933 href=#><span class=lb_time>01:29PM EDT</span></a> - custom pooling hardware required</p><p><a id=post0820133005 href=#><span class=lb_time>01:30PM EDT</span></a> - 2.5x perf over HW2.5 platform for 1.25x power</p><p><a id=post0820133009 href=#><span class=lb_time>01:30PM EDT</span></a> - Module cost lowered by 20%</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_102942_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/14766/IMG_20190820_103016_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0820133101 href=#><span class=lb_time>01:31PM EDT</span></a> - Q&A</p><p><a id=post0820133143 href=#><span class=lb_time>01:31PM EDT</span></a> - Q: Dual redundant SoCs. Insight into dual aspect? Are you sharing the load? A: The software folks have the flexibility to use it either way. We primarily designed for safety.</p><p><a id=post0820133221 href=#><span class=lb_time>01:32PM EDT</span></a> - Q: 2 instances of the Convolution Engine. Why 2? A: Goal of bandwidth to achieve with 96x96 x2. Sweet spot for physical design, area, phsyical design.</p><p><a id=post0820133243 href=#><span class=lb_time>01:32PM EDT</span></a> - Q: 37 TOPs? A: INT8</p><p><a id=post0820133301 href=#><span class=lb_time>01:33PM EDT</span></a> - Q: Custom model or public? A: Custom</p><p><a id=post0820133502 href=#><span class=lb_time>01:35PM EDT</span></a> - Q: Why SoC rather than PCIe card? A: Automotive has to go through vigorous life cycle. PCIe card wouldn't work.</p><p><a id=post0820133523 href=#><span class=lb_time>01:35PM EDT</span></a> - Q: Logging? A: Yes</p><p><a id=post0820133602 href=#><span class=lb_time>01:36PM EDT</span></a> - Q: What if the two SoCs don't agree? A: We have a high framerate. But a dropped frame doesn't affect perf.</p><p><a id=post0820133754 href=#><span class=lb_time>01:37PM EDT</span></a> - Q: Raw TOPs? A: Yes</p><p><a id=post0820133828 href=#><span class=lb_time>01:38PM EDT</span></a> - Q: Cooling? A: Depends on the car platform. Air or water. But reducing power was key for this platform</p><p><a id=post0820133844 href=#><span class=lb_time>01:38PM EDT</span></a> - That's a wrap. Break time, next up is NVIDIA Multi-Chip</p><p><a id=post0820133848 href=#><span class=lb_time>01:38PM EDT</span></a> - .</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH51g5VvZqGnpGKwqbXPrGRsaV2htrexjJujqJ%2BjYsGmv8uaZKynnKrBqrvNZp2oql2bwq24jKycpZ5dmb%2Bqwsinng%3D%3D</p></section><nav class=post-nav><a class=prev href=./ingrid-ingebrigtsen-age-learn-everything-about-the-jakob-ingebrigtsen-sister.html><span>←</span><span>Ingrid Ingebrigtsen Age: Learn Everything About The Jakob Ingebrigtsen Sister</span></a>
<a class=next href=./western-digital-displays-sd-card-with-pcie-interface.html><span>Western Digital Demos SD Card with PCIe x1 Interface, 880 MB/s Read Speed</span><span>→</span></a></nav></article></main><footer class=footer><p>&copy; 2024 <a href=./></a></p><p>Powered by <a href=https://gohugo.io/ rel=noopener target=_blank>Hugo️️</a>️</p></footer><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>