
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2
Install: C:\Microchip\Libero_SoC_v2023.1\SynplifyPro
OS: Windows 10 or later
Hostname: IRD-LT-M52413

Implementation : synthesis

# Written on Thu Jun 29 21:02:23 2023

##### DESIGN INFO #######################################################

Top View:                "BaseDesign"
Constraint File(s):      "C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\designer\BaseDesign\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 14 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                    Ending                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     20.000           |     No paths         |     No paths         |     No paths                         
System                                      COREJTAGDEBUG_Z9|N_2_inferred_clock         |     10.000           |     No paths         |     10.000           |     No paths                         
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     20.000           |     No paths         |     No paths         |     No paths                         
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     COREJTAGDEBUG_Z9|N_2_inferred_clock         |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock         System                                      |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock         PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_Z9|N_2_inferred_clock         COREJTAGDEBUG_Z9|N_2_inferred_clock         |     10.000           |     10.000           |     5.000            |     5.000                            
===================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LED_1
p:LED_2
p:LED_3
p:LED_4
p:RX
p:SW_1
p:SW_2
p:TDI
p:TDO
p:TMS
p:TRSTB
p:TX
p:USER_RST


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
