set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 113 195
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 106 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 110 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 114 183
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 159 235
set_location Controler_0/ADI_SPI_0/data_counter[12] 157 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 118 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 138 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 60 229
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 136 199
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 128 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 105 220
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 104 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 115 195
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 93 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 126 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[2] 86 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 110 196
set_location Controler_0/Command_Decoder_0/counter[7] 55 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11] 111 213
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 190 202
set_location Controler_0/ADI_SPI_0/sclk_4 130 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 129 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 110 217
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 108 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 173 229
set_location Controler_0/ADI_SPI_0/addr_counter[26] 183 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1] 85 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 163 234
set_location Controler_0/ADI_SPI_0/addr_counter[30] 187 199
set_location Controler_0/Command_Decoder_0/counter[1] 49 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 168 229
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[3] 91 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 74 235
set_location Controler_0/System_Controler_0/state_reg_ns_0[0] 104 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 68 229
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 88 207
set_location Controler_0/ADI_SPI_0/data_counter[31] 176 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 143 201
set_location Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2 100 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 114 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 88 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 111 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 85 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 94 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 170 228
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 77 235
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 116 219
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 125 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 93 214
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 134 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 86 211
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19] 119 216
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 145 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 61 228
set_location Controler_0/ADI_SPI_0/counter[4] 124 208
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 123 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 91 211
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 139 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 109 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9] 90 213
set_location Controler_0/System_Controler_0/state_reg[1] 99 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 112 183
set_location Controler_0/ADI_SPI_0/counter[7] 127 208
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2] 96 207
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m1 110 207
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0] 124 219
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 72 189
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7] 154 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 116 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 117 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 122 225
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 118 226
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 177 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 178 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 121 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 126 190
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 142 186
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 123 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 75 235
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 118 214
set_location Controler_0/ADI_SPI_0/data_counter[4] 149 202
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 162 234
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 129 202
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12] 95 213
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 115 208
set_location Controler_0/ADI_SPI_0/data_counter[18] 163 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 91 189
set_location Controler_0/ADI_SPI_0/data_counter[16] 161 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 121 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 119 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 113 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 190 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 117 226
set_location Controler_0/ADI_SPI_0/state_reg[3] 154 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 106 199
set_location Controler_0/ADI_SPI_0/addr_counter[10] 167 199
set_location Controler_0/Command_Decoder_0/state_reg[1] 106 208
set_location Controler_0/Command_Decoder_0/counter[28] 76 202
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2] 189 201
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12] 89 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 118 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 64 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 176 228
set_location Controler_0/REGISTERS_0/state_reg[0] 97 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 93 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 73 235
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 85 229
set_location Controler_0/Answer_Encoder_0/periph_data35_0_a2 115 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 101 220
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 97 213
set_location Controler_0/ADI_SPI_0/state_reg[4] 97 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 131 195
set_location Controler_0/Answer_Encoder_0/cmd_CDb 121 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 169 229
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt 110 210
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 137 192
set_location Controler_0/Command_Decoder_0/counter[10] 58 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8] 94 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 98 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 152 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 80 235
set_location Controler_0/Command_Decoder_0/counter[23] 71 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 136 198
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 52 198
set_location Controler_0/Command_Decoder_0/counter[3] 51 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 118 208
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 48 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 91 228
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 92 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 101 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 114 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 92 201
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 106 214
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 128 201
set_location Controler_0/Answer_Encoder_0/state_reg[4] 99 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 76 235
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 132 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 115 196
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 124 220
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 95 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 120 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 93 228
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 141 189
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5] 150 207
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 98 217
set_location Controler_0/ADI_SPI_0/addr_counter[23] 180 199
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 120 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 129 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 99 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 175 228
set_location Controler_0/Command_Decoder_0/counter[11] 59 202
set_location Controler_0/ADI_SPI_0/addr_counter[18] 175 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 142 189
set_location Controler_0/ADI_SPI_0/addr_counter[24] 181 199
set_location Controler_0/Command_Decoder_0/counter[30] 78 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 112 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 164 235
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 128 190
set_location Controler_0/ADI_SPI_0/data_counter[8] 153 202
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 105 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 131 229
set_location Controler_0/ADI_SPI_0/data_counter[27] 172 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 129 193
set_location Controler_0/ADI_SPI_0/addr_counter[6] 163 199
set_location Controler_0/Command_Decoder_0/decode_vector[2] 115 211
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 106 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 104 220
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 140 201
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 122 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 109 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 126 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 97 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 112 186
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 138 199
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 182 202
set_location Controler_0/Command_Decoder_0/counter[2] 50 202
set_location Controler_0/REGISTERS_0/state_reg[4] 106 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 87 201
set_location Controler_0/Command_Decoder_0/counter[16] 64 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 85 199
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 182 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 170 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 115 207
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 168 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 119 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 88 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23] 115 213
set_location Controler_0/Command_Decoder_0/decode_vector[3] 116 211
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 129 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 62 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 87 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 104 199
set_location Controler_0/ADI_SPI_0/addr_counter[17] 174 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 174 228
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 84 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 114 208
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 97 183
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 150 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 86 199
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7] 98 210
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 80 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 189 198
set_location Controler_0/Command_Decoder_0/state_reg[4] 104 208
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11] 123 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 63 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 119 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 66 229
set_location Controler_0/Command_Decoder_0/decode_vector[1] 112 211
set_location Controler_0/Command_Decoder_0/counter[31] 79 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 173 228
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 108 202
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 97 211
set_location Controler_0/Command_Decoder_0/cmd_ID[1] 115 202
set_location Controler_0/ADI_SPI_0/data_counter[0] 145 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 100 199
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 138 198
set_location Controler_0/ADI_SPI_0/data_counter[14] 159 202
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 101 216
set_location Controler_0/ADI_SPI_0/addr_counter[31] 188 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 78 235
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 122 193
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 102 217
set_location Controler_0/Command_Decoder_0/cmd_status_err 123 199
set_location Controler_0/Command_Decoder_0/counter[29] 77 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 115 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 99 220
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6] 95 207
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 59 198
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14] 108 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 176 229
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 121 202
set_location Controler_0/Command_Decoder_0/state_reg[0] 100 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 117 198
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 93 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 178 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 60 228
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 144 192
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18] 116 216
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8] 93 213
set_location Controler_0/Command_Decoder_0/state_reg[5] 98 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 125 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 129 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 116 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23] 110 213
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt 115 210
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 130 220
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 113 202
set_location Controler_0/ADI_SPI_0/data_counter[20] 165 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[6] 95 210
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 143 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 111 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 65 229
set_location Controler_0/ADI_SPI_0/state_reg[2] 142 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 61 229
set_location Controler_0/Answer_Encoder_0/periph_data24_0_a2 129 213
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2] 145 207
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 132 207
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 123 220
set_location Controler_0/ADI_SPI_0/addr_counter[12] 169 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 81 189
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 190 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 89 229
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 116 183
set_location Controler_0/Command_Decoder_0/state_reg[7] 96 208
set_location Controler_0/ADI_SPI_0/addr_counter[11] 168 199
set_location Controler_0/ADI_SPI_0/data_counter[2] 147 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 170 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 117 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 110 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 109 207
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 100 217
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 136 183
set_location Controler_0/System_Controler_0/state_reg[4] 101 202
set_location Controler_0/Command_Decoder_0/Has_Answer 119 211
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 116 214
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7] 85 213
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 114 217
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21 151 207
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 156 234
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 156 199
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 132 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[7] 84 213
set_location Controler_0/ADI_SPI_0/data_counter[1] 146 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 114 207
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 138 201
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 83 202
set_location Controler_0/ADI_SPI_0/counter_3[3] 131 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 115 201
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0] 104 210
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 135 193
set_location Controler_0/ADI_SPI_0/counter_3[1] 134 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 102 199
set_location Controler_0/ADI_SPI_0/counter[2] 122 208
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 117 210
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 129 220
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 142 198
set_location Controler_0/ADI_SPI_0/addr_counter[1] 158 199
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 53 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 128 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 107 220
set_location Controler_0/ADI_SPI_0/state_reg[0] 133 202
set_location Controler_0/ADI_SPI_0/addr_counter[29] 186 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 146 192
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 82 201
set_location Controler_0/ADI_SPI_0/data_counter[25] 170 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 140 183
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 132 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 108 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 116 208
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 132 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 108 199
set_location Controler_0/ADI_SPI_0/counter_3[0] 133 207
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 132 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 159 234
set_location Controler_0/REGISTERS_0/state_reg[5] 105 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 108 217
set_location Controler_0/System_Controler_0/state_reg_RNO[0] 102 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 92 229
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt 112 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 84 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 116 201
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 117 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 86 202
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 118 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 127 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 127 198
set_location Controler_0/Command_Decoder_0/counter[15] 63 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 118 183
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 118 186
set_location Controler_0/ADI_SPI_0/addr_counter[8] 165 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 116 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11] 127 213
set_location Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0] 187 201
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 84 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 123 196
set_location Controler_0/REGISTERS_0/state_reg[1] 91 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1] 97 210
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4] 93 210
set_location Controler_0/Command_Decoder_0/counter[14] 62 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 123 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 70 228
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 83 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 113 226
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 120 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 171 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 130 195
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 124 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5] 108 210
set_location Controler_0/Command_Decoder_0/counter[5] 53 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23] 109 213
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 122 214
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 127 214
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 94 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 81 235
set_location Controler_0/ADI_SPI_0/counter[5] 125 208
set_location Controler_0/ADI_SPI_0/data_counter[6] 151 202
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 112 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 169 228
set_location Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10] 111 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 100 220
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 84 199
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 123 214
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22] 114 213
set_location Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0] 98 201
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 102 213
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 117 208
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0 115 234
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 142 199
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1] 153 207
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 134 192
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 180 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 148 192
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 113 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 179 195
set_location Controler_0/System_Controler_0/state_reg[0] 102 202
set_location Controler_0/Command_Decoder_0/counter[0] 53 199
set_location Controler_0/ADI_SPI_0/sdio_cl 124 202
set_location Controler_0/Command_Decoder_0/counter[22] 70 202
set_location Controler_0/Command_Decoder_0/counter[17] 65 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 123 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 124 225
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 87 199
set_location Controler_0/ADI_SPI_0/sdio_1 145 199
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 109 214
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 114 186
set_location Controler_0/ADI_SPI_0/addr_counter[16] 173 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 112 208
set_location Controler_0/ADI_SPI_0/divider_enable 129 208
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 84 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 109 198
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 185 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 128 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 102 207
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 103 211
set_location Controler_0/ADI_SPI_0/addr_counter[25] 182 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 117 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 92 202
set_location Controler_0/ADI_SPI_0/data_counter[17] 162 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 71 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 120 195
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 91 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 112 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 124 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 179 228
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 88 228
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 157 235
set_location Controler_0/ADI_SPI_0/data_counter[21] 166 202
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 122 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 62 228
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 137 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 95 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 130 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 86 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 86 228
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 116 202
set_location Controler_0/Command_Decoder_0/state_reg[2] 87 208
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 107 211
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 148 198
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 106 201
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1] 185 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 158 234
set_location Controler_0/REGISTERS_0/state_reg[3] 103 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 142 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 124 190
set_location Controler_0/ADI_SPI_0/counter[8] 128 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 88 229
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 124 199
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 141 192
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 119 214
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 109 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 158 235
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 105 199
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 120 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 65 228
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 134 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 115 220
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 70 229
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 111 214
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 109 183
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 98 207
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 117 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 168 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 125 195
set_location Controler_0/Command_Decoder_0/cmd_CDb 109 202
set_location Controler_0/ADI_SPI_0/addr_counter[0] 157 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 92 228
set_location Controler_0/Command_Decoder_0/state_reg[6] 105 208
set_location Controler_0/System_Controler_0/state_reg[2] 107 202
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 101 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 64 228
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 106 220
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 117 199
set_location Controler_0/Command_Decoder_0/counter[8] 56 202
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 128 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 122 196
set_location Controler_0/ADI_SPI_0/counter[3] 131 208
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 145 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 79 235
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 111 186
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1] 97 219
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 149 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 116 207
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 149 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 178 228
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 118 217
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 91 207
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5] 106 210
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[0] 88 210
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 139 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 93 199
set_location Controler_0/ADI_SPI_0/write_read_buffer 133 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 177 228
set_location Controler_0/ADI_SPI_0/addr_counter[4] 161 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 131 225
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 127 220
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 181 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 125 193
set_location Controler_0/Command_Decoder_0/counter[18] 66 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 95 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 111 208
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 98 211
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4] 148 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 117 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 108 208
set_location Controler_0/Command_Decoder_0/counter[20] 68 202
set_location Controler_0/ADI_SPI_0/addr_counter[20] 177 199
set_location Controler_0/ADI_SPI_0/data_counter[29] 174 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0] 107 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 94 228
set_location Controler_0/Command_Decoder_0/state_reg[8] 86 208
set_location Controler_0/ADI_SPI_0/counter[0] 133 208
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i 154 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 110 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 116 226
set_location Controler_0/ADI_SPI_0/data_counter[10] 155 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 90 229
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 97 220
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 174 229
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 99 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 86 201
set_location Controler_0/ADI_SPI_0/sclk 130 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 87 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 119 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 69 228
set_location Controler_0/Command_Decoder_0/counter[13] 61 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 124 196
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 100 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 88 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 110 219
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0] 103 207
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 136 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 144 198
set_location Controler_0/ADI_SPI_0/addr_counter[13] 170 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 132 201
set_location Controler_0/ADI_SPI_0/addr_counter[9] 166 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 85 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 112 219
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 119 210
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5] 90 210
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21] 118 213
set_location Controler_0/ADI_SPI_0/addr_counter[14] 171 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 119 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 85 228
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15] 110 216
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 92 207
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 111 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 177 229
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 173 195
set_location Controler_0/ADI_SPI_0/data_counter[23] 168 202
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 131 220
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 125 201
set_location Controler_0/Command_Decoder_0/counter[21] 69 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 172 195
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4] 99 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 114 226
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 103 199
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 131 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 109 220
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 171 229
set_location Controler_0/ADI_SPI_0/counter[6] 126 208
set_location Controler_0/ADI_SPI_0/data_counter[22] 167 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 165 235
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 105 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 110 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 109 208
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 189 202
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 49 198
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 134 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 109 196
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 152 208
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 108 214
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i 106 213
set_location Controler_0/ADI_SPI_0/data_counter[15] 160 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11] 86 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 113 219
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 119 226
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 102 220
set_location Controler_0/Answer_Encoder_0/cmd_status_err 120 220
set_location Controler_0/ADI_SPI_0/busy 102 208
set_location Controler_0/ADI_SPI_0/addr_counter[28] 185 199
set_location Controler_0/Command_Decoder_0/counter[26] 74 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 94 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 108 207
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5] 94 210
set_location Controler_0/Command_Decoder_0/decode_vector_6_3dflt 116 210
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1] 84 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 109 201
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 127 201
set_location Controler_0/ADI_SPI_0/data_counter[9] 154 202
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 90 214
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 114 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 112 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 130 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20] 116 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 122 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 111 219
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 127 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 127 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 133 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 111 226
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0] 94 207
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 128 214
set_location Controler_0/ADI_SPI_0/addr_counter[7] 164 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 89 199
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 181 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 115 219
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 136 186
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 135 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 175 195
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 104 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 114 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 124 195
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 139 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 131 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 67 229
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 81 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 115 199
set_location Controler_0/Command_Decoder_0/counter[6] 54 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 90 228
set_location Controler_0/ADI_SPI_0/addr_counter[27] 184 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 71 228
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 129 201
set_location Controler_0/Command_Decoder_0/counter[4] 52 202
set_location Controler_0/ADI_SPI_0/addr_counter[3] 160 199
set_location Controler_0/Answer_Encoder_0/periph_data24_0_a2_2 128 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 95 199
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 101 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 179 229
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 126 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 163 235
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 114 219
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 153 208
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 95 214
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 99 216
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 103 201
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 110 186
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6] 147 207
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 108 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 94 211
set_location Controler_0/ADI_SPI_0/data_counter[28] 173 202
set_location Controler_0/ADI_SPI_0/data_counter[26] 171 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23] 119 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 172 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 125 190
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 106 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 112 226
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 174 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 152 207
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17] 112 216
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 87 207
set_location Controler_0/Command_Decoder_0/counter[19] 67 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 124 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 87 202
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 107 201
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 149 198
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0] 92 210
set_location Controler_0/REGISTERS_0/state_reg[2] 90 202
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0 112 213
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 93 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 103 220
set_location Controler_0/ADI_SPI_0/data_counter[3] 148 202
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13 141 198
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 147 208
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 90 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 128 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 95 201
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 101 211
set_location Controler_0/System_Controler_0/state_reg[3] 98 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 63 229
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 130 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 110 226
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 110 214
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14] 109 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 172 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 127 193
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 130 207
set_location Controler_0/Command_Decoder_0/state_reg[3] 84 208
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13] 114 216
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 131 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 118 196
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 135 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 84 228
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 121 199
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11] 126 213
set_location Controler_0/ADI_SPI_0/data_counter[30] 175 202
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 97 207
set_location Controler_0/ADI_SPI_0/counter[1] 134 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 122 190
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 102 211
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 113 210
set_location Controler_0/ADI_SPI_0/data_counter[11] 156 202
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 105 207
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 134 198
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 102 216
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 88 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 95 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 91 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 160 234
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 98 216
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 111 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 129 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 89 228
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 153 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 94 229
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10] 92 213
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3 186 201
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 137 198
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 121 213
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 117 219
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 90 207
set_location Controler_0/ADI_SPI_0/addr_counter[22] 179 199
set_location Controler_0/ADI_SPI_0/addr_counter[21] 178 199
set_location Controler_0/ADI_SPI_0/assert_data 127 202
set_location Controler_0/ADI_SPI_0/data_counter[7] 152 202
set_location Controler_0/ADI_SPI_0/addr_counter[19] 176 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 120 196
set_location Controler_0/Command_Decoder_0/state_reg[9] 91 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 111 199
set_location Controler_0/Command_Decoder_0/counter[9] 57 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 108 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 121 195
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 152 198
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11] 87 213
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 139 199
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 104 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 123 190
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 116 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 164 234
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 92 199
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 86 214
set_location Controler_0/System_Controler_0/state_reg[5] 104 202
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 180 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 175 229
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO 117 213
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 107 207
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 135 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 54 198
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 85 207
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 103 216
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 127 186
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 111 192
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7] 97 216
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16] 118 216
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 138 192
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 84 211
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 154 208
set_location Controler_0/ADI_SPI_0/addr_counter[5] 162 199
set_location Controler_0/ADI_SPI_0/ss_n 122 202
set_location Controler_0/ADI_SPI_0/state_reg[1] 134 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4] 103 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 121 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 108 220
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 135 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 112 199
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 148 208
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 137 201
set_location Controler_0/Command_Decoder_0/counter[25] 73 202
set_location Controler_0/Command_Decoder_0/SYS_enable_cmd_i 96 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 171 228
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 141 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 166 235
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 123 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 165 234
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 67 228
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 127 199
set_location Controler_0/Command_Decoder_0/counter[24] 72 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 114 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 93 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 69 229
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 63 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 84 201
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 126 220
set_location Controler_0/ADI_SPI_0/data_counter[19] 164 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 94 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0 157 234
set_location Controler_0/ADI_SPI_0/addr_counter[2] 159 199
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 150 208
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 86 207
set_location Controler_0/System_Controler_0/state_reg_RNO[4] 101 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 113 208
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 97 201
set_location Controler_0/ADI_SPI_0/data_counter[24] 169 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 66 228
set_location Controler_0/ADI_SPI_0/data_counter[5] 150 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 126 195
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4] 87 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 131 199
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2 131 228
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 114 196
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 188 201
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 114 214
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 116 220
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 179 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 89 202
set_location Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2 113 213
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 187 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 68 228
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 147 198
set_location Controler_0/Command_Decoder_0/counter[27] 75 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 115 226
set_location Controler_0/ADI_SPI_0/addr_counter[15] 172 199
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 188 202
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16 184 201
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 64 198
set_location Controler_0/ADI_SPI_0/data_counter[13] 158 202
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 100 216
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 85 189
set_location Controler_0/Command_Decoder_0/counter[12] 60 202
set_location Controler_0/Command_Decoder_0/decode_vector[0] 110 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 82 235
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 108 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 0 206
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 108 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 108 233
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 0 233
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 108 225
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 108 227
