#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e8ad8e6970 .scope module, "mips_core" "mips_core" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v000001e8ad95a840_0 .var "PC", 31 0;
v000001e8ad95a8e0_0 .net "address", 25 0, v000001e8ad95a340_0;  1 drivers
RS_000001e8ad8ff6a8 .resolv tri, v000001e8ad950ec0_0, v000001e8ad959ee0_0;
v000001e8ad95a660_0 .net8 "branch_signal", 0 0, RS_000001e8ad8ff6a8;  2 drivers
o000001e8ad8ff948 .functor BUFZ 1, C4<z>; HiZ drive
v000001e8ad95a520_0 .net "clock", 0 0, o000001e8ad8ff948;  0 drivers
v000001e8ad95a020_0 .net "funct", 5 0, v000001e8ad95af20_0;  1 drivers
v000001e8ad959080_0 .net "immediate", 15 0, v000001e8ad959a80_0;  1 drivers
v000001e8ad95a0c0_0 .net "instruction", 31 0, v000001e8ad9593a0_0;  1 drivers
v000001e8ad959800_0 .net "memory_read_data", 31 0, v000001e8ad959d00_0;  1 drivers
v000001e8ad95a160_0 .net "opcode", 5 0, L_000001e8ad959580;  1 drivers
v000001e8ad95a980_0 .net "rd", 4 0, v000001e8ad9599e0_0;  1 drivers
v000001e8ad959440_0 .net "read_mem_signal", 0 0, v000001e8ad959f80_0;  1 drivers
v000001e8ad95a200_0 .net "read_reg_signal", 0 0, v000001e8ad959120_0;  1 drivers
v000001e8ad95a2a0_0 .net "regDst_signal", 0 0, v000001e8ad959300_0;  1 drivers
v000001e8ad95a5c0_0 .net "rs", 4 0, v000001e8ad959bc0_0;  1 drivers
v000001e8ad95aac0_0 .net "rs_content", 31 0, v000001e8ad9502e0_0;  1 drivers
v000001e8ad9594e0_0 .net "rt", 4 0, v000001e8ad95a3e0_0;  1 drivers
v000001e8ad95ab60_0 .net "rt_content", 31 0, v000001e8ad9501a0_0;  1 drivers
v000001e8ad9598a0_0 .net "shamt", 4 0, v000001e8ad959b20_0;  1 drivers
v000001e8ad95ac00_0 .net "write_data", 31 0, v000001e8ad8e6c90_0;  1 drivers
v000001e8ad95ae80_0 .net "write_mem_signal", 0 0, v000001e8ad959260_0;  1 drivers
v000001e8ad9591c0_0 .net "write_reg_signal", 0 0, v000001e8ad95a7a0_0;  1 drivers
E_000001e8ad8f4b00 .event posedge, v000001e8ad950100_0;
S_000001e8ad8e6b00 .scope module, "alu_process" "ALU32bit" 2 42, 3 3 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 1 "sig_branch";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 32 "rs_content";
    .port_info 4 /INPUT 32 "rt_content";
    .port_info 5 /INPUT 5 "shamt";
    .port_info 6 /INPUT 6 "ALU_control";
    .port_info 7 /INPUT 16 "immediate";
v000001e8ad8b52a0_0 .net "ALU_control", 5 0, v000001e8ad95af20_0;  alias, 1 drivers
v000001e8ad8e6c90_0 .var "ALU_result", 31 0;
v000001e8ad8e6d30_0 .var/i "i", 31 0;
v000001e8ad950d80_0 .net "immediate", 15 0, v000001e8ad959a80_0;  alias, 1 drivers
v000001e8ad950b00_0 .net "opcode", 5 0, L_000001e8ad959580;  alias, 1 drivers
v000001e8ad950380_0 .net "rs_content", 31 0, v000001e8ad9502e0_0;  alias, 1 drivers
v000001e8ad950ba0_0 .net "rt_content", 31 0, v000001e8ad9501a0_0;  alias, 1 drivers
v000001e8ad950a60_0 .net "shamt", 4 0, v000001e8ad959b20_0;  alias, 1 drivers
v000001e8ad950ec0_0 .var "sig_branch", 0 0;
v000001e8ad950e20_0 .var "signExtend", 31 0;
v000001e8ad950f60_0 .var/s "signed_rs", 31 0;
v000001e8ad950ce0_0 .var/s "signed_rt", 31 0;
v000001e8ad950600_0 .var/s "temp", 31 0;
v000001e8ad950060_0 .var "zeroExtend", 31 0;
E_000001e8ad8f4bc0/0 .event anyedge, v000001e8ad950d80_0, v000001e8ad950a60_0, v000001e8ad950ba0_0, v000001e8ad950380_0;
E_000001e8ad8f4bc0/1 .event anyedge, v000001e8ad8b52a0_0;
E_000001e8ad8f4bc0 .event/or E_000001e8ad8f4bc0/0, E_000001e8ad8f4bc0/1;
S_000001e8ad8df3b0 .scope module, "contents" "read_registers" 2 46, 4 3 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1";
    .port_info 1 /OUTPUT 32 "read_data_2";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 6 "opcode";
    .port_info 7 /INPUT 1 "signal_regRead";
    .port_info 8 /INPUT 1 "signal_regWrite";
    .port_info 9 /INPUT 1 "signal_regDst";
    .port_info 10 /INPUT 1 "clk";
v000001e8ad950100_0 .net "clk", 0 0, o000001e8ad8ff948;  alias, 0 drivers
v000001e8ad950560_0 .net "opcode", 5 0, L_000001e8ad959580;  alias, 1 drivers
v000001e8ad9502e0_0 .var "read_data_1", 31 0;
v000001e8ad9501a0_0 .var "read_data_2", 31 0;
v000001e8ad950240_0 .net "read_reg_1", 4 0, v000001e8ad959bc0_0;  alias, 1 drivers
v000001e8ad950c40_0 .net "read_reg_2", 4 0, v000001e8ad95a3e0_0;  alias, 1 drivers
v000001e8ad9507e0 .array "registers", 0 31, 31 0;
v000001e8ad950420_0 .net "signal_regDst", 0 0, v000001e8ad959300_0;  alias, 1 drivers
v000001e8ad9504c0_0 .net "signal_regRead", 0 0, v000001e8ad959120_0;  alias, 1 drivers
v000001e8ad9506a0_0 .net "signal_regWrite", 0 0, v000001e8ad95a7a0_0;  alias, 1 drivers
v000001e8ad950740_0 .net "write_data", 31 0, v000001e8ad8e6c90_0;  alias, 1 drivers
v000001e8ad950880_0 .net "write_reg", 4 0, v000001e8ad9599e0_0;  alias, 1 drivers
E_000001e8ad8f42c0 .event anyedge, v000001e8ad950c40_0, v000001e8ad950240_0;
E_000001e8ad8f4000 .event anyedge, v000001e8ad8e6c90_0;
S_000001e8ad8df600 .scope module, "dataMemory" "read_data_memory" 2 44, 5 4 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 1 "sig_mem_read";
    .port_info 5 /INPUT 1 "sig_mem_write";
v000001e8ad950920_0 .net "address", 31 0, v000001e8ad8e6c90_0;  alias, 1 drivers
v000001e8ad9509c0 .array "data_mem", 0 255, 31 0;
v000001e8ad95ad40_0 .net "opcode", 5 0, L_000001e8ad959580;  alias, 1 drivers
v000001e8ad959d00_0 .var "read_data", 31 0;
v000001e8ad9596c0_0 .net "sig_mem_read", 0 0, v000001e8ad959f80_0;  alias, 1 drivers
v000001e8ad959c60_0 .net "sig_mem_write", 0 0, v000001e8ad959260_0;  alias, 1 drivers
v000001e8ad959da0_0 .net "write_data", 31 0, v000001e8ad9501a0_0;  alias, 1 drivers
S_000001e8ad8bd470 .scope module, "inst_mem" "read_instructions" 2 35, 6 3 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 32 "program_counter";
v000001e8ad9593a0_0 .var "instruction", 31 0;
v000001e8ad95ade0 .array "instructions", 0 255, 31 0;
v000001e8ad959620_0 .net "program_counter", 31 0, v000001e8ad95a840_0;  1 drivers
E_000001e8ad8f4b80 .event anyedge, v000001e8ad959620_0;
S_000001e8ad8bd600 .scope module, "parse" "inst_parser" 2 37, 7 3 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "shamt";
    .port_info 5 /OUTPUT 6 "funct";
    .port_info 6 /OUTPUT 16 "immediate";
    .port_info 7 /OUTPUT 26 "address";
    .port_info 8 /INPUT 32 "instruction";
    .port_info 9 /INPUT 32 "p_count";
v000001e8ad95a340_0 .var "address", 25 0;
v000001e8ad95af20_0 .var "funct", 5 0;
v000001e8ad959a80_0 .var "immediate", 15 0;
v000001e8ad95a480_0 .net "instruction", 31 0, v000001e8ad9593a0_0;  alias, 1 drivers
v000001e8ad95aa20_0 .net "opcode", 5 0, L_000001e8ad959580;  alias, 1 drivers
v000001e8ad959e40_0 .net "p_count", 31 0, v000001e8ad95a840_0;  alias, 1 drivers
v000001e8ad9599e0_0 .var "rd", 4 0;
v000001e8ad959bc0_0 .var "rs", 4 0;
v000001e8ad95a3e0_0 .var "rt", 4 0;
v000001e8ad959b20_0 .var "shamt", 4 0;
E_000001e8ad8f4d00 .event anyedge, v000001e8ad9593a0_0;
L_000001e8ad959580 .part v000001e8ad9593a0_0, 26, 6;
S_000001e8ad8c31b0 .scope module, "signals" "control_unit" 2 39, 8 4 0, S_000001e8ad8e6970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /INPUT 6 "opcode";
    .port_info 7 /INPUT 6 "funct";
v000001e8ad959ee0_0 .var "Branch", 0 0;
v000001e8ad959f80_0 .var "MemRead", 0 0;
v000001e8ad959260_0 .var "MemWrite", 0 0;
v000001e8ad959300_0 .var "RegDst", 0 0;
v000001e8ad959120_0 .var "RegRead", 0 0;
v000001e8ad95a7a0_0 .var "RegWrite", 0 0;
v000001e8ad95a700_0 .net "funct", 5 0, v000001e8ad95af20_0;  alias, 1 drivers
v000001e8ad95aca0_0 .net "opcode", 5 0, L_000001e8ad959580;  alias, 1 drivers
E_000001e8ad8f4f40 .event anyedge, v000001e8ad8b52a0_0, v000001e8ad950b00_0;
    .scope S_000001e8ad8bd470;
T_0 ;
    %vpi_call 6 11 "$readmemb", "instruction.mem", v000001e8ad95ade0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001e8ad8bd470;
T_1 ;
    %wait E_000001e8ad8f4b80;
    %ix/getv 4, v000001e8ad959620_0;
    %load/vec4a v000001e8ad95ade0, 4;
    %store/vec4 v000001e8ad9593a0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e8ad8bd600;
T_2 ;
    %wait E_000001e8ad8f4d00;
    %load/vec4 v000001e8ad95aa20_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000001e8ad959b20_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000001e8ad9599e0_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001e8ad95a3e0_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001e8ad959bc0_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001e8ad95af20_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e8ad95aa20_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aa20_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 27, 0, 2;
    %pad/u 26;
    %store/vec4 v000001e8ad95a340_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000001e8ad95a3e0_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000001e8ad959bc0_0, 0, 5;
    %load/vec4 v000001e8ad95a480_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001e8ad959a80_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e8ad8c31b0;
T_3 ;
    %wait E_000001e8ad8f4f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad95a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959ee0_0, 0, 1;
    %load/vec4 v000001e8ad95aca0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959120_0, 0, 1;
    %load/vec4 v000001e8ad95a700_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad95a7a0_0, 0, 1;
T_3.2 ;
T_3.0 ;
    %load/vec4 v000001e8ad95aca0_0;
    %cmpi/ne 21, 0, 6;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959120_0, 0, 1;
T_3.4 ;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad95a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad959300_0, 0, 1;
T_3.6 ;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959ee0_0, 0, 1;
T_3.8 ;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959120_0, 0, 1;
T_3.10 ;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95aca0_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad959f80_0, 0, 1;
T_3.12 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e8ad8e6b00;
T_4 ;
    %wait E_000001e8ad8f4bc0;
    %load/vec4 v000001e8ad950380_0;
    %store/vec4 v000001e8ad950f60_0, 0, 32;
    %load/vec4 v000001e8ad950ba0_0;
    %store/vec4 v000001e8ad950ce0_0, 0, 32;
    %load/vec4 v000001e8ad950b00_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001e8ad8b52a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.2 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950ce0_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.3 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.4 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950ce0_0;
    %sub;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.5 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %sub;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %and;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %or;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %or;
    %inv;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.9 ;
    %load/vec4 v000001e8ad950ba0_0;
    %store/vec4 v000001e8ad950600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6d30_0, 0, 32;
T_4.15 ;
    %load/vec4 v000001e8ad8e6d30_0;
    %load/vec4 v000001e8ad950a60_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_4.16, 5;
    %load/vec4 v000001e8ad950600_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001e8ad950600_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e8ad950600_0, 0, 32;
    %load/vec4 v000001e8ad8e6d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e8ad8e6d30_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %load/vec4 v000001e8ad950600_0;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v000001e8ad950ba0_0;
    %ix/getv 4, v000001e8ad950a60_0;
    %shiftr 4;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v000001e8ad950ba0_0;
    %ix/getv 4, v000001e8ad950a60_0;
    %shiftl 4;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950ba0_0;
    %cmp/u;
    %jmp/0xz  T_4.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
T_4.18 ;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950ce0_0;
    %cmp/s;
    %jmp/0xz  T_4.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
T_4.20 ;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e8ad950d80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e8ad950d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e8ad950e20_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e8ad950d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e8ad950060_0, 0, 32;
    %load/vec4 v000001e8ad950b00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %jmp T_4.37;
T_4.21 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.22 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.23 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950060_0;
    %and;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.24 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950ce0_0;
    %sub;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %load/vec4 v000001e8ad8e6c90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad950ec0_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad950ec0_0, 0, 1;
T_4.39 ;
    %jmp T_4.37;
T_4.25 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950ce0_0;
    %sub;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %load/vec4 v000001e8ad8e6c90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e8ad950ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ad950ec0_0, 0, 1;
T_4.41 ;
    %jmp T_4.37;
T_4.26 ;
    %load/vec4 v000001e8ad950d80_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.27 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950060_0;
    %or;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.28 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %cmp/s;
    %jmp/0xz  T_4.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
T_4.43 ;
    %jmp T_4.37;
T_4.29 ;
    %load/vec4 v000001e8ad950380_0;
    %load/vec4 v000001e8ad950e20_0;
    %cmp/u;
    %jmp/0xz  T_4.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
T_4.45 ;
    %jmp T_4.37;
T_4.30 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.31 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.32 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.33 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.34 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.35 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v000001e8ad950f60_0;
    %load/vec4 v000001e8ad950e20_0;
    %add;
    %store/vec4 v000001e8ad8e6c90_0, 0, 32;
    %jmp T_4.37;
T_4.37 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e8ad8e6b00;
T_5 ;
    %vpi_call 3 180 "$monitor", "opcode: %6b, Rs content: %32b, rt content: %32b, signExtendImm = %32b, result: %32b\012", v000001e8ad950b00_0, v000001e8ad950380_0, v000001e8ad950ba0_0, v000001e8ad950e20_0, v000001e8ad8e6c90_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001e8ad8df600;
T_6 ;
    %vpi_call 5 16 "$readmemb", "data.mem", v000001e8ad9509c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001e8ad8df600;
T_7 ;
    %wait E_000001e8ad8f4000;
    %load/vec4 v000001e8ad959c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e8ad95ad40_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001e8ad959da0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001e8ad950920_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9509c0, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001e8ad95ad40_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001e8ad959da0_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v000001e8ad950920_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9509c0, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001e8ad959da0_0;
    %ix/getv 4, v000001e8ad950920_0;
    %store/vec4a v000001e8ad9509c0, 4, 0;
T_7.5 ;
T_7.3 ;
    %vpi_call 5 31 "$writememb", "data.mem", v000001e8ad9509c0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e8ad8df600;
T_8 ;
    %wait E_000001e8ad8f4000;
    %load/vec4 v000001e8ad9596c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v000001e8ad950920_0;
    %load/vec4a v000001e8ad9509c0, 4;
    %store/vec4 v000001e8ad959d00_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e8ad8df3b0;
T_9 ;
    %vpi_call 4 14 "$readmemb", "registers.mem", v000001e8ad9507e0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001e8ad8df3b0;
T_10 ;
    %wait E_000001e8ad8f4000;
    %load/vec4 v000001e8ad9506a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e8ad950420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001e8ad950560_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001e8ad950740_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e8ad950880_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9507e0, 4, 5;
T_10.4 ;
    %load/vec4 v000001e8ad950560_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v000001e8ad950740_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001e8ad950880_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9507e0, 4, 5;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v000001e8ad950740_0;
    %load/vec4 v000001e8ad950880_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001e8ad9507e0, 4, 0;
T_10.7 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001e8ad950560_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v000001e8ad950740_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e8ad950c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9507e0, 4, 5;
T_10.8 ;
    %load/vec4 v000001e8ad950560_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v000001e8ad950740_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001e8ad950c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001e8ad9507e0, 4, 5;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v000001e8ad950740_0;
    %load/vec4 v000001e8ad950c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001e8ad9507e0, 4, 0;
T_10.11 ;
T_10.3 ;
    %vpi_call 4 44 "$writememb", "registers.mem", v000001e8ad9507e0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e8ad8df3b0;
T_11 ;
    %wait E_000001e8ad8f42c0;
    %load/vec4 v000001e8ad9504c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001e8ad950240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e8ad9507e0, 4;
    %store/vec4 v000001e8ad9502e0_0, 0, 32;
    %load/vec4 v000001e8ad950c40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e8ad9507e0, 4;
    %store/vec4 v000001e8ad9501a0_0, 0, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e8ad8e6970;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e8ad95a840_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000001e8ad8e6970;
T_13 ;
    %wait E_000001e8ad8f4b00;
    %load/vec4 v000001e8ad95a160_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001e8ad95a8e0_0;
    %pad/u 32;
    %store/vec4 v000001e8ad95a840_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e8ad95a160_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95a020_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001e8ad95aac0_0;
    %store/vec4 v000001e8ad95a840_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001e8ad95ac00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e8ad95a660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001e8ad95a840_0;
    %addi 1, 0, 32;
    %load/vec4 v000001e8ad959080_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001e8ad95a840_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001e8ad95a840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e8ad95a840_0, 0, 32;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "Mips_core.v";
    "ALU32bit.v";
    "read_registers.v";
    "read_data_memory.v";
    "read_instructions.v";
    "inst_parser.v";
    "control_unit.v";
