
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+86 (git sha1 e1f0d564d, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Executing script file `write1_simcell.ys' --

1. Executing Verilog-2005 frontend: simcells.v
Parsing Verilog input from `simcells.v' to AST representation.
verilog frontend filename simcells.v
simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

2. Executing MV backend.
/* Generated by Yosys_expr based on Yosys 0.58+86 (git sha1 e1f0d564d, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

3. Executing Verilog-2005 frontend: /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
Parsing Verilog input from `/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v' to AST representation.
verilog frontend filename /home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v
/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\$_BUF_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\$_AND_'.
Generating RTLIL representation for module `\$_NAND_'.
Generating RTLIL representation for module `\$_OR_'.
Generating RTLIL representation for module `\$_NOR_'.
Generating RTLIL representation for module `\$_XOR_'.
Generating RTLIL representation for module `\$_XNOR_'.
Generating RTLIL representation for module `\$_ANDNOT_'.
Generating RTLIL representation for module `\$_ORNOT_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NMUX_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX16_'.
Generating RTLIL representation for module `\$_AOI3_'.
Generating RTLIL representation for module `\$_OAI3_'.
Generating RTLIL representation for module `\$_AOI4_'.
Generating RTLIL representation for module `\$_OAI4_'.
Generating RTLIL representation for module `\$_TBUF_'.
Generating RTLIL representation for module `\$_SR_NN_'.
Generating RTLIL representation for module `\$_SR_NP_'.
Generating RTLIL representation for module `\$_SR_PN_'.
Generating RTLIL representation for module `\$_SR_PP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_ALDFF_NN_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PN_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NNN_'.
Generating RTLIL representation for module `\$_ALDFFE_NNP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PNN_'.
Generating RTLIL representation for module `\$_ALDFFE_PNP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.
===================== Print simcells ======================
Module id: \$_DLATCHSR_PPP_, Module name: \$_DLATCHSR_PPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3755$868_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3753$867_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3751$866_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_PPN_, Module name: \$_DLATCHSR_PPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3727$864_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3725$863_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3723$862_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_PNP_, Module name: \$_DLATCHSR_PNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3699$860_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3697$859_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3695$858_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_PNN_, Module name: \$_DLATCHSR_PNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3671$856_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3669$855_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3667$854_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_NPP_, Module name: \$_DLATCHSR_NPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3643$852_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3641$851_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3639$850_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_NPN_, Module name: \$_DLATCHSR_NPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3615$848_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3613$847_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3611$846_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_NNP_, Module name: \$_DLATCHSR_NNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3587$844_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3585$843_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3583$842_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCHSR_NNN_, Module name: \$_DLATCHSR_NNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3559$840_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3557$839_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3555$838_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_PP1_, Module name: \$_DLATCH_PP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3531$836_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3529$835_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_PP0_, Module name: \$_DLATCH_PP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3507$833_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3505$832_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_PN1_, Module name: \$_DLATCH_PN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3483$830_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3481$829_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_PN0_, Module name: \$_DLATCH_PN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3459$827_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3457$826_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_NP1_, Module name: \$_DLATCH_NP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3435$824_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3433$823_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_NP0_, Module name: \$_DLATCH_NP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3411$821_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3409$820_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_NN1_, Module name: \$_DLATCH_NN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3387$818_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3385$817_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_NN0_, Module name: \$_DLATCH_NN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \D   wire name \D,  width 1, id 3, offset 0, input port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3363$815_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3361$814_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DLATCH_P_, Module name: \$_DLATCH_P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3339$812_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_DLATCH_N_, Module name: \$_DLATCH_N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \D   wire name \D,  width 1, id 2, offset 0, input port
    wire id \E   wire name \E,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3318$810_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PP1P_, Module name: \$_SDFFCE_PP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3294$808_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3293$807_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PP1N_, Module name: \$_SDFFCE_PP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3267$805_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3266$804_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PP0P_, Module name: \$_SDFFCE_PP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3240$802_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3239$801_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PP0N_, Module name: \$_SDFFCE_PP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3213$799_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3212$798_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PN1P_, Module name: \$_SDFFCE_PN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3186$796_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3185$795_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PN1N_, Module name: \$_SDFFCE_PN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3159$793_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3158$792_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PN0P_, Module name: \$_SDFFCE_PN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3132$790_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3131$789_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_PN0N_, Module name: \$_SDFFCE_PN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3105$787_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3104$786_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NP1P_, Module name: \$_SDFFCE_NP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3078$784_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3077$783_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NP1N_, Module name: \$_SDFFCE_NP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3051$781_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3050$780_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NP0P_, Module name: \$_SDFFCE_NP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3024$778_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:3023$777_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NP0N_, Module name: \$_SDFFCE_NP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2997$775_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2996$774_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NN1P_, Module name: \$_SDFFCE_NN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2970$772_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2969$771_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NN1N_, Module name: \$_SDFFCE_NN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2943$769_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2942$768_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NN0P_, Module name: \$_SDFFCE_NN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2916$766_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2915$765_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFCE_NN0N_, Module name: \$_SDFFCE_NN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2889$763_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2888$762_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

Module id: \$_SDFFE_PP1P_, Module name: \$_SDFFE_PP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2865$760_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2863$759_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PP1N_, Module name: \$_SDFFE_PP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2840$757_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2838$756_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PP0P_, Module name: \$_SDFFE_PP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2815$754_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2813$753_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PP0N_, Module name: \$_SDFFE_PP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2790$751_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2788$750_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PN1P_, Module name: \$_SDFFE_PN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2765$748_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2763$747_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PN1N_, Module name: \$_SDFFE_PN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2740$745_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2738$744_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PN0P_, Module name: \$_SDFFE_PN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2715$742_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2713$741_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_PN0N_, Module name: \$_SDFFE_PN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2690$739_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2688$738_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NP1P_, Module name: \$_SDFFE_NP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2665$736_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2663$735_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NP1N_, Module name: \$_SDFFE_NP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2640$733_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2638$732_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NP0P_, Module name: \$_SDFFE_NP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2615$730_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2613$729_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NP0N_, Module name: \$_SDFFE_NP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2590$727_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2588$726_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NN1P_, Module name: \$_SDFFE_NN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2565$724_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2563$723_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NN1N_, Module name: \$_SDFFE_NN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2540$721_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2538$720_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NN0P_, Module name: \$_SDFFE_NN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2515$718_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2513$717_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFFE_NN0N_, Module name: \$_SDFFE_NN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2490$715_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2488$714_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_PP1_, Module name: \$_SDFF_PP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2463$712_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_PP0_, Module name: \$_SDFF_PP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2439$710_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_PN1_, Module name: \$_SDFF_PN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2415$708_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_PN0_, Module name: \$_SDFF_PN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2391$706_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_NP1_, Module name: \$_SDFF_NP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2367$704_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_NP0_, Module name: \$_SDFF_NP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2343$702_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_NN1_, Module name: \$_SDFF_NN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2319$700_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SDFF_NN0_, Module name: \$_SDFF_NN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2295$698_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PPPP_, Module name: \$_DFFSRE_PPPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2273$696_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2271$695_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2269$694_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PPPN_, Module name: \$_DFFSRE_PPPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2245$692_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2243$691_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2241$690_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PPNP_, Module name: \$_DFFSRE_PPNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2217$688_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2215$687_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2213$686_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PPNN_, Module name: \$_DFFSRE_PPNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2189$684_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2187$683_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2185$682_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PNPP_, Module name: \$_DFFSRE_PNPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2161$680_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2159$679_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2157$678_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PNPN_, Module name: \$_DFFSRE_PNPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2133$676_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2131$675_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2129$674_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PNNP_, Module name: \$_DFFSRE_PNNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2105$672_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2103$671_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2101$670_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_PNNN_, Module name: \$_DFFSRE_PNNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2077$668_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2075$667_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2073$666_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NPPP_, Module name: \$_DFFSRE_NPPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2049$664_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2047$663_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2045$662_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NPPN_, Module name: \$_DFFSRE_NPPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2021$660_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2019$659_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:2017$658_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NPNP_, Module name: \$_DFFSRE_NPNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1993$656_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1991$655_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1989$654_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NPNN_, Module name: \$_DFFSRE_NPNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1965$652_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1963$651_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1961$650_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NNPP_, Module name: \$_DFFSRE_NNPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1937$648_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1935$647_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1933$646_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NNPN_, Module name: \$_DFFSRE_NNPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1909$644_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1907$643_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1905$642_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NNNP_, Module name: \$_DFFSRE_NNNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1881$640_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1879$639_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1877$638_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSRE_NNNN_, Module name: \$_DFFSRE_NNNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \D   wire name \D,  width 1, id 5, offset 0, input port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1853$636_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1851$635_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1849$634_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_PPP_, Module name: \$_DFFSR_PPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1823$632_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1821$631_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_PPN_, Module name: \$_DFFSR_PPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1795$629_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1793$628_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_PNP_, Module name: \$_DFFSR_PNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1767$626_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1765$625_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_PNN_, Module name: \$_DFFSR_PNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1739$623_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1737$622_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_NPP_, Module name: \$_DFFSR_NPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1711$620_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1709$619_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_NPN_, Module name: \$_DFFSR_NPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1683$617_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1681$616_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_NNP_, Module name: \$_DFFSR_NNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1655$614_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1653$613_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFSR_NNN_, Module name: \$_DFFSR_NNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \S   wire name \S,  width 1, id 2, offset 0, input port
    wire id \C   wire name \C,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1627$611_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1625$610_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_ALDFFE_PPP_, Module name: \$_ALDFFE_PPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1601$608_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1599$607_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_PPN_, Module name: \$_ALDFFE_PPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1576$605_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1574$604_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_PNP_, Module name: \$_ALDFFE_PNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1551$602_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1549$601_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_PNN_, Module name: \$_ALDFFE_PNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1526$599_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1524$598_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_NPP_, Module name: \$_ALDFFE_NPP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1501$596_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1499$595_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_NPN_, Module name: \$_ALDFFE_NPN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1476$593_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1474$592_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_NNP_, Module name: \$_ALDFFE_NNP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1451$590_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1449$589_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFFE_NNN_, Module name: \$_ALDFFE_NNN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 6, offset 0, output port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1426$587_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1424$586_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFF_PP_, Module name: \$_ALDFF_PP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1399$584_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFF_PN_, Module name: \$_ALDFF_PN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1375$582_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFF_NP_, Module name: \$_ALDFF_NP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1351$580_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_ALDFF_NN_, Module name: \$_ALDFF_NN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \AD   wire name \AD,  width 1, id 4, offset 0, input port
    wire id \L   wire name \L,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1327$578_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \L  Width 1 

Module id: \$_DFFE_PP1P_, Module name: \$_DFFE_PP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1305$576_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1303$575_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PP1N_, Module name: \$_DFFE_PP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1280$573_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1278$572_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PP0P_, Module name: \$_DFFE_PP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1255$570_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1253$569_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PP0N_, Module name: \$_DFFE_PP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1230$567_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1228$566_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PN1P_, Module name: \$_DFFE_PN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1205$564_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1203$563_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PN1N_, Module name: \$_DFFE_PN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1180$561_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1178$560_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PN0P_, Module name: \$_DFFE_PN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1155$558_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1153$557_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PN0N_, Module name: \$_DFFE_PN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1130$555_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1128$554_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NP1P_, Module name: \$_DFFE_NP1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1105$552_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1103$551_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NP1N_, Module name: \$_DFFE_NP1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1080$549_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1078$548_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NP0P_, Module name: \$_DFFE_NP0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1055$546_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1053$545_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NP0N_, Module name: \$_DFFE_NP0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1030$543_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1028$542_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NN1P_, Module name: \$_DFFE_NN1P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1005$540_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:1003$539_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NN1N_, Module name: \$_DFFE_NN1N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:980$537_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:978$536_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NN0P_, Module name: \$_DFFE_NN0P_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:955$534_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:953$533_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_NN0N_, Module name: \$_DFFE_NN0N_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 5, offset 0, output port
    wire id \E   wire name \E,  width 1, id 4, offset 0, input port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:930$531_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \E  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:928$530_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_PP1_, Module name: \$_DFF_PP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:903$528_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_PP0_, Module name: \$_DFF_PP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:879$526_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_PN1_, Module name: \$_DFF_PN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:855$524_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_PN0_, Module name: \$_DFF_PN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:831$522_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_NP1_, Module name: \$_DFF_NP1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:807$520_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_NP0_, Module name: \$_DFF_NP0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:783$518_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_NN1_, Module name: \$_DFF_NN1_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:759$516_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFF_NN0_, Module name: \$_DFF_NN0_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \R   wire name \R,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:735$514_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_DFFE_PP_, Module name: \$_DFFE_PP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
Module id: \$_DFFE_PN_, Module name: \$_DFFE_PN_.
  Wires:
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511, type $logic_not
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:694$511_Y  Width 1 
      port \A: sigspec \E  Width 1 

Module id: \$_DFFE_NP_, Module name: \$_DFFE_NP_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
Module id: \$_DFFE_NN_, Module name: \$_DFFE_NN_.
  Wires:
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 4, offset 0, output port
    wire id \E   wire name \E,  width 1, id 3, offset 0, input port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508, type $logic_not
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:654$508_Y  Width 1 
      port \A: sigspec \E  Width 1 

Module id: \$_DFF_P_, Module name: \$_DFF_P_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
Module id: \$_DFF_N_, Module name: \$_DFF_N_.
  Wires:
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \C   wire name \C,  width 1, id 2, offset 0, input port
    wire id \D   wire name \D,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
Module id: \$_SR_PP_, Module name: \$_SR_PP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:575$504_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:573$503_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SR_PN_, Module name: \$_SR_PN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:551$501_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:549$500_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SR_NP_, Module name: \$_SR_NP_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:527$498_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:525$497_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_SR_NN_, Module name: \$_SR_NN_.
  Wires:
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y,  width 1, id 0, offset 0
    wire id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y   wire name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y,  width 1, id 0, offset 0
    wire id $0\Q[0:0]   wire name $0\Q[0:0],  width 1, id 0, offset 0
    wire id \Q   wire name \Q,  width 1, id 3, offset 0, output port
    wire id \R   wire name \R,  width 1, id 2, offset 0, input port
    wire id \S   wire name \S,  width 1, id 1, offset 0, input port
  Connections:
  Cells:
    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:503$495_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \S  Width 1 

    cell id $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494     cell name $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494, type $eq
      port \Y: sigspec $eq$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:501$494_Y  Width 1 
      port \B: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 32 
      port \A: sigspec \R  Width 1 

Module id: \$_TBUF_, Module name: \$_TBUF_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \E   wire name \E,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:476$492_Y  Width 1 
      port \S: sigspec \E  Width 1 
      port \B: sigspec \A  Width 1 
      port \A: sigspec PRINT A CONST, CURRENTLY NOT SOLVED, KEEP MONITORING.  Width 1 

Module id: \$_OAI4_, Module name: \$_OAI4_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$491_Y  Width 1 
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$490_Y  Width 1 
      port \B: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$489_Y  Width 1 
      port \B: sigspec \D  Width 1 
      port \A: sigspec \C  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:458$488_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_AOI4_, Module name: \$_AOI4_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 5, offset 0, output port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$487_Y  Width 1 
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$486_Y  Width 1 
      port \B: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$485_Y  Width 1 
      port \B: sigspec \D  Width 1 
      port \A: sigspec \C  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:426$484_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_OAI3_, Module name: \$_OAI3_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$483_Y  Width 1 
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$482_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:394$481_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_AOI3_, Module name: \$_AOI3_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$480_Y  Width 1 
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$479_Y  Width 1 
      port \B: sigspec \C  Width 1 
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:370$478_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_MUX16_, Module name: \$_MUX16_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 21, offset 0, output port
    wire id \V   wire name \V,  width 1, id 20, offset 0, input port
    wire id \U   wire name \U,  width 1, id 19, offset 0, input port
    wire id \T   wire name \T,  width 1, id 18, offset 0, input port
    wire id \S   wire name \S,  width 1, id 17, offset 0, input port
    wire id \P   wire name \P,  width 1, id 16, offset 0, input port
    wire id \O   wire name \O,  width 1, id 15, offset 0, input port
    wire id \N   wire name \N,  width 1, id 14, offset 0, input port
    wire id \M   wire name \M,  width 1, id 13, offset 0, input port
    wire id \L   wire name \L,  width 1, id 12, offset 0, input port
    wire id \K   wire name \K,  width 1, id 11, offset 0, input port
    wire id \J   wire name \J,  width 1, id 10, offset 0, input port
    wire id \I   wire name \I,  width 1, id 9, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$477_Y  Width 1 
      port \S: sigspec \V  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$476_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$475_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:346$474_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:345$473_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \D  Width 1 
      port \A: sigspec \C  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$472_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:344$471_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \F  Width 1 
      port \A: sigspec \E  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:343$470_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \H  Width 1 
      port \A: sigspec \G  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$469_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$468_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:342$467_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \J  Width 1 
      port \A: sigspec \I  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:341$466_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \L  Width 1 
      port \A: sigspec \K  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$465_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:340$464_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \N  Width 1 
      port \A: sigspec \M  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:339$463_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \P  Width 1 
      port \A: sigspec \O  Width 1 

Module id: \$_MUX8_, Module name: \$_MUX8_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 12, offset 0, output port
    wire id \U   wire name \U,  width 1, id 11, offset 0, input port
    wire id \T   wire name \T,  width 1, id 10, offset 0, input port
    wire id \S   wire name \S,  width 1, id 9, offset 0, input port
    wire id \H   wire name \H,  width 1, id 8, offset 0, input port
    wire id \G   wire name \G,  width 1, id 7, offset 0, input port
    wire id \F   wire name \F,  width 1, id 6, offset 0, input port
    wire id \E   wire name \E,  width 1, id 5, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$462_Y  Width 1 
      port \S: sigspec \U  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$461_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:307$460_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:306$459_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \D  Width 1 
      port \A: sigspec \C  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$458_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:305$457_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \F  Width 1 
      port \A: sigspec \E  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:304$456_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \H  Width 1 
      port \A: sigspec \G  Width 1 

Module id: \$_MUX4_, Module name: \$_MUX4_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y,  width 1, id 0, offset 0
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 7, offset 0, output port
    wire id \T   wire name \T,  width 1, id 6, offset 0, input port
    wire id \S   wire name \S,  width 1, id 5, offset 0, input port
    wire id \D   wire name \D,  width 1, id 4, offset 0, input port
    wire id \C   wire name \C,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$455_Y  Width 1 
      port \S: sigspec \T  Width 1 
      port \B: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 
      port \A: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:280$454_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:279$453_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \D  Width 1 
      port \A: sigspec \C  Width 1 

Module id: \$_NMUX_, Module name: \$_NMUX_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452_Y,  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y,  width 1, id 0, offset 0
    wire id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y   wire name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$452_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 
      port \A: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 

    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451, type $logic_not
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$451_Y  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450     cell name $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450, type $logic_not
      port \Y: sigspec $logic_not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:259$450_Y  Width 1 
      port \A: sigspec \B  Width 1 

Module id: \$_MUX_, Module name: \$_MUX_.
  Wires:
    wire id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449_Y   wire name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 4, offset 0, output port
    wire id \S   wire name \S,  width 1, id 3, offset 0, input port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449_Y  Width 1  Width 1 

  Cells:
    cell id $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449     cell name $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449, type $mux
      port \Y: sigspec $ternary$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:239$449_Y  Width 1 
      port \S: sigspec \S  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_ORNOT_, Module name: \$_ORNOT_.
  Wires:
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448_Y,  width 1, id 0, offset 0
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448_Y  Width 1  Width 1 

  Cells:
    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$448_Y  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:221$447_Y  Width 1 
      port \A: sigspec \B  Width 1 

Module id: \$_ANDNOT_, Module name: \$_ANDNOT_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446_Y,  width 1, id 0, offset 0
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446_Y  Width 1  Width 1 

  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$446_Y  Width 1 
      port \B: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 
      port \A: sigspec \A  Width 1 

    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:201$445_Y  Width 1 
      port \A: sigspec \B  Width 1 

Module id: \$_XNOR_, Module name: \$_XNOR_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444_Y,  width 1, id 0, offset 0
    wire id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y   wire name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$444_Y  Width 1 
      port \A: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 

    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443, type $xor
      port \Y: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:181$443_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_XOR_, Module name: \$_XOR_.
  Wires:
    wire id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442_Y   wire name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442_Y  Width 1  Width 1 

  Cells:
    cell id $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442     cell name $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442, type $xor
      port \Y: sigspec $xor$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:161$442_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_NOR_, Module name: \$_NOR_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441_Y,  width 1, id 0, offset 0
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$441_Y  Width 1 
      port \A: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 

    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:141$440_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_OR_, Module name: \$_OR_.
  Wires:
    wire id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439_Y   wire name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439_Y  Width 1  Width 1 

  Cells:
    cell id $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439     cell name $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439, type $or
      port \Y: sigspec $or$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:121$439_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_NAND_, Module name: \$_NAND_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438_Y,  width 1, id 0, offset 0
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$438_Y  Width 1 
      port \A: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 

    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:101$437_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_AND_, Module name: \$_AND_.
  Wires:
    wire id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436_Y   wire name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 3, offset 0, output port
    wire id \B   wire name \B,  width 1, id 2, offset 0, input port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436_Y  Width 1  Width 1 

  Cells:
    cell id $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436     cell name $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436, type $and
      port \Y: sigspec $and$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:81$436_Y  Width 1 
      port \B: sigspec \B  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_NOT_, Module name: \$_NOT_.
  Wires:
    wire id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435_Y   wire name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435_Y,  width 1, id 0, offset 0
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435_Y  Width 1  Width 1 

  Cells:
    cell id $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435     cell name $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435, type $not
      port \Y: sigspec $not$/home/xiaoyang/Desktop/research/my_repos/yosys_expr/share/simcells.v:61$435_Y  Width 1 
      port \A: sigspec \A  Width 1 

Module id: \$_BUF_, Module name: \$_BUF_.
  Wires:
    wire id \Y   wire name \Y,  width 1, id 2, offset 0, output port
    wire id \A   wire name \A,  width 1, id 1, offset 0, input port
  Connections:
    connect \Y  Width 1  Width 1  \A  Width 1  Width 1 

  Cells:

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 7a2bebf2ac, CPU: user 0.03s system 0.01s, MEM: 25.08 MB peak
Yosys 0.58+86 (git sha1 e1f0d564d, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 91% 3x read_verilog (0 sec), 8% 2x write_mv (0 sec)
