{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644728735348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644728735349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 13:05:35 2022 " "Processing started: Sun Feb 13 13:05:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644728735349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644728735349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644728735349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644728735834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sd_write.v(28) " "Verilog HDL Declaration information at sd_write.v(28): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_busy WR_BUSY sd_write.v(32) " "Verilog HDL Declaration information at sd_write.v(32): object \"wr_busy\" differs only in case from object \"WR_BUSY\" in the same scope" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sd_read.v(31) " "Verilog HDL Declaration information at sd_read.v(31): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sd_init.v(30) " "Verilog HDL Declaration information at sd_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl " "Found entity 1: sd_ctrl" {  } { { "../rtl/sd/sd_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/key_filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_disp H_DISP video_driver.v(37) " "Verilog HDL Declaration information at video_driver.v(37): object \"h_disp\" differs only in case from object \"H_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_disp V_DISP video_driver.v(39) " "Verilog HDL Declaration information at video_driver.v(39): object \"v_disp\" differs only in case from object \"V_DISP\" in the same scope" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_disply " "Found entity 1: lcd_disply" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "../rtl/hdmi/hdmi_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_transmitter_top " "Found entity 1: dvi_transmitter_top" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "../rtl/hdmi/dvi_encoder.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_encoder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_rst_syn " "Found entity 1: asyn_rst_syn" {  } { { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_size " "Found entity 1: picture_size" {  } { { "../rtl/ov5640/picture_size.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/picture_size.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_dri " "Found entity 1: ov5640_dri" {  } { { "../rtl/ov5640/ov5640_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV5640_capture_data " "Found entity 1: OV5640_capture_data" {  } { { "../rtl/ov5640/OV5640_capture_data.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/OV5640_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov5640_rgb565_cfg " "Found entity 1: i2c_ov5640_rgb565_cfg" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOTAL_H_PIXEL total_h_pixel dual_ov5640_hdmi.v(72) " "Verilog HDL Declaration information at dual_ov5640_hdmi.v(72): object \"TOTAL_H_PIXEL\" differs only in case from object \"total_h_pixel\" in the same scope" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TOTAL_V_PIXEL total_v_pixel dual_ov5640_hdmi.v(73) " "Verilog HDL Declaration information at dual_ov5640_hdmi.v(73): object \"TOTAL_V_PIXEL\" differs only in case from object \"total_v_pixel\" in the same scope" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1644728735992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /learndocument/fpga/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_ov5640_hdmi " "Found entity 1: dual_ov5640_hdmi" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728735999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728735999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sd_wr_fifo/sd_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sd_wr_fifo/sd_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_wr_fifo " "Found entity 1: sd_wr_fifo" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_ov5640_hdmi " "Elaborating entity \"dual_ov5640_hdmi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644728736390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_init_done dual_ov5640_hdmi.v(82) " "Verilog HDL or VHDL warning at dual_ov5640_hdmi.v(82): object \"sys_init_done\" assigned a value but never read" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644728736392 "|dual_ov5640_hdmi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_init_done0 dual_ov5640_hdmi.v(92) " "Verilog HDL warning at dual_ov5640_hdmi.v(92): object cam_init_done0 used but never assigned" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1644728736392 "|dual_ov5640_hdmi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cam_init_done1 dual_ov5640_hdmi.v(93) " "Verilog HDL warning at dual_ov5640_hdmi.v(93): object cam_init_done1 used but never assigned" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1644728736392 "|dual_ov5640_hdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_pll" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728736454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 10000 " "Parameter \"clk3_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736456 ""}  } { { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728736456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi_inst " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "pll_hdmi_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi.v" "altpll_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728736570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 71 " "Parameter \"clk0_multiply_by\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 71 " "Parameter \"clk1_multiply_by\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_hdmi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_hdmi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736571 ""}  } { { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728736571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_hdmi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_altpll " "Found entity 1: pll_hdmi_altpll" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_altpll pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated " "Elaborating entity \"pll_hdmi_altpll\" for hierarchy \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_cmos0_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_cmos0_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "key_filter_cmos0_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_dri ov5640_dri:u0_ov5640_dri " "Elaborating entity \"ov5640_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u0_ov5640_dri" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov5640_rgb565_cfg ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov5640_rgb565_cfg\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_ov5640_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_cfg" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr " "Elaborating entity \"i2c_dri\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_i2c_dr" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 27 to match size of target (9)" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644728736683 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV5640_capture_data ov5640_dri:u0_ov5640_dri\|OV5640_capture_data:u_cmos_capture_data " "Elaborating entity \"OV5640_capture_data\" for hierarchy \"ov5640_dri:u0_ov5640_dri\|OV5640_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov5640/ov5640_dri.v" "u_cmos_capture_data" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/ov5640_dri.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_sdram_top" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_valid_r2 sdram_fifo_ctrl.v(91) " "Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(91): object \"read_valid_r2\" assigned a value but never read" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644728736738 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0 " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo0" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736844 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728736844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ol1 " "Found entity 1: dcfifo_0ol1" {  } { { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated " "Elaborating entity \"dcfifo_0ol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728736945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728736945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g_gray2bin" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728736947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "rdptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ol1.tdf" "wrptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm31 " "Found entity 1: altsyncram_gm31" {  } { { "db/altsyncram_gm31.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_gm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gm31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram " "Elaborating entity \"altsyncram_gm31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|altsyncram_gm31:fifo_ram\"" {  } { { "db/dcfifo_0ol1.tdf" "fifo_ram" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_brp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_0ol1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe11 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_re9:dffpipe11\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe11" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_0ol1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ol1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo0\|dcfifo:dcfifo_component\|dcfifo_0ol1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ol1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1 " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo1" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737676 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728737676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jol1 " "Found entity 1: dcfifo_jol1" {  } { { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated " "Elaborating entity \"dcfifo_jol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f98 " "Found entity 1: alt_synch_pipe_f98" {  } { { "db/alt_synch_pipe_f98.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_f98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_f98:rs_dgwp\"" {  } { { "db/dcfifo_jol1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_jol1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728737849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728737849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe4 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo1\|dcfifo:dcfifo_component\|dcfifo_jol1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_se9:dffpipe4\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe4" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728737852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_top hdmi_top:u_hdmi_top " "Elaborating entity \"hdmi_top\" for hierarchy \"hdmi_top:u_hdmi_top\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "u_hdmi_top" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver hdmi_top:u_hdmi_top\|video_driver:u_video_driver " "Elaborating entity \"video_driver\" for hierarchy \"hdmi_top:u_hdmi_top\|video_driver:u_video_driver\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_video_driver" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_data video_driver.v(89) " "Verilog HDL or VHDL warning at video_driver.v(89): object \"pixel_data\" assigned a value but never read" {  } { { "../rtl/hdmi/video_driver.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/video_driver.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644728738065 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_disply hdmi_top:u_hdmi_top\|lcd_disply:u_lcd_disply " "Elaborating entity \"lcd_disply\" for hierarchy \"hdmi_top:u_hdmi_top\|lcd_disply:u_lcd_disply\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_lcd_disply" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char0 lcd_disply.v(44) " "Verilog HDL or VHDL warning at lcd_disply.v(44): object \"char0\" assigned a value but never read" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644728738113 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char1 lcd_disply.v(45) " "Verilog HDL or VHDL warning at lcd_disply.v(45): object \"char1\" assigned a value but never read" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1644728738113 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char2\[32\] 0 lcd_disply.v(46) " "Net \"char2\[32\]\" at lcd_disply.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1644728738113 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char3\[32\] 0 lcd_disply.v(47) " "Net \"char3\[32\]\" at lcd_disply.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdmi/lcd_disply.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/lcd_disply.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1644728738114 "|dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_transmitter_top hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"dvi_transmitter_top\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\"" {  } { { "../rtl/hdmi/hdmi_top.v" "u_rgb2dvi_0" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/hdmi_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_rst_syn hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn " "Elaborating entity \"asyn_rst_syn\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|asyn_rst_syn:reset_syn\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "reset_syn" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b " "Elaborating entity \"dvi_encoder\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|dvi_encoder:encoder_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "encoder_b" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "../rtl/hdmi/dvi_transmitter_top.v" "serializer_b" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/dvi_transmitter_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\"" {  } { { "../rtl/hdmi/serializer_10_to_1.v" "u_ddio_out_p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/serializer_10_to_1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738183 ""}  } { { "ipcore/ddio_out/ddio_out.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728738183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_top:u_hdmi_top\|dvi_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|ddio_out:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl sd_ctrl:sd_ctrl_inst " "Elaborating entity \"sd_ctrl\" for hierarchy \"sd_ctrl:sd_ctrl_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "sd_ctrl_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_ctrl:sd_ctrl_inst\|sd_init:sd_init_inst " "Elaborating entity \"sd_init\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_init:sd_init_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_init_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_ctrl:sd_ctrl_inst\|sd_write:sd_write_inst " "Elaborating entity \"sd_write\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_write:sd_write_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_write_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_ctrl:sd_ctrl_inst\|sd_read:sd_read_inst " "Elaborating entity \"sd_read\" for hierarchy \"sd_ctrl:sd_ctrl_inst\|sd_read:sd_read_inst\"" {  } { { "../rtl/sd/sd_ctrl.v" "sd_read_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_ctrl.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_wr_fifo sd_wr_fifo:sd_wr_fifo_inst " "Elaborating entity \"sd_wr_fifo\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\"" {  } { { "../rtl/dual_ov5640_hdmi.v" "sd_wr_fifo_inst" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "dcfifo_component" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738483 ""}  } { { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1644728738483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_93f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_93f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_93f1 " "Found entity 1: dcfifo_93f1" {  } { { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_93f1 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated " "Elaborating entity \"dcfifo_93f1\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_93f1.tdf" "rdptr_g_gray2bin" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4p6 " "Found entity 1: a_graycounter_4p6" {  } { { "db/a_graycounter_4p6.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_4p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4p6 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_4p6:rdptr_g1p " "Elaborating entity \"a_graycounter_4p6\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_4p6:rdptr_g1p\"" {  } { { "db/dcfifo_93f1.tdf" "rdptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_07c " "Found entity 1: a_graycounter_07c" {  } { { "db/a_graycounter_07c.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_07c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_07c sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_07c:wrptr_g1p " "Elaborating entity \"a_graycounter_07c\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|a_graycounter_07c:wrptr_g1p\"" {  } { { "db/dcfifo_93f1.tdf" "wrptr_g1p" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q211 " "Found entity 1: altsyncram_q211" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q211 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram " "Elaborating entity \"altsyncram_q211\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\"" {  } { { "db/dcfifo_93f1.tdf" "fifo_ram" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|dffpipe_a09:rs_brp " "Elaborating entity \"dffpipe_a09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|dffpipe_a09:rs_brp\"" {  } { { "db/dcfifo_93f1.tdf" "rs_brp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\"" {  } { { "db/dcfifo_93f1.tdf" "rs_dgwp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe13 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_c7d:rs_dgwp\|dffpipe_b09:dffpipe13\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe13" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\"" {  } { { "db/dcfifo_93f1.tdf" "ws_dgrp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728738945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728738945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|alt_synch_pipe_d7d:ws_dgrp\|dffpipe_c09:dffpipe16\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe16" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728738948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728739024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728739024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_93f1.tdf" "rdempty_eq_comp" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644728739026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u024 " "Found entity 1: altsyncram_u024" {  } { { "db/altsyncram_u024.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_u024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728741504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728741504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728741714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728741714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728741854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728741854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644728742721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644728742721 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728742884 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[1\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 72 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[2\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 104 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[3\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 136 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[4\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 168 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[5\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 200 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[6\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 232 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[7\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 264 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[8\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 296 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[9\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 328 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[10\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 360 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[11\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 392 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[12\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 424 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[13\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 456 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[14\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 488 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[15\] " "Synthesized away node \"sd_wr_fifo:sd_wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_93f1:auto_generated\|altsyncram_q211:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_q211.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/altsyncram_q211.tdf" 520 2 0 } } { "db/dcfifo_93f1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_93f1.tdf" 55 2 0 } } { "dcfifo.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/sd_wr_fifo/sd_wr_fifo.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/sd_wr_fifo/sd_wr_fifo.v" 74 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728745071 "|dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1644728745071 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1644728745071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1644728755124 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 27 -1 0 } } { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 30 -1 0 } } { "../rtl/sd/sd_init.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_init.v" 28 -1 0 } } { "../rtl/sd/sd_read.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_read.v" 34 -1 0 } } { "../rtl/sd/sd_write.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sd/sd_write.v" 31 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 60 2 0 } } { "db/dcfifo_jol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_jol1.tdf" 64 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 32 2 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 59 -1 0 } } { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 58 -1 0 } } { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 35 -1 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 46 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_777.tdf" 47 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 58 2 0 } } { "db/dcfifo_0ol1.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/dcfifo_0ol1.tdf" 62 2 0 } } { "../rtl/hdmi/asyn_rst_syn.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/hdmi/asyn_rst_syn.v" 31 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/a_graycounter_3lc.tdf" 47 2 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 106 -1 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1644728755322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1644728755323 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~1 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[22\]~1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~1 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[22\]~1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~5 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[23\]~5\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~5 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[23\]~5\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~9 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[9\]~9\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~9 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[9\]~9\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~13 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[10\]~13\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~13 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[10\]~13\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~17 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[11\]~17\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~17 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[11\]~17\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~21 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[12\]~21\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~21 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[12\]~21\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~25 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[13\]~25\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~25 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[13\]~25\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~29 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[14\]~29\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~29 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[14\]~29\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~33 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[15\]~33\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~33 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[15\]~33\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~37 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[16\]~37\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~37 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[16\]~37\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~41 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[17\]~41\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~41 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[17\]~41\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~45 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[18\]~45\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~45 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[18\]~45\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~49 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[19\]~49\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~49 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[19\]~49\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~53 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[20\]~53\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~53 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[20\]~53\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~57 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_wr_addr\[21\]~57\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\] sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~_emulated sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~57 " "Register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]\" is converted into an equivalent circuit using register \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~_emulated\" and latch \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_rd_addr\[21\]~57\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 370 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1644728755326 "|dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1644728755326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam0_pwdn GND " "Pin \"cam0_pwdn\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644728761637 "|dual_ov5640_hdmi|cam0_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam1_pwdn GND " "Pin \"cam1_pwdn\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644728761637 "|dual_ov5640_hdmi|cam1_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644728761637 "|dual_ov5640_hdmi|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644728761637 "|dual_ov5640_hdmi|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1644728761637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728762031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1644728775173 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout0\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout0\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 119 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdf_dout1\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "rdf_dout1\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[0\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[0\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[0\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[1\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[1\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[1\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[2\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[2\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[2\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[3\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[3\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[3\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[4\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[4\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[4\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[5\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[5\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[5\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[6\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[6\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[6\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[7\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[7\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[7\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[8\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[8\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[8\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[9\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[9\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[9\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[10\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[10\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[10\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[11\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[11\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[11\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[12\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[12\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[12\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[13\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[13\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[13\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[14\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[14\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[14\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din1\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din1\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[15\] " "Logic cell \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|sdram_din0\[15\]\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "sdram_din0\[15\]" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/sdram/sdram_fifo_ctrl.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775208 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1644728775208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1644728775403 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1644728775404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1644728775473 "|dual_ov5640_hdmi|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1644728775473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728775608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.map.smsg " "Generated suppressed messages file D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1644728776453 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 81 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1644728777369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644728777471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644728777471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5049 " "Implemented 5049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644728778378 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644728778378 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1644728778378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4844 " "Implemented 4844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644728778378 ""} { "Info" "ICUT_CUT_TM_RAMS" "105 " "Implemented 105 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1644728778378 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1644728778378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644728778378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644728778473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 13:06:18 2022 " "Processing ended: Sun Feb 13 13:06:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644728778473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644728778473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644728778473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644728778473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644728780265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644728780266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 13:06:19 2022 " "Processing started: Sun Feb 13 13:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644728780266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644728780266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644728780267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644728780406 ""}
{ "Info" "0" "" "Project  = dual_ov5640_hdmi" {  } {  } 0 0 "Project  = dual_ov5640_hdmi" 0 0 "Fitter" 0 0 1644728780408 ""}
{ "Info" "0" "" "Revision = dual_ov5640_hdmi" {  } {  } 0 0 "Revision = dual_ov5640_hdmi" 0 0 "Fitter" 0 0 1644728780408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1644728780655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dual_ov5640_hdmi EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"dual_ov5640_hdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644728780738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644728780789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644728780789 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780926 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1906 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780926 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1907 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780926 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1908 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780926 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644728780926 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 71 50 0 0 " "Implementing clock multiplication of 71, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780928 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 71 10 0 0 " "Implementing clock multiplication of 71, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1644728780928 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1644728780928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644728781244 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644728781616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644728781616 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644728781616 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644728781616 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644728781634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644728781638 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1644728781649 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 85 " "No exact pin location assignment(s) for 4 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd_clk " "Pin sd_clk not assigned to an exact location on the device" {  } { { "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" { sd_clk } } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 65 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644728782227 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd_cs_n " "Pin sd_cs_n not assigned to an exact location on the device" {  } { { "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" { sd_cs_n } } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 66 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644728782227 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd_mosi " "Pin sd_mosi not assigned to an exact location on the device" {  } { { "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" { sd_mosi } } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 68 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644728782227 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sd_miso " "Pin sd_miso not assigned to an exact location on the device" {  } { { "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/learndocument/fpga/quartus/quartus/bin64/pin_planner.ppl" { sd_miso } } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 64 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1644728782227 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1644728782227 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and the PLL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 71 " "The value of the parameter \"M\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 71" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 10919 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 10919" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1644728782251 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0} { 0 { 0 ""} 0 1905 9224 9983 0}  }  } } { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1644728782251 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1644728783274 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_93f1 " "Entity dcfifo_93f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728783281 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1644728783281 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC3.sdc " "Reading SDC File: '../doc/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1644728783320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644728783334 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644728783334 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644728783335 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783371 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1644728783371 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728783373 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1644728783373 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1644728783374 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam0_pclk " "  20.000    cam0_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    cam1_pclk " "  20.000    cam1_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1644728783375 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1644728783375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783566 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783566 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 92 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 23 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 11490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cam0_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node cam0_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 29 0 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cam0_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 11493 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783567 ""}  } { { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 8406 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 6649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644728783568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644728783568 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 1754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk  " "Automatically promoted node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644728783568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0 " "Destination node ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk~0" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 6650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644728783568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644728783568 ""}  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/learndocument/fpga/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 0 { 0 ""} 0 2811 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644728783568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644728784750 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644728784761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644728784762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644728784772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644728784785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644728784794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644728784795 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644728784803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644728785918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1644728785928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644728785928 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 1 3 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 1 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1644728785949 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1644728785949 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1644728785949 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 14 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 16 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 24 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 14 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 10 4 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 17 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1644728785950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1644728785950 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1644728785950 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] sd_clk~output " "PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll.v" 115 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 155 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 65 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1644728786010 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 23 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1644728786017 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/db/pll_hdmi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/learndocument/fpga/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/ipcore/pll_hdmi.v" 107 0 0 } } { "../rtl/dual_ov5640_hdmi.v" "" { Text "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/rtl/dual_ov5640_hdmi.v" 163 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1644728786017 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644728786096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644728787467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644728789062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644728789105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644728795085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644728795086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644728796435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1644728800241 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644728800241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644728801814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1644728801818 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1644728801818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644728801818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.77 " "Total time spent on timing analysis during the Fitter is 5.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1644728801979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644728802059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644728802731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644728802806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644728803735 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644728805089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg " "Generated suppressed messages file D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644728806285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5517 " "Peak virtual memory: 5517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644728807963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 13:06:47 2022 " "Processing ended: Sun Feb 13 13:06:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644728807963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644728807963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644728807963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644728807963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644728809253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644728809253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 13:06:49 2022 " "Processing started: Sun Feb 13 13:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644728809253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644728809253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644728809254 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644728810438 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644728810466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644728810881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 13:06:50 2022 " "Processing ended: Sun Feb 13 13:06:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644728810881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644728810881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644728810881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644728810881 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644728811501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644728812349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644728812350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 13:06:51 2022 " "Processing started: Sun Feb 13 13:06:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644728812350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644728812350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_sta dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644728812351 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1644728812480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1644728812833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644728812891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1644728812891 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1644728813469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ol1 " "Entity dcfifo_0ol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_93f1 " "Entity dcfifo_93f1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jol1 " "Entity dcfifo_jol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1644728813612 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1644728813612 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC3.sdc " "Reading SDC File: '../doc/SDC3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1644728813650 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728813665 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728813666 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728813666 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813803 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728813806 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644728813806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1644728813808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1644728813833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.547 " "Worst-case setup slack is 3.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.547         0.000 sys_clk  " "    3.547         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.953         0.000 cam1_pclk  " "   11.953         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.325         0.000 cam0_pclk  " "   12.325         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.360         0.000 altera_reserved_tck  " "   41.360         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728813903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.275 " "Worst-case hold slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 cam1_pclk  " "    0.275         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 cam0_pclk  " "    0.375         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 sys_clk  " "    0.401         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728813917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.828 " "Worst-case recovery slack is 15.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.828         0.000 cam0_pclk  " "   15.828         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.185         0.000 cam1_pclk  " "   16.185         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.090         0.000 sys_clk  " "   17.090         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.041         0.000 altera_reserved_tck  " "   48.041         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728813925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.376 " "Worst-case removal slack is 1.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.376         0.000 sys_clk  " "    1.376         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599         0.000 altera_reserved_tck  " "    1.599         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.118         0.000 cam1_pclk  " "    2.118         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 cam0_pclk  " "    2.666         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728813932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.618 " "Worst-case minimum pulse width slack is 9.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618         0.000 sys_clk  " "    9.618         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.641         0.000 cam1_pclk  " "    9.641         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663         0.000 cam0_pclk  " "    9.663         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.589         0.000 altera_reserved_tck  " "   49.589         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728813937 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.269 ns " "Worst Case Available Settling Time: 33.269 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728814306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1644728814317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1644728814370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1644728815461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728815910 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728815910 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728815910 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815923 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728815924 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644728815924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.705 " "Worst-case setup slack is 4.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705         0.000 sys_clk  " "    4.705         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.543         0.000 cam1_pclk  " "   12.543         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.796         0.000 cam0_pclk  " "   12.796         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.954         0.000 altera_reserved_tck  " "   41.954         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728815984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 cam1_pclk  " "    0.249         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 cam0_pclk  " "    0.352         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 sys_clk  " "    0.383         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728816004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.932 " "Worst-case recovery slack is 15.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.932         0.000 cam0_pclk  " "   15.932         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.370         0.000 cam1_pclk  " "   16.370         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.256         0.000 sys_clk  " "   17.256         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.272         0.000 altera_reserved_tck  " "   48.272         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728816016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.232 " "Worst-case removal slack is 1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232         0.000 sys_clk  " "    1.232         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441         0.000 altera_reserved_tck  " "    1.441         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.942         0.000 cam1_pclk  " "    1.942         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.537         0.000 cam0_pclk  " "    2.537         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728816028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.533 " "Worst-case minimum pulse width slack is 9.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.533         0.000 cam1_pclk  " "    9.533         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629         0.000 sys_clk  " "    9.629         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.671         0.000 cam0_pclk  " "    9.671         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486         0.000 altera_reserved_tck  " "   49.486         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728816037 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.693 ns " "Worst Case Available Settling Time: 33.693 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728816716 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1644728816734 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u0_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728817196 "|dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk " "Node: ov5640_dri:u1_ov5640_dri\|i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728817196 "|dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1644728817196 "|dual_ov5640_hdmi|sys_rst_n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_hdmi_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817210 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) sys_clk (Rise) setup and hold " "From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) sys_clk (Rise) setup and hold " "From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam0_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam0_pclk (Rise) cam0_pclk (Rise) setup and hold " "From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) cam1_pclk (Rise) setup and hold " "From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cam1_pclk (Rise) cam1_pclk (Rise) setup and hold " "From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1644728817211 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1644728817211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.796 " "Worst-case setup slack is 12.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.796         0.000 sys_clk  " "   12.796         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.225         0.000 cam1_pclk  " "   16.225         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.647         0.000 cam0_pclk  " "   16.647         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.094         0.000 altera_reserved_tck  " "   46.094         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728817245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112         0.000 cam1_pclk  " "    0.112         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117         0.000 cam0_pclk  " "    0.117         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 sys_clk  " "    0.136         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728817270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.287 " "Worst-case recovery slack is 18.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.287         0.000 cam0_pclk  " "   18.287         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.381         0.000 cam1_pclk  " "   18.381         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.663         0.000 sys_clk  " "   18.663         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.339         0.000 altera_reserved_tck  " "   49.339         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728817290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567         0.000 sys_clk  " "    0.567         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672         0.000 altera_reserved_tck  " "    0.672         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840         0.000 cam1_pclk  " "    0.840         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981         0.000 cam0_pclk  " "    0.981         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728817309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.327 " "Worst-case minimum pulse width slack is 9.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327         0.000 sys_clk  " "    9.327         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329         0.000 cam1_pclk  " "    9.329         0.000 cam1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372         0.000 cam0_pclk  " "    9.372         0.000 cam0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485         0.000 altera_reserved_tck  " "   49.485         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1644728817325 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.154 ns " "Worst Case Available Settling Time: 37.154 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1644728817900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644728818471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1644728818474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644728818845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 13:06:58 2022 " "Processing ended: Sun Feb 13 13:06:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644728818845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644728818845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644728818845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644728818845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644728820601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644728820602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 13:07:00 2022 " "Processing started: Sun Feb 13 13:07:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644728820602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644728820602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dual_ov5640_hdmi -c dual_ov5640_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644728820602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_8_1200mv_85c_slow.vo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_8_1200mv_85c_slow.vo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728822493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_8_1200mv_0c_slow.vo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_8_1200mv_0c_slow.vo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728823308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_min_1200mv_0c_fast.vo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_min_1200mv_0c_fast.vo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728824091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi.vo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi.vo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728824882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_8_1200mv_85c_v_slow.sdo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_8_1200mv_85c_v_slow.sdo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728825589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_8_1200mv_0c_v_slow.sdo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_8_1200mv_0c_v_slow.sdo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728826282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_min_1200mv_0c_v_fast.sdo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_min_1200mv_0c_v_fast.sdo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728826966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dual_ov5640_hdmi_v.sdo D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/ simulation " "Generated file dual_ov5640_hdmi_v.sdo in folder \"D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1644728827644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644728827889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 13:07:07 2022 " "Processing ended: Sun Feb 13 13:07:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644728827889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644728827889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644728827889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644728827889 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus II Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644728828553 ""}
