// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "08/22/2014 14:46:13"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	CLOCK_50,
	PCSrc_MEM,
	Branch_Dest_MEM,
	Write_Register_WB,
	Write_Data_WB,
	RegWrite_WB,
	RegWrite_EX,
	MemtoReg_EX,
	Branch_EX,
	MemRead_EX,
	MemWrite_EX,
	RegDst_EX,
	ALUOp_EX,
	ALUSrc_EX,
	PC_Plus_4_EX,
	Read_Data_1_EX,
	Read_Data_2_EX,
	Sign_Extend_Instruction_EX,
	Instruction_EX);
input 	CLOCK_50;
input 	PCSrc_MEM;
input 	[31:0] Branch_Dest_MEM;
input 	[4:0] Write_Register_WB;
input 	[31:0] Write_Data_WB;
input 	RegWrite_WB;
output 	RegWrite_EX;
output 	MemtoReg_EX;
output 	Branch_EX;
output 	MemRead_EX;
output 	MemWrite_EX;
output 	RegDst_EX;
output 	[1:0] ALUOp_EX;
output 	ALUSrc_EX;
output 	[31:0] PC_Plus_4_EX;
output 	[31:0] Read_Data_1_EX;
output 	[31:0] Read_Data_2_EX;
output 	[31:0] Sign_Extend_Instruction_EX;
output 	[31:0] Instruction_EX;

// Design Ports Information
// RegWrite_EX	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_EX	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_EX	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead_EX	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWrite_EX	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegDst_EX	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_EX[0]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_EX[1]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrc_EX	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[1]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[2]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[3]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[5]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[6]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[7]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[8]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[10]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[12]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[13]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[15]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[16]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[17]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[18]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[19]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[20]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[21]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[22]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[23]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[24]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[25]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[27]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[28]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[29]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[30]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_EX[31]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[2]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[3]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[4]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[6]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[8]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[9]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[10]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[11]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[12]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[13]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[14]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[15]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[16]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[17]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[18]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[19]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[20]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[21]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[22]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[23]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[24]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[25]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[26]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[27]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[29]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[30]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_EX[31]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[0]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[1]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[2]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[4]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[5]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[6]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[7]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[8]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[9]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[10]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[11]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[13]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[14]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[15]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[16]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[17]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[18]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[19]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[20]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[21]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[22]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[23]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[24]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[25]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[26]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[27]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[28]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[29]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[30]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_EX[31]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[0]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[3]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[4]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[5]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[7]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[8]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[9]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[10]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[11]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[12]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[13]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[14]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[15]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[16]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[17]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[18]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[19]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[20]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[21]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[22]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[23]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[24]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[25]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[26]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[27]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[28]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[29]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[30]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_EX[31]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[1]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[2]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[3]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[6]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[10]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[11]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[12]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[14]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[15]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[16]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[17]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[18]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[19]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[20]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[21]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[22]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[23]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[24]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[25]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[26]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[27]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[28]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[30]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_EX[31]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RegWrite_WB	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[4]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[0]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[2]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[3]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[2]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[3]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[4]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[7]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[8]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[9]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[10]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[11]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[12]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[13]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[15]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[16]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[17]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[19]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[20]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[21]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[22]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[23]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[24]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[25]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[26]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[27]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[28]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[29]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[30]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[31]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[0]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PCSrc_MEM	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[1]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[2]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[3]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[6]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[8]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[9]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[10]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[11]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[12]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[13]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[14]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[15]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[16]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[17]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[18]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[19]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[20]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[21]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[22]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[23]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[24]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[25]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[28]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[29]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[30]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[31]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS32_v_fast.sdo");
// synopsys translate_on

wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Equal0~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~18_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \IF_PC_Reg|PC_IF[0]~feeder_combout ;
wire \PCSrc_MEM~combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~1_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~3_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~5_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ;
wire \ID_Control|RegWrite_ID~2_combout ;
wire \ID_Control|RegWrite_ID~4_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|MemtoReg_EX~regout ;
wire \ID_Control|RegWrite_ID~3_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \ID_EX_Pipeline_Stage|Branch_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Branch_EX~regout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \ID_Control|Decoder0~3_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~regout ;
wire \ID_Control|Decoder0~4_combout ;
wire \ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout ;
wire \ID_EX_Pipeline_Stage|RegDst_EX~regout ;
wire \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ;
wire \ID_Control|ALUSrc_ID~1_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~7_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~8_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~9_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~11_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~12_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~13_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~14_combout ;
wire \IF_PC_Reg|PC_IF[16]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~17_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~21_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~25_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~27_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~29_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ;
wire \ID_Registers|always2~0_combout ;
wire \RegWrite_WB~combout ;
wire \ID_Registers|always2~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \~GND~combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \ID_Registers|Read_Data_1_ID[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~2_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \ID_Registers|Read_Data_1_ID[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Read_Data_1_ID[4]~4_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \ID_Registers|Read_Data_1_ID[5]~5_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Read_Data_1_ID[6]~6_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Read_Data_1_ID[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Read_Data_1_ID[9]~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Read_Data_1_ID[10]~10_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Read_Data_1_ID[11]~11_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~12_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Read_Data_1_ID[13]~13_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Read_Data_1_ID[14]~14_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~15_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Read_Data_1_ID[16]~16_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Read_Data_1_ID[17]~17_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \ID_Registers|Read_Data_1_ID[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ;
wire \ID_Registers|Read_Data_1_ID[19]~19_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Read_Data_1_ID[20]~20_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Read_Data_1_ID[21]~21_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~22_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Read_Data_1_ID[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~25_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~26_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ;
wire \ID_Registers|Read_Data_1_ID[27]~27_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~28_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Read_Data_1_ID[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~31_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \ID_Registers|Equal1~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Read_Data_2_ID[0]~0_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 ;
wire \ID_Registers|Read_Data_2_ID[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Read_Data_2_ID[2]~2_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~3_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Read_Data_2_ID[4]~4_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ;
wire \ID_Registers|Read_Data_2_ID[5]~5_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Read_Data_2_ID[6]~6_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Read_Data_2_ID[7]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Read_Data_2_ID[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Read_Data_2_ID[9]~9_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Read_Data_2_ID[10]~10_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Read_Data_2_ID[11]~11_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Read_Data_2_ID[12]~12_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Read_Data_2_ID[13]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~14_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Read_Data_2_ID[15]~15_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Read_Data_2_ID[16]~16_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~17_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \ID_Registers|Read_Data_2_ID[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~19_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Read_Data_2_ID[20]~20_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Read_Data_2_ID[21]~21_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Read_Data_2_ID[22]~22_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Read_Data_2_ID[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Read_Data_2_ID[25]~25_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Read_Data_2_ID[26]~26_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ;
wire \ID_Registers|Read_Data_2_ID[27]~27_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Read_Data_2_ID[28]~28_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Read_Data_2_ID[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Read_Data_2_ID[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Read_Data_2_ID[31]~31_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|PC_Plus_4_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [31:0] \Branch_Dest_MEM~combout ;
wire [31:0] \Write_Data_WB~combout ;
wire [4:0] \Write_Register_WB~combout ;

wire [17:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [17:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [17:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [13:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [13];

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [13];

assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];

// Location: M4K_X26_Y3
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [10],\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],
\Write_Data_WB~combout [6],\Write_Data_WB~combout [5],\Write_Data_WB~combout [4],\Write_Data_WB~combout [3],\Write_Data_WB~combout [2],\Write_Data_WB~combout [1],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C40030000A400280009C00260009400240008C00220008400200006400180005C00160005400140004C00120004400100002400080001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & !\IF_ID_Pipeline_Stage|Instruction_ID [21])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X1_Y14_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~18_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [20])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [20]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[4]));
// synopsys translate_off
defparam \Branch_Dest_MEM[4]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[4]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[4]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[4]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[20]));
// synopsys translate_off
defparam \Branch_Dest_MEM[20]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[20]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[20]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[20]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[21]));
// synopsys translate_off
defparam \Branch_Dest_MEM[21]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[21]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[21]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[21]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[0]));
// synopsys translate_off
defparam \Branch_Dest_MEM[0]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[0]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[0]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[0]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N18
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[0]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[0]~feeder_combout  = \Branch_Dest_MEM~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [0]),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PCSrc_MEM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PCSrc_MEM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "input";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y15_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCSrc_MEM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[1]));
// synopsys translate_off
defparam \Branch_Dest_MEM[1]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[1]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[1]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[1]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y15_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Branch_Dest_MEM~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PCSrc_MEM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [1]));

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[2]));
// synopsys translate_off
defparam \Branch_Dest_MEM[2]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[2]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[2]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[2]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~0_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [2])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [2]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[3]));
// synopsys translate_off
defparam \Branch_Dest_MEM[3]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[3]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[3]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[3]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~1_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [3])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [3]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCCOMB_X2_Y15_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~2_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [4])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout )))

	.dataa(\Branch_Dest_MEM~combout [4]),
	.datab(vcc),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[5]));
// synopsys translate_off
defparam \Branch_Dest_MEM[5]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[5]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[5]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[5]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~3_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [5])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [5]),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[6]));
// synopsys translate_off
defparam \Branch_Dest_MEM[6]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[6]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[6]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[6]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~4_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [6])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [6]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[7]));
// synopsys translate_off
defparam \Branch_Dest_MEM[7]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[7]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[7]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[7]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~5_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [7])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [7]),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: M4K_X26_Y4
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\IF_PC_Reg|PC_IF [1],\IF_PC_Reg|PC_IF [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480000000000000002B314000000000000023088000000000000000088000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [30]));

// Location: LCFF_X27_Y4_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [28]));

// Location: LCCOMB_X27_Y4_N22
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [27]));

// Location: LCCOMB_X27_Y4_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [26]));

// Location: LCCOMB_X42_Y4_N0
cycloneii_lcell_comb \ID_Control|RegWrite_ID~2 (
// Equation(s):
// \ID_Control|RegWrite_ID~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [28]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [31] & ((!\IF_ID_Pipeline_Stage|Instruction_ID [26]) # (!\IF_ID_Pipeline_Stage|Instruction_ID [27]))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & ((\IF_ID_Pipeline_Stage|Instruction_ID [27]) # (\IF_ID_Pipeline_Stage|Instruction_ID [26]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~2 .lut_mask = 16'hDFFE;
defparam \ID_Control|RegWrite_ID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N20
cycloneii_lcell_comb \ID_Control|RegWrite_ID~4 (
// Equation(s):
// \ID_Control|RegWrite_ID~4_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & !\ID_Control|RegWrite_ID~2_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datad(\ID_Control|RegWrite_ID~2_combout ),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~4 .lut_mask = 16'h0005;
defparam \ID_Control|RegWrite_ID~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|RegWrite_ID~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCCOMB_X42_Y4_N24
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & (!\IF_ID_Pipeline_Stage|Instruction_ID [28] & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & \IF_ID_Pipeline_Stage|Instruction_ID [26])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h1000;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [29]));

// Location: LCCOMB_X42_Y4_N18
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [31] & (\ID_Control|ALUSrc_ID~0_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [29]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(vcc),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h00A0;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|MemtoReg_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout  = \ID_Control|Decoder0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemtoReg_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|MemtoReg_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemtoReg_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|MemtoReg_EX~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemtoReg_EX~regout ));

// Location: LCCOMB_X42_Y4_N2
cycloneii_lcell_comb \ID_Control|RegWrite_ID~3 (
// Equation(s):
// \ID_Control|RegWrite_ID~3_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & !\IF_ID_Pipeline_Stage|Instruction_ID [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~3 .lut_mask = 16'h000F;
defparam \ID_Control|RegWrite_ID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N28
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & \ID_Control|RegWrite_ID~3_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\ID_Control|RegWrite_ID~3_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0100;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y4_N6
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [28] & \ID_Control|Decoder0~1_combout )

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'hCC00;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N6
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Branch_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Branch_EX~feeder_combout  = \ID_Control|Decoder0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Branch_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Branch_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Branch_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Branch_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Branch_EX~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Branch_EX~regout ));

// Location: LCCOMB_X46_Y4_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|MemRead_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout  = \ID_Control|Decoder0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|MemRead_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|MemRead_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCCOMB_X42_Y4_N10
cycloneii_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [31] & (\ID_Control|ALUSrc_ID~0_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [29]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(vcc),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'hA000;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemWrite_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ));

// Location: LCCOMB_X42_Y4_N16
cycloneii_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [28] & \ID_Control|Decoder0~1_combout )

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'h3300;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y4_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|RegDst_EX~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout  = \ID_Control|Decoder0~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|RegDst_EX~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|RegDst_EX~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegDst_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|RegDst_EX~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegDst_EX~regout ));

// Location: LCCOMB_X46_Y4_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout  = \ID_Control|Decoder0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCCOMB_X46_Y4_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout  = \ID_Control|Decoder0~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y4_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X42_Y4_N12
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~1 (
// Equation(s):
// \ID_Control|ALUSrc_ID~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [31] & \ID_Control|ALUSrc_ID~0_combout )

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datab(vcc),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~1 .lut_mask = 16'hA0A0;
defparam \ID_Control|ALUSrc_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|ALUSrc_ID~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCCOMB_X3_Y15_N26
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout  = \IF_PC_Reg|PC_IF [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCCOMB_X3_Y15_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]));

// Location: LCCOMB_X1_Y29_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout  = \IF_PC_Reg|PC_IF [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [1]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [1]));

// Location: LCCOMB_X1_Y29_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [1]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [1]));

// Location: LCFF_X1_Y15_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X1_Y15_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]));

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[3]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]));

// Location: LCFF_X2_Y15_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X1_Y15_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]));

// Location: LCCOMB_X3_Y15_N20
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCFF_X3_Y15_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]));

// Location: LCFF_X2_Y15_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCFF_X1_Y15_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]));

// Location: LCFF_X2_Y15_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X1_Y15_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[8]));
// synopsys translate_off
defparam \Branch_Dest_MEM[8]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[8]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[8]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[8]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~6_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [8]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [8]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .lut_mask = 16'hEE44;
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X2_Y15_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y15_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCFF_X1_Y15_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]));

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[9]));
// synopsys translate_off
defparam \Branch_Dest_MEM[9]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[9]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[9]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[9]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~7_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [9]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [9]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .lut_mask = 16'hEE44;
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCCOMB_X2_Y15_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[10]));
// synopsys translate_off
defparam \Branch_Dest_MEM[10]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[10]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[10]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[10]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~8_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [10])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [10]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCCOMB_X2_Y15_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCCOMB_X3_Y15_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[11]));
// synopsys translate_off
defparam \Branch_Dest_MEM[11]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[11]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[11]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[11]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~9_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [11]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [11]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .lut_mask = 16'hEE44;
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X2_Y15_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y15_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCCOMB_X1_Y15_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]));

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[12]));
// synopsys translate_off
defparam \Branch_Dest_MEM[12]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[12]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[12]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[12]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~10_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [12]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.datab(\Branch_Dest_MEM~combout [12]),
	.datac(vcc),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .lut_mask = 16'hCCAA;
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCCOMB_X2_Y15_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y15_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCFF_X1_Y14_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[13]));
// synopsys translate_off
defparam \Branch_Dest_MEM[13]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[13]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[13]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[13]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~11_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [13]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.datad(\Branch_Dest_MEM~combout [13]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X2_Y15_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y15_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y15_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]));

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[14]));
// synopsys translate_off
defparam \Branch_Dest_MEM[14]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[14]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[14]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[14]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~12_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [14]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datab(\Branch_Dest_MEM~combout [14]),
	.datac(vcc),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .lut_mask = 16'hCCAA;
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y15_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X2_Y15_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y15_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCCOMB_X3_Y15_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]));

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[15]));
// synopsys translate_off
defparam \Branch_Dest_MEM[15]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[15]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[15]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[15]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~13_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [15])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [15]),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCCOMB_X2_Y15_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y15_N0
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[15]~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCCOMB_X3_Y15_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y15_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]));

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[16]));
// synopsys translate_off
defparam \Branch_Dest_MEM[16]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[16]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[16]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[16]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~14_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [16])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [16]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N30
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[16]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[16]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[16]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[16]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X2_Y15_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y15_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCFF_X1_Y15_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]));

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[17]));
// synopsys translate_off
defparam \Branch_Dest_MEM[17]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[17]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[17]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[17]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~15_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [17]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [17]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .lut_mask = 16'hEE44;
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X2_Y14_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCFF_X1_Y14_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]));

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[18]));
// synopsys translate_off
defparam \Branch_Dest_MEM[18]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[18]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[18]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[18]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~16_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [18])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [18]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCCOMB_X2_Y14_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y14_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCFF_X1_Y14_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[19]));
// synopsys translate_off
defparam \Branch_Dest_MEM[19]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[19]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[19]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[19]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~17_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [19]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datad(\Branch_Dest_MEM~combout [19]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCCOMB_X2_Y14_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y14_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCCOMB_X3_Y14_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]));

// Location: LCCOMB_X2_Y14_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(\IF_PC_Reg|PC_IF [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y14_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]));

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~19_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [21])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout )))

	.dataa(\Branch_Dest_MEM~combout [21]),
	.datab(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datac(vcc),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .lut_mask = 16'hAACC;
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X2_Y14_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y14_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]));

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[22]));
// synopsys translate_off
defparam \Branch_Dest_MEM[22]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[22]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[22]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[22]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~20_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [22])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [22]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X2_Y14_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N4
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[22]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCFF_X3_Y14_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]));

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[23]));
// synopsys translate_off
defparam \Branch_Dest_MEM[23]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[23]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[23]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[23]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~21_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [23])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [23]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X2_Y14_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCFF_X1_Y14_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]));

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[24]));
// synopsys translate_off
defparam \Branch_Dest_MEM[24]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[24]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[24]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[24]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~22_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [24]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [24]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .lut_mask = 16'hEE44;
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCCOMB_X2_Y14_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y14_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCFF_X1_Y14_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]));

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[25]));
// synopsys translate_off
defparam \Branch_Dest_MEM[25]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[25]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[25]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[25]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~23_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [25]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datab(\Branch_Dest_MEM~combout [25]),
	.datac(vcc),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .lut_mask = 16'hCCAA;
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCCOMB_X2_Y14_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCFF_X2_Y14_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]));

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[26]));
// synopsys translate_off
defparam \Branch_Dest_MEM[26]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[26]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[26]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[26]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~24_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [26])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [26]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X2_Y14_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCFF_X1_Y14_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]));

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[27]));
// synopsys translate_off
defparam \Branch_Dest_MEM[27]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[27]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[27]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[27]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~25_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [27]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.datad(\Branch_Dest_MEM~combout [27]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X2_Y14_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X3_Y14_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCCOMB_X3_Y14_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]));

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[28]));
// synopsys translate_off
defparam \Branch_Dest_MEM[28]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[28]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[28]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[28]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~26_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [28])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [28]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X2_Y14_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N24
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[28]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCFF_X3_Y14_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]));

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[29]));
// synopsys translate_off
defparam \Branch_Dest_MEM[29]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[29]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[29]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[29]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~27_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [29])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [29]),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .lut_mask = 16'hDD88;
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y14_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X2_Y14_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCFF_X1_Y14_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]));

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[30]));
// synopsys translate_off
defparam \Branch_Dest_MEM[30]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[30]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[30]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[30]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~28_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [30])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [30]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X2_Y14_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y14_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X3_Y14_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y14_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]));

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[31]));
// synopsys translate_off
defparam \Branch_Dest_MEM[31]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[31]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[31]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[31]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~29_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [31])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [31]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X2_Y14_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y14_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCFF_X1_Y14_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]));

// Location: LCCOMB_X27_Y4_N20
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [25]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[4]));
// synopsys translate_off
defparam \Write_Register_WB[4]~I .input_async_reset = "none";
defparam \Write_Register_WB[4]~I .input_power_up = "low";
defparam \Write_Register_WB[4]~I .input_register_mode = "none";
defparam \Write_Register_WB[4]~I .input_sync_reset = "none";
defparam \Write_Register_WB[4]~I .oe_async_reset = "none";
defparam \Write_Register_WB[4]~I .oe_power_up = "low";
defparam \Write_Register_WB[4]~I .oe_register_mode = "none";
defparam \Write_Register_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[4]~I .operation_mode = "input";
defparam \Write_Register_WB[4]~I .output_async_reset = "none";
defparam \Write_Register_WB[4]~I .output_power_up = "low";
defparam \Write_Register_WB[4]~I .output_register_mode = "none";
defparam \Write_Register_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[0]));
// synopsys translate_off
defparam \Write_Register_WB[0]~I .input_async_reset = "none";
defparam \Write_Register_WB[0]~I .input_power_up = "low";
defparam \Write_Register_WB[0]~I .input_register_mode = "none";
defparam \Write_Register_WB[0]~I .input_sync_reset = "none";
defparam \Write_Register_WB[0]~I .oe_async_reset = "none";
defparam \Write_Register_WB[0]~I .oe_power_up = "low";
defparam \Write_Register_WB[0]~I .oe_register_mode = "none";
defparam \Write_Register_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[0]~I .operation_mode = "input";
defparam \Write_Register_WB[0]~I .output_async_reset = "none";
defparam \Write_Register_WB[0]~I .output_power_up = "low";
defparam \Write_Register_WB[0]~I .output_register_mode = "none";
defparam \Write_Register_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[3]));
// synopsys translate_off
defparam \Write_Register_WB[3]~I .input_async_reset = "none";
defparam \Write_Register_WB[3]~I .input_power_up = "low";
defparam \Write_Register_WB[3]~I .input_register_mode = "none";
defparam \Write_Register_WB[3]~I .input_sync_reset = "none";
defparam \Write_Register_WB[3]~I .oe_async_reset = "none";
defparam \Write_Register_WB[3]~I .oe_power_up = "low";
defparam \Write_Register_WB[3]~I .oe_register_mode = "none";
defparam \Write_Register_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[3]~I .operation_mode = "input";
defparam \Write_Register_WB[3]~I .output_async_reset = "none";
defparam \Write_Register_WB[3]~I .output_power_up = "low";
defparam \Write_Register_WB[3]~I .output_register_mode = "none";
defparam \Write_Register_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[2]));
// synopsys translate_off
defparam \Write_Register_WB[2]~I .input_async_reset = "none";
defparam \Write_Register_WB[2]~I .input_power_up = "low";
defparam \Write_Register_WB[2]~I .input_register_mode = "none";
defparam \Write_Register_WB[2]~I .input_sync_reset = "none";
defparam \Write_Register_WB[2]~I .oe_async_reset = "none";
defparam \Write_Register_WB[2]~I .oe_power_up = "low";
defparam \Write_Register_WB[2]~I .oe_register_mode = "none";
defparam \Write_Register_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[2]~I .operation_mode = "input";
defparam \Write_Register_WB[2]~I .output_async_reset = "none";
defparam \Write_Register_WB[2]~I .output_power_up = "low";
defparam \Write_Register_WB[2]~I .output_register_mode = "none";
defparam \Write_Register_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y2_N24
cycloneii_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\Write_Register_WB~combout [1]) # ((\Write_Register_WB~combout [0]) # ((\Write_Register_WB~combout [3]) # (\Write_Register_WB~combout [2])))

	.dataa(\Write_Register_WB~combout [1]),
	.datab(\Write_Register_WB~combout [0]),
	.datac(\Write_Register_WB~combout [3]),
	.datad(\Write_Register_WB~combout [2]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hFFFE;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RegWrite_WB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RegWrite_WB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_WB));
// synopsys translate_off
defparam \RegWrite_WB~I .input_async_reset = "none";
defparam \RegWrite_WB~I .input_power_up = "low";
defparam \RegWrite_WB~I .input_register_mode = "none";
defparam \RegWrite_WB~I .input_sync_reset = "none";
defparam \RegWrite_WB~I .oe_async_reset = "none";
defparam \RegWrite_WB~I .oe_power_up = "low";
defparam \RegWrite_WB~I .oe_register_mode = "none";
defparam \RegWrite_WB~I .oe_sync_reset = "none";
defparam \RegWrite_WB~I .operation_mode = "input";
defparam \RegWrite_WB~I .output_async_reset = "none";
defparam \RegWrite_WB~I .output_power_up = "low";
defparam \RegWrite_WB~I .output_register_mode = "none";
defparam \RegWrite_WB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y2_N2
cycloneii_lcell_comb \ID_Registers|always2~1 (
// Equation(s):
// \ID_Registers|always2~1_combout  = (\RegWrite_WB~combout  & ((\Write_Register_WB~combout [4]) # (\ID_Registers|always2~0_combout )))

	.dataa(vcc),
	.datab(\Write_Register_WB~combout [4]),
	.datac(\ID_Registers|always2~0_combout ),
	.datad(\RegWrite_WB~combout ),
	.cin(gnd),
	.combout(\ID_Registers|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~1 .lut_mask = 16'hFC00;
defparam \ID_Registers|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y2_N12
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[0]));
// synopsys translate_off
defparam \Write_Data_WB[0]~I .input_async_reset = "none";
defparam \Write_Data_WB[0]~I .input_power_up = "low";
defparam \Write_Data_WB[0]~I .input_register_mode = "none";
defparam \Write_Data_WB[0]~I .input_sync_reset = "none";
defparam \Write_Data_WB[0]~I .oe_async_reset = "none";
defparam \Write_Data_WB[0]~I .oe_power_up = "low";
defparam \Write_Data_WB[0]~I .oe_register_mode = "none";
defparam \Write_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[0]~I .operation_mode = "input";
defparam \Write_Data_WB[0]~I .output_async_reset = "none";
defparam \Write_Data_WB[0]~I .output_power_up = "low";
defparam \Write_Data_WB[0]~I .output_register_mode = "none";
defparam \Write_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[1]));
// synopsys translate_off
defparam \Write_Register_WB[1]~I .input_async_reset = "none";
defparam \Write_Register_WB[1]~I .input_power_up = "low";
defparam \Write_Register_WB[1]~I .input_register_mode = "none";
defparam \Write_Register_WB[1]~I .input_sync_reset = "none";
defparam \Write_Register_WB[1]~I .oe_async_reset = "none";
defparam \Write_Register_WB[1]~I .oe_power_up = "low";
defparam \Write_Register_WB[1]~I .oe_register_mode = "none";
defparam \Write_Register_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[1]~I .operation_mode = "input";
defparam \Write_Register_WB[1]~I .output_async_reset = "none";
defparam \Write_Register_WB[1]~I .output_power_up = "low";
defparam \Write_Register_WB[1]~I .output_register_mode = "none";
defparam \Write_Register_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[1]));
// synopsys translate_off
defparam \Write_Data_WB[1]~I .input_async_reset = "none";
defparam \Write_Data_WB[1]~I .input_power_up = "low";
defparam \Write_Data_WB[1]~I .input_register_mode = "none";
defparam \Write_Data_WB[1]~I .input_sync_reset = "none";
defparam \Write_Data_WB[1]~I .oe_async_reset = "none";
defparam \Write_Data_WB[1]~I .oe_power_up = "low";
defparam \Write_Data_WB[1]~I .oe_register_mode = "none";
defparam \Write_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[1]~I .operation_mode = "input";
defparam \Write_Data_WB[1]~I .output_async_reset = "none";
defparam \Write_Data_WB[1]~I .output_power_up = "low";
defparam \Write_Data_WB[1]~I .output_register_mode = "none";
defparam \Write_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[2]));
// synopsys translate_off
defparam \Write_Data_WB[2]~I .input_async_reset = "none";
defparam \Write_Data_WB[2]~I .input_power_up = "low";
defparam \Write_Data_WB[2]~I .input_register_mode = "none";
defparam \Write_Data_WB[2]~I .input_sync_reset = "none";
defparam \Write_Data_WB[2]~I .oe_async_reset = "none";
defparam \Write_Data_WB[2]~I .oe_power_up = "low";
defparam \Write_Data_WB[2]~I .oe_register_mode = "none";
defparam \Write_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[2]~I .operation_mode = "input";
defparam \Write_Data_WB[2]~I .output_async_reset = "none";
defparam \Write_Data_WB[2]~I .output_power_up = "low";
defparam \Write_Data_WB[2]~I .output_register_mode = "none";
defparam \Write_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[3]));
// synopsys translate_off
defparam \Write_Data_WB[3]~I .input_async_reset = "none";
defparam \Write_Data_WB[3]~I .input_power_up = "low";
defparam \Write_Data_WB[3]~I .input_register_mode = "none";
defparam \Write_Data_WB[3]~I .input_sync_reset = "none";
defparam \Write_Data_WB[3]~I .oe_async_reset = "none";
defparam \Write_Data_WB[3]~I .oe_power_up = "low";
defparam \Write_Data_WB[3]~I .oe_register_mode = "none";
defparam \Write_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[3]~I .operation_mode = "input";
defparam \Write_Data_WB[3]~I .output_async_reset = "none";
defparam \Write_Data_WB[3]~I .output_power_up = "low";
defparam \Write_Data_WB[3]~I .output_register_mode = "none";
defparam \Write_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[4]));
// synopsys translate_off
defparam \Write_Data_WB[4]~I .input_async_reset = "none";
defparam \Write_Data_WB[4]~I .input_power_up = "low";
defparam \Write_Data_WB[4]~I .input_register_mode = "none";
defparam \Write_Data_WB[4]~I .input_sync_reset = "none";
defparam \Write_Data_WB[4]~I .oe_async_reset = "none";
defparam \Write_Data_WB[4]~I .oe_power_up = "low";
defparam \Write_Data_WB[4]~I .oe_register_mode = "none";
defparam \Write_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[4]~I .operation_mode = "input";
defparam \Write_Data_WB[4]~I .output_async_reset = "none";
defparam \Write_Data_WB[4]~I .output_power_up = "low";
defparam \Write_Data_WB[4]~I .output_register_mode = "none";
defparam \Write_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[5]));
// synopsys translate_off
defparam \Write_Data_WB[5]~I .input_async_reset = "none";
defparam \Write_Data_WB[5]~I .input_power_up = "low";
defparam \Write_Data_WB[5]~I .input_register_mode = "none";
defparam \Write_Data_WB[5]~I .input_sync_reset = "none";
defparam \Write_Data_WB[5]~I .oe_async_reset = "none";
defparam \Write_Data_WB[5]~I .oe_power_up = "low";
defparam \Write_Data_WB[5]~I .oe_register_mode = "none";
defparam \Write_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[5]~I .operation_mode = "input";
defparam \Write_Data_WB[5]~I .output_async_reset = "none";
defparam \Write_Data_WB[5]~I .output_power_up = "low";
defparam \Write_Data_WB[5]~I .output_register_mode = "none";
defparam \Write_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[6]));
// synopsys translate_off
defparam \Write_Data_WB[6]~I .input_async_reset = "none";
defparam \Write_Data_WB[6]~I .input_power_up = "low";
defparam \Write_Data_WB[6]~I .input_register_mode = "none";
defparam \Write_Data_WB[6]~I .input_sync_reset = "none";
defparam \Write_Data_WB[6]~I .oe_async_reset = "none";
defparam \Write_Data_WB[6]~I .oe_power_up = "low";
defparam \Write_Data_WB[6]~I .oe_register_mode = "none";
defparam \Write_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[6]~I .operation_mode = "input";
defparam \Write_Data_WB[6]~I .output_async_reset = "none";
defparam \Write_Data_WB[6]~I .output_power_up = "low";
defparam \Write_Data_WB[6]~I .output_register_mode = "none";
defparam \Write_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[7]));
// synopsys translate_off
defparam \Write_Data_WB[7]~I .input_async_reset = "none";
defparam \Write_Data_WB[7]~I .input_power_up = "low";
defparam \Write_Data_WB[7]~I .input_register_mode = "none";
defparam \Write_Data_WB[7]~I .input_sync_reset = "none";
defparam \Write_Data_WB[7]~I .oe_async_reset = "none";
defparam \Write_Data_WB[7]~I .oe_power_up = "low";
defparam \Write_Data_WB[7]~I .oe_register_mode = "none";
defparam \Write_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[7]~I .operation_mode = "input";
defparam \Write_Data_WB[7]~I .output_async_reset = "none";
defparam \Write_Data_WB[7]~I .output_power_up = "low";
defparam \Write_Data_WB[7]~I .output_register_mode = "none";
defparam \Write_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[8]));
// synopsys translate_off
defparam \Write_Data_WB[8]~I .input_async_reset = "none";
defparam \Write_Data_WB[8]~I .input_power_up = "low";
defparam \Write_Data_WB[8]~I .input_register_mode = "none";
defparam \Write_Data_WB[8]~I .input_sync_reset = "none";
defparam \Write_Data_WB[8]~I .oe_async_reset = "none";
defparam \Write_Data_WB[8]~I .oe_power_up = "low";
defparam \Write_Data_WB[8]~I .oe_register_mode = "none";
defparam \Write_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[8]~I .operation_mode = "input";
defparam \Write_Data_WB[8]~I .output_async_reset = "none";
defparam \Write_Data_WB[8]~I .output_power_up = "low";
defparam \Write_Data_WB[8]~I .output_register_mode = "none";
defparam \Write_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[9]));
// synopsys translate_off
defparam \Write_Data_WB[9]~I .input_async_reset = "none";
defparam \Write_Data_WB[9]~I .input_power_up = "low";
defparam \Write_Data_WB[9]~I .input_register_mode = "none";
defparam \Write_Data_WB[9]~I .input_sync_reset = "none";
defparam \Write_Data_WB[9]~I .oe_async_reset = "none";
defparam \Write_Data_WB[9]~I .oe_power_up = "low";
defparam \Write_Data_WB[9]~I .oe_register_mode = "none";
defparam \Write_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[9]~I .operation_mode = "input";
defparam \Write_Data_WB[9]~I .output_async_reset = "none";
defparam \Write_Data_WB[9]~I .output_power_up = "low";
defparam \Write_Data_WB[9]~I .output_register_mode = "none";
defparam \Write_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[10]));
// synopsys translate_off
defparam \Write_Data_WB[10]~I .input_async_reset = "none";
defparam \Write_Data_WB[10]~I .input_power_up = "low";
defparam \Write_Data_WB[10]~I .input_register_mode = "none";
defparam \Write_Data_WB[10]~I .input_sync_reset = "none";
defparam \Write_Data_WB[10]~I .oe_async_reset = "none";
defparam \Write_Data_WB[10]~I .oe_power_up = "low";
defparam \Write_Data_WB[10]~I .oe_register_mode = "none";
defparam \Write_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[10]~I .operation_mode = "input";
defparam \Write_Data_WB[10]~I .output_async_reset = "none";
defparam \Write_Data_WB[10]~I .output_power_up = "low";
defparam \Write_Data_WB[10]~I .output_register_mode = "none";
defparam \Write_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[11]));
// synopsys translate_off
defparam \Write_Data_WB[11]~I .input_async_reset = "none";
defparam \Write_Data_WB[11]~I .input_power_up = "low";
defparam \Write_Data_WB[11]~I .input_register_mode = "none";
defparam \Write_Data_WB[11]~I .input_sync_reset = "none";
defparam \Write_Data_WB[11]~I .oe_async_reset = "none";
defparam \Write_Data_WB[11]~I .oe_power_up = "low";
defparam \Write_Data_WB[11]~I .oe_register_mode = "none";
defparam \Write_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[11]~I .operation_mode = "input";
defparam \Write_Data_WB[11]~I .output_async_reset = "none";
defparam \Write_Data_WB[11]~I .output_power_up = "low";
defparam \Write_Data_WB[11]~I .output_register_mode = "none";
defparam \Write_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[12]));
// synopsys translate_off
defparam \Write_Data_WB[12]~I .input_async_reset = "none";
defparam \Write_Data_WB[12]~I .input_power_up = "low";
defparam \Write_Data_WB[12]~I .input_register_mode = "none";
defparam \Write_Data_WB[12]~I .input_sync_reset = "none";
defparam \Write_Data_WB[12]~I .oe_async_reset = "none";
defparam \Write_Data_WB[12]~I .oe_power_up = "low";
defparam \Write_Data_WB[12]~I .oe_register_mode = "none";
defparam \Write_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[12]~I .operation_mode = "input";
defparam \Write_Data_WB[12]~I .output_async_reset = "none";
defparam \Write_Data_WB[12]~I .output_power_up = "low";
defparam \Write_Data_WB[12]~I .output_register_mode = "none";
defparam \Write_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[13]));
// synopsys translate_off
defparam \Write_Data_WB[13]~I .input_async_reset = "none";
defparam \Write_Data_WB[13]~I .input_power_up = "low";
defparam \Write_Data_WB[13]~I .input_register_mode = "none";
defparam \Write_Data_WB[13]~I .input_sync_reset = "none";
defparam \Write_Data_WB[13]~I .oe_async_reset = "none";
defparam \Write_Data_WB[13]~I .oe_power_up = "low";
defparam \Write_Data_WB[13]~I .oe_register_mode = "none";
defparam \Write_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[13]~I .operation_mode = "input";
defparam \Write_Data_WB[13]~I .output_async_reset = "none";
defparam \Write_Data_WB[13]~I .output_power_up = "low";
defparam \Write_Data_WB[13]~I .output_register_mode = "none";
defparam \Write_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[14]));
// synopsys translate_off
defparam \Write_Data_WB[14]~I .input_async_reset = "none";
defparam \Write_Data_WB[14]~I .input_power_up = "low";
defparam \Write_Data_WB[14]~I .input_register_mode = "none";
defparam \Write_Data_WB[14]~I .input_sync_reset = "none";
defparam \Write_Data_WB[14]~I .oe_async_reset = "none";
defparam \Write_Data_WB[14]~I .oe_power_up = "low";
defparam \Write_Data_WB[14]~I .oe_register_mode = "none";
defparam \Write_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[14]~I .operation_mode = "input";
defparam \Write_Data_WB[14]~I .output_async_reset = "none";
defparam \Write_Data_WB[14]~I .output_power_up = "low";
defparam \Write_Data_WB[14]~I .output_register_mode = "none";
defparam \Write_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[15]));
// synopsys translate_off
defparam \Write_Data_WB[15]~I .input_async_reset = "none";
defparam \Write_Data_WB[15]~I .input_power_up = "low";
defparam \Write_Data_WB[15]~I .input_register_mode = "none";
defparam \Write_Data_WB[15]~I .input_sync_reset = "none";
defparam \Write_Data_WB[15]~I .oe_async_reset = "none";
defparam \Write_Data_WB[15]~I .oe_power_up = "low";
defparam \Write_Data_WB[15]~I .oe_register_mode = "none";
defparam \Write_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[15]~I .operation_mode = "input";
defparam \Write_Data_WB[15]~I .output_async_reset = "none";
defparam \Write_Data_WB[15]~I .output_power_up = "low";
defparam \Write_Data_WB[15]~I .output_register_mode = "none";
defparam \Write_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[16]));
// synopsys translate_off
defparam \Write_Data_WB[16]~I .input_async_reset = "none";
defparam \Write_Data_WB[16]~I .input_power_up = "low";
defparam \Write_Data_WB[16]~I .input_register_mode = "none";
defparam \Write_Data_WB[16]~I .input_sync_reset = "none";
defparam \Write_Data_WB[16]~I .oe_async_reset = "none";
defparam \Write_Data_WB[16]~I .oe_power_up = "low";
defparam \Write_Data_WB[16]~I .oe_register_mode = "none";
defparam \Write_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[16]~I .operation_mode = "input";
defparam \Write_Data_WB[16]~I .output_async_reset = "none";
defparam \Write_Data_WB[16]~I .output_power_up = "low";
defparam \Write_Data_WB[16]~I .output_register_mode = "none";
defparam \Write_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[17]));
// synopsys translate_off
defparam \Write_Data_WB[17]~I .input_async_reset = "none";
defparam \Write_Data_WB[17]~I .input_power_up = "low";
defparam \Write_Data_WB[17]~I .input_register_mode = "none";
defparam \Write_Data_WB[17]~I .input_sync_reset = "none";
defparam \Write_Data_WB[17]~I .oe_async_reset = "none";
defparam \Write_Data_WB[17]~I .oe_power_up = "low";
defparam \Write_Data_WB[17]~I .oe_register_mode = "none";
defparam \Write_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[17]~I .operation_mode = "input";
defparam \Write_Data_WB[17]~I .output_async_reset = "none";
defparam \Write_Data_WB[17]~I .output_power_up = "low";
defparam \Write_Data_WB[17]~I .output_register_mode = "none";
defparam \Write_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y5
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [10],\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],
\Write_Data_WB~combout [6],\Write_Data_WB~combout [5],\Write_Data_WB~combout [4],\Write_Data_WB~combout [3],\Write_Data_WB~combout [2],\Write_Data_WB~combout [1],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C40030000A400280009C00260009400240008C00220008400200006400180005C00160005400140004C00120004400100002400080001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X27_Y1_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~1_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~1 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X25_Y1_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~2_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~2 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X27_Y1_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~3_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~3 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCCOMB_X25_Y4_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~4_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~4 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X27_Y1_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~5_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~5 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCCOMB_X25_Y4_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~6_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~6 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCCOMB_X25_Y4_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~7_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~7 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCCOMB_X27_Y1_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~8_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~8 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X25_Y1_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~9_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~9 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X27_Y1_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~10_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~10 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X25_Y1_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~11_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~11 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X27_Y1_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~12_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~12 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X25_Y1_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~13_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~13 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X27_Y1_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~14_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~14 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X27_Y1_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~15_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~15 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X25_Y1_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~16_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~16 .lut_mask = 16'hC4C4;
defparam \ID_Registers|Read_Data_1_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCCOMB_X27_Y1_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~17_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~17 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[18]));
// synopsys translate_off
defparam \Write_Data_WB[18]~I .input_async_reset = "none";
defparam \Write_Data_WB[18]~I .input_power_up = "low";
defparam \Write_Data_WB[18]~I .input_register_mode = "none";
defparam \Write_Data_WB[18]~I .input_sync_reset = "none";
defparam \Write_Data_WB[18]~I .oe_async_reset = "none";
defparam \Write_Data_WB[18]~I .oe_power_up = "low";
defparam \Write_Data_WB[18]~I .oe_register_mode = "none";
defparam \Write_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[18]~I .operation_mode = "input";
defparam \Write_Data_WB[18]~I .output_async_reset = "none";
defparam \Write_Data_WB[18]~I .output_power_up = "low";
defparam \Write_Data_WB[18]~I .output_register_mode = "none";
defparam \Write_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[19]));
// synopsys translate_off
defparam \Write_Data_WB[19]~I .input_async_reset = "none";
defparam \Write_Data_WB[19]~I .input_power_up = "low";
defparam \Write_Data_WB[19]~I .input_register_mode = "none";
defparam \Write_Data_WB[19]~I .input_sync_reset = "none";
defparam \Write_Data_WB[19]~I .oe_async_reset = "none";
defparam \Write_Data_WB[19]~I .oe_power_up = "low";
defparam \Write_Data_WB[19]~I .oe_register_mode = "none";
defparam \Write_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[19]~I .operation_mode = "input";
defparam \Write_Data_WB[19]~I .output_async_reset = "none";
defparam \Write_Data_WB[19]~I .output_power_up = "low";
defparam \Write_Data_WB[19]~I .output_register_mode = "none";
defparam \Write_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[20]));
// synopsys translate_off
defparam \Write_Data_WB[20]~I .input_async_reset = "none";
defparam \Write_Data_WB[20]~I .input_power_up = "low";
defparam \Write_Data_WB[20]~I .input_register_mode = "none";
defparam \Write_Data_WB[20]~I .input_sync_reset = "none";
defparam \Write_Data_WB[20]~I .oe_async_reset = "none";
defparam \Write_Data_WB[20]~I .oe_power_up = "low";
defparam \Write_Data_WB[20]~I .oe_register_mode = "none";
defparam \Write_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[20]~I .operation_mode = "input";
defparam \Write_Data_WB[20]~I .output_async_reset = "none";
defparam \Write_Data_WB[20]~I .output_power_up = "low";
defparam \Write_Data_WB[20]~I .output_register_mode = "none";
defparam \Write_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[21]));
// synopsys translate_off
defparam \Write_Data_WB[21]~I .input_async_reset = "none";
defparam \Write_Data_WB[21]~I .input_power_up = "low";
defparam \Write_Data_WB[21]~I .input_register_mode = "none";
defparam \Write_Data_WB[21]~I .input_sync_reset = "none";
defparam \Write_Data_WB[21]~I .oe_async_reset = "none";
defparam \Write_Data_WB[21]~I .oe_power_up = "low";
defparam \Write_Data_WB[21]~I .oe_register_mode = "none";
defparam \Write_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[21]~I .operation_mode = "input";
defparam \Write_Data_WB[21]~I .output_async_reset = "none";
defparam \Write_Data_WB[21]~I .output_power_up = "low";
defparam \Write_Data_WB[21]~I .output_register_mode = "none";
defparam \Write_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[22]));
// synopsys translate_off
defparam \Write_Data_WB[22]~I .input_async_reset = "none";
defparam \Write_Data_WB[22]~I .input_power_up = "low";
defparam \Write_Data_WB[22]~I .input_register_mode = "none";
defparam \Write_Data_WB[22]~I .input_sync_reset = "none";
defparam \Write_Data_WB[22]~I .oe_async_reset = "none";
defparam \Write_Data_WB[22]~I .oe_power_up = "low";
defparam \Write_Data_WB[22]~I .oe_register_mode = "none";
defparam \Write_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[22]~I .operation_mode = "input";
defparam \Write_Data_WB[22]~I .output_async_reset = "none";
defparam \Write_Data_WB[22]~I .output_power_up = "low";
defparam \Write_Data_WB[22]~I .output_register_mode = "none";
defparam \Write_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[23]));
// synopsys translate_off
defparam \Write_Data_WB[23]~I .input_async_reset = "none";
defparam \Write_Data_WB[23]~I .input_power_up = "low";
defparam \Write_Data_WB[23]~I .input_register_mode = "none";
defparam \Write_Data_WB[23]~I .input_sync_reset = "none";
defparam \Write_Data_WB[23]~I .oe_async_reset = "none";
defparam \Write_Data_WB[23]~I .oe_power_up = "low";
defparam \Write_Data_WB[23]~I .oe_register_mode = "none";
defparam \Write_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[23]~I .operation_mode = "input";
defparam \Write_Data_WB[23]~I .output_async_reset = "none";
defparam \Write_Data_WB[23]~I .output_power_up = "low";
defparam \Write_Data_WB[23]~I .output_register_mode = "none";
defparam \Write_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[24]));
// synopsys translate_off
defparam \Write_Data_WB[24]~I .input_async_reset = "none";
defparam \Write_Data_WB[24]~I .input_power_up = "low";
defparam \Write_Data_WB[24]~I .input_register_mode = "none";
defparam \Write_Data_WB[24]~I .input_sync_reset = "none";
defparam \Write_Data_WB[24]~I .oe_async_reset = "none";
defparam \Write_Data_WB[24]~I .oe_power_up = "low";
defparam \Write_Data_WB[24]~I .oe_register_mode = "none";
defparam \Write_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[24]~I .operation_mode = "input";
defparam \Write_Data_WB[24]~I .output_async_reset = "none";
defparam \Write_Data_WB[24]~I .output_power_up = "low";
defparam \Write_Data_WB[24]~I .output_register_mode = "none";
defparam \Write_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[25]));
// synopsys translate_off
defparam \Write_Data_WB[25]~I .input_async_reset = "none";
defparam \Write_Data_WB[25]~I .input_power_up = "low";
defparam \Write_Data_WB[25]~I .input_register_mode = "none";
defparam \Write_Data_WB[25]~I .input_sync_reset = "none";
defparam \Write_Data_WB[25]~I .oe_async_reset = "none";
defparam \Write_Data_WB[25]~I .oe_power_up = "low";
defparam \Write_Data_WB[25]~I .oe_register_mode = "none";
defparam \Write_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[25]~I .operation_mode = "input";
defparam \Write_Data_WB[25]~I .output_async_reset = "none";
defparam \Write_Data_WB[25]~I .output_power_up = "low";
defparam \Write_Data_WB[25]~I .output_register_mode = "none";
defparam \Write_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[26]));
// synopsys translate_off
defparam \Write_Data_WB[26]~I .input_async_reset = "none";
defparam \Write_Data_WB[26]~I .input_power_up = "low";
defparam \Write_Data_WB[26]~I .input_register_mode = "none";
defparam \Write_Data_WB[26]~I .input_sync_reset = "none";
defparam \Write_Data_WB[26]~I .oe_async_reset = "none";
defparam \Write_Data_WB[26]~I .oe_power_up = "low";
defparam \Write_Data_WB[26]~I .oe_register_mode = "none";
defparam \Write_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[26]~I .operation_mode = "input";
defparam \Write_Data_WB[26]~I .output_async_reset = "none";
defparam \Write_Data_WB[26]~I .output_power_up = "low";
defparam \Write_Data_WB[26]~I .output_register_mode = "none";
defparam \Write_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[27]));
// synopsys translate_off
defparam \Write_Data_WB[27]~I .input_async_reset = "none";
defparam \Write_Data_WB[27]~I .input_power_up = "low";
defparam \Write_Data_WB[27]~I .input_register_mode = "none";
defparam \Write_Data_WB[27]~I .input_sync_reset = "none";
defparam \Write_Data_WB[27]~I .oe_async_reset = "none";
defparam \Write_Data_WB[27]~I .oe_power_up = "low";
defparam \Write_Data_WB[27]~I .oe_register_mode = "none";
defparam \Write_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[27]~I .operation_mode = "input";
defparam \Write_Data_WB[27]~I .output_async_reset = "none";
defparam \Write_Data_WB[27]~I .output_power_up = "low";
defparam \Write_Data_WB[27]~I .output_register_mode = "none";
defparam \Write_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[28]));
// synopsys translate_off
defparam \Write_Data_WB[28]~I .input_async_reset = "none";
defparam \Write_Data_WB[28]~I .input_power_up = "low";
defparam \Write_Data_WB[28]~I .input_register_mode = "none";
defparam \Write_Data_WB[28]~I .input_sync_reset = "none";
defparam \Write_Data_WB[28]~I .oe_async_reset = "none";
defparam \Write_Data_WB[28]~I .oe_power_up = "low";
defparam \Write_Data_WB[28]~I .oe_register_mode = "none";
defparam \Write_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[28]~I .operation_mode = "input";
defparam \Write_Data_WB[28]~I .output_async_reset = "none";
defparam \Write_Data_WB[28]~I .output_power_up = "low";
defparam \Write_Data_WB[28]~I .output_register_mode = "none";
defparam \Write_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[29]));
// synopsys translate_off
defparam \Write_Data_WB[29]~I .input_async_reset = "none";
defparam \Write_Data_WB[29]~I .input_power_up = "low";
defparam \Write_Data_WB[29]~I .input_register_mode = "none";
defparam \Write_Data_WB[29]~I .input_sync_reset = "none";
defparam \Write_Data_WB[29]~I .oe_async_reset = "none";
defparam \Write_Data_WB[29]~I .oe_power_up = "low";
defparam \Write_Data_WB[29]~I .oe_register_mode = "none";
defparam \Write_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[29]~I .operation_mode = "input";
defparam \Write_Data_WB[29]~I .output_async_reset = "none";
defparam \Write_Data_WB[29]~I .output_power_up = "low";
defparam \Write_Data_WB[29]~I .output_register_mode = "none";
defparam \Write_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[30]));
// synopsys translate_off
defparam \Write_Data_WB[30]~I .input_async_reset = "none";
defparam \Write_Data_WB[30]~I .input_power_up = "low";
defparam \Write_Data_WB[30]~I .input_register_mode = "none";
defparam \Write_Data_WB[30]~I .input_sync_reset = "none";
defparam \Write_Data_WB[30]~I .oe_async_reset = "none";
defparam \Write_Data_WB[30]~I .oe_power_up = "low";
defparam \Write_Data_WB[30]~I .oe_register_mode = "none";
defparam \Write_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[30]~I .operation_mode = "input";
defparam \Write_Data_WB[30]~I .output_async_reset = "none";
defparam \Write_Data_WB[30]~I .output_power_up = "low";
defparam \Write_Data_WB[30]~I .output_register_mode = "none";
defparam \Write_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[31]));
// synopsys translate_off
defparam \Write_Data_WB[31]~I .input_async_reset = "none";
defparam \Write_Data_WB[31]~I .input_power_up = "low";
defparam \Write_Data_WB[31]~I .input_register_mode = "none";
defparam \Write_Data_WB[31]~I .input_sync_reset = "none";
defparam \Write_Data_WB[31]~I .oe_async_reset = "none";
defparam \Write_Data_WB[31]~I .oe_power_up = "low";
defparam \Write_Data_WB[31]~I .oe_register_mode = "none";
defparam \Write_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[31]~I .operation_mode = "input";
defparam \Write_Data_WB[31]~I .output_async_reset = "none";
defparam \Write_Data_WB[31]~I .output_power_up = "low";
defparam \Write_Data_WB[31]~I .output_register_mode = "none";
defparam \Write_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y1
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],
\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006601980660198066019806601980660198066019806601980660198066019806601980660198066019806601980660198066019806601980;
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~18_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~18 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCCOMB_X27_Y1_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~19_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~19 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X25_Y1_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~20_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~20 .lut_mask = 16'hC4C4;
defparam \ID_Registers|Read_Data_1_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCCOMB_X25_Y1_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~21_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~21 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X25_Y1_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~22_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~22 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X25_Y1_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~23_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~23 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X25_Y1_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~24_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~24 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X27_Y1_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~25_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~25 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X25_Y1_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~26_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~26 .lut_mask = 16'hC4C4;
defparam \ID_Registers|Read_Data_1_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X27_Y1_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~27_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~27 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCCOMB_X27_Y1_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~28_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~28 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X25_Y1_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~29_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~29 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X25_Y1_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~30_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~30 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X27_Y1_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~31_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~31 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_1_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X25_Y4_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCCOMB_X25_Y4_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCFF_X25_Y4_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & !\IF_ID_Pipeline_Stage|Instruction_ID [16])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~0_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~0 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCCOMB_X27_Y4_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [20]));

// Location: LCCOMB_X27_Y3_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~1_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~1 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_2_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCCOMB_X25_Y3_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~2_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~2 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCCOMB_X27_Y3_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~3_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~3 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X27_Y3_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~4_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~4 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCCOMB_X25_Y3_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~5_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~5 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCCOMB_X25_Y3_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~6_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~6 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCCOMB_X25_Y3_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~7_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~7 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCCOMB_X27_Y3_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~8_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~8 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCCOMB_X27_Y3_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~9_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~9 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCCOMB_X27_Y3_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~10_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~10 .lut_mask = 16'hC4C4;
defparam \ID_Registers|Read_Data_2_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCCOMB_X25_Y3_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~11_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~11 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCCOMB_X27_Y3_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~12_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~12 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCCOMB_X25_Y3_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~13_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~13 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCCOMB_X27_Y3_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~14_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~14 .lut_mask = 16'hA0AA;
defparam \ID_Registers|Read_Data_2_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCCOMB_X25_Y3_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~15_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~15 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCCOMB_X25_Y3_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~16_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~16 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X25_Y3_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~17_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~17 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: M4K_X26_Y2
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],
\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006601980660198066019806601980660198066019806601980660198066019806601980660198066019806601980660198066019806601980;
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~18_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~18 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCCOMB_X25_Y3_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~19_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~19 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCCOMB_X27_Y3_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~20_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~20 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_2_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCCOMB_X25_Y3_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~21_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~21 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCCOMB_X25_Y3_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~22_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~22 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCCOMB_X25_Y3_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~23_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~23 .lut_mask = 16'hC0F0;
defparam \ID_Registers|Read_Data_2_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCCOMB_X25_Y3_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~24_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~24 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCCOMB_X25_Y3_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~25_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~25 .lut_mask = 16'hF030;
defparam \ID_Registers|Read_Data_2_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X25_Y3_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~26_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~26 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_2_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y3_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X27_Y3_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~27_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~27 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCCOMB_X27_Y3_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~28_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~28 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCCOMB_X27_Y3_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~29_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~29 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCCOMB_X27_Y3_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~30_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~30 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCCOMB_X27_Y3_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~31_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~31 .lut_mask = 16'hC4C4;
defparam \ID_Registers|Read_Data_2_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y3_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCCOMB_X25_Y4_N4
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [0]));

// Location: LCCOMB_X24_Y4_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]));

// Location: LCCOMB_X25_Y4_N6
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: M4K_X13_Y29
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\IF_PC_Reg|PC_IF [1],\IF_PC_Reg|PC_IF [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000010000000000060800000000000000;
// synopsys translate_on

// Location: LCCOMB_X12_Y29_N28
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCCOMB_X8_Y29_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCCOMB_X12_Y29_N6
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [3]));

// Location: LCCOMB_X8_Y29_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]));

// Location: LCCOMB_X14_Y29_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [4]));

// Location: LCFF_X14_Y29_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]));

// Location: LCCOMB_X14_Y29_N14
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [5]));

// Location: LCCOMB_X15_Y29_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y29_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]));

// Location: LCCOMB_X14_Y29_N0
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [6]));

// Location: LCCOMB_X14_Y29_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [6]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [6]));

// Location: LCCOMB_X12_Y29_N24
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [7]));

// Location: LCCOMB_X8_Y29_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]));

// Location: LCFF_X12_Y29_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [8]));

// Location: LCCOMB_X8_Y29_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [8]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]));

// Location: LCFF_X12_Y29_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [9]));

// Location: LCFF_X12_Y29_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [9]));

// Location: LCCOMB_X12_Y29_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [10]));

// Location: LCCOMB_X12_Y29_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]));

// Location: LCCOMB_X14_Y29_N26
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCCOMB_X14_Y29_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [11]));

// Location: LCFF_X14_Y29_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [12]));

// Location: LCCOMB_X15_Y29_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [12]));

// Location: LCCOMB_X14_Y29_N22
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [13]));

// Location: LCCOMB_X14_Y29_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [13]));

// Location: LCCOMB_X12_Y29_N4
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [14]));

// Location: LCCOMB_X4_Y29_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y29_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [14]));

// Location: LCCOMB_X12_Y29_N26
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y29_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [15]));

// Location: LCCOMB_X1_Y29_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [15]));

// Location: LCCOMB_X1_Y29_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [16]));

// Location: LCCOMB_X1_Y30_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [17]));

// Location: LCCOMB_X1_Y29_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [18]));

// Location: LCCOMB_X1_Y30_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [19]));

// Location: LCCOMB_X1_Y29_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [20]));

// Location: LCCOMB_X1_Y29_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [21]));

// Location: LCCOMB_X1_Y29_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [22]));

// Location: LCCOMB_X1_Y29_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [23]));

// Location: LCCOMB_X1_Y29_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [24]));

// Location: LCCOMB_X1_Y30_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [25]));

// Location: LCCOMB_X1_Y29_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [26]));

// Location: LCCOMB_X1_Y30_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [27]));

// Location: LCCOMB_X1_Y29_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [28]));

// Location: LCCOMB_X1_Y29_N10
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [29]));

// Location: LCCOMB_X1_Y30_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [30]));

// Location: LCCOMB_X1_Y29_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y29_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [31]));

// Location: LCCOMB_X24_Y4_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [0]));

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [1]));

// Location: LCCOMB_X8_Y29_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [2]));

// Location: LCCOMB_X8_Y29_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [3]));

// Location: LCCOMB_X15_Y29_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [4]));

// Location: LCCOMB_X15_Y29_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y29_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [5]));

// Location: LCCOMB_X14_Y29_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [6]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [6]));

// Location: LCCOMB_X8_Y29_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [7]));

// Location: LCCOMB_X8_Y29_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [8]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [8]));

// Location: LCFF_X4_Y29_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [9]));

// Location: LCCOMB_X8_Y29_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [10]));

// Location: LCCOMB_X14_Y29_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCFF_X14_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [12]));

// Location: LCCOMB_X14_Y29_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [13]));

// Location: LCCOMB_X4_Y29_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [14]));

// Location: LCCOMB_X1_Y30_N18
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [15]));

// Location: LCCOMB_X24_Y4_N0
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCCOMB_X25_Y4_N20
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCCOMB_X24_Y4_N6
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCFF_X24_Y4_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCCOMB_X27_Y4_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [20]));

// Location: LCFF_X25_Y4_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCFF_X24_Y4_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCCOMB_X25_Y4_N14
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCFF_X24_Y4_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCCOMB_X25_Y4_N8
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y4_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCFF_X24_Y4_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCFF_X25_Y4_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [24]));

// Location: LCFF_X24_Y4_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [24]));

// Location: LCCOMB_X24_Y4_N20
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y4_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [25]));

// Location: LCCOMB_X42_Y4_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [26]));

// Location: LCFF_X42_Y4_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [27]));

// Location: LCCOMB_X42_Y4_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [28]));

// Location: LCCOMB_X27_Y4_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y4_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [29]));

// Location: LCFF_X42_Y4_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [30]));

// Location: LCFF_X27_Y4_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [31]));

// Location: LCCOMB_X42_Y4_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y4_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [31]));

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_EX~I (
	.datain(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_EX));
// synopsys translate_off
defparam \RegWrite_EX~I .input_async_reset = "none";
defparam \RegWrite_EX~I .input_power_up = "low";
defparam \RegWrite_EX~I .input_register_mode = "none";
defparam \RegWrite_EX~I .input_sync_reset = "none";
defparam \RegWrite_EX~I .oe_async_reset = "none";
defparam \RegWrite_EX~I .oe_power_up = "low";
defparam \RegWrite_EX~I .oe_register_mode = "none";
defparam \RegWrite_EX~I .oe_sync_reset = "none";
defparam \RegWrite_EX~I .operation_mode = "output";
defparam \RegWrite_EX~I .output_async_reset = "none";
defparam \RegWrite_EX~I .output_power_up = "low";
defparam \RegWrite_EX~I .output_register_mode = "none";
defparam \RegWrite_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_EX~I (
	.datain(\ID_EX_Pipeline_Stage|MemtoReg_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_EX));
// synopsys translate_off
defparam \MemtoReg_EX~I .input_async_reset = "none";
defparam \MemtoReg_EX~I .input_power_up = "low";
defparam \MemtoReg_EX~I .input_register_mode = "none";
defparam \MemtoReg_EX~I .input_sync_reset = "none";
defparam \MemtoReg_EX~I .oe_async_reset = "none";
defparam \MemtoReg_EX~I .oe_power_up = "low";
defparam \MemtoReg_EX~I .oe_register_mode = "none";
defparam \MemtoReg_EX~I .oe_sync_reset = "none";
defparam \MemtoReg_EX~I .operation_mode = "output";
defparam \MemtoReg_EX~I .output_async_reset = "none";
defparam \MemtoReg_EX~I .output_power_up = "low";
defparam \MemtoReg_EX~I .output_register_mode = "none";
defparam \MemtoReg_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_EX~I (
	.datain(\ID_EX_Pipeline_Stage|Branch_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_EX));
// synopsys translate_off
defparam \Branch_EX~I .input_async_reset = "none";
defparam \Branch_EX~I .input_power_up = "low";
defparam \Branch_EX~I .input_register_mode = "none";
defparam \Branch_EX~I .input_sync_reset = "none";
defparam \Branch_EX~I .oe_async_reset = "none";
defparam \Branch_EX~I .oe_power_up = "low";
defparam \Branch_EX~I .oe_register_mode = "none";
defparam \Branch_EX~I .oe_sync_reset = "none";
defparam \Branch_EX~I .operation_mode = "output";
defparam \Branch_EX~I .output_async_reset = "none";
defparam \Branch_EX~I .output_power_up = "low";
defparam \Branch_EX~I .output_register_mode = "none";
defparam \Branch_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead_EX~I (
	.datain(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead_EX));
// synopsys translate_off
defparam \MemRead_EX~I .input_async_reset = "none";
defparam \MemRead_EX~I .input_power_up = "low";
defparam \MemRead_EX~I .input_register_mode = "none";
defparam \MemRead_EX~I .input_sync_reset = "none";
defparam \MemRead_EX~I .oe_async_reset = "none";
defparam \MemRead_EX~I .oe_power_up = "low";
defparam \MemRead_EX~I .oe_register_mode = "none";
defparam \MemRead_EX~I .oe_sync_reset = "none";
defparam \MemRead_EX~I .operation_mode = "output";
defparam \MemRead_EX~I .output_async_reset = "none";
defparam \MemRead_EX~I .output_power_up = "low";
defparam \MemRead_EX~I .output_register_mode = "none";
defparam \MemRead_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_EX~I (
	.datain(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_EX));
// synopsys translate_off
defparam \MemWrite_EX~I .input_async_reset = "none";
defparam \MemWrite_EX~I .input_power_up = "low";
defparam \MemWrite_EX~I .input_register_mode = "none";
defparam \MemWrite_EX~I .input_sync_reset = "none";
defparam \MemWrite_EX~I .oe_async_reset = "none";
defparam \MemWrite_EX~I .oe_power_up = "low";
defparam \MemWrite_EX~I .oe_register_mode = "none";
defparam \MemWrite_EX~I .oe_sync_reset = "none";
defparam \MemWrite_EX~I .operation_mode = "output";
defparam \MemWrite_EX~I .output_async_reset = "none";
defparam \MemWrite_EX~I .output_power_up = "low";
defparam \MemWrite_EX~I .output_register_mode = "none";
defparam \MemWrite_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegDst_EX~I (
	.datain(\ID_EX_Pipeline_Stage|RegDst_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst_EX));
// synopsys translate_off
defparam \RegDst_EX~I .input_async_reset = "none";
defparam \RegDst_EX~I .input_power_up = "low";
defparam \RegDst_EX~I .input_register_mode = "none";
defparam \RegDst_EX~I .input_sync_reset = "none";
defparam \RegDst_EX~I .oe_async_reset = "none";
defparam \RegDst_EX~I .oe_power_up = "low";
defparam \RegDst_EX~I .oe_register_mode = "none";
defparam \RegDst_EX~I .oe_sync_reset = "none";
defparam \RegDst_EX~I .operation_mode = "output";
defparam \RegDst_EX~I .output_async_reset = "none";
defparam \RegDst_EX~I .output_power_up = "low";
defparam \RegDst_EX~I .output_register_mode = "none";
defparam \RegDst_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_EX[0]));
// synopsys translate_off
defparam \ALUOp_EX[0]~I .input_async_reset = "none";
defparam \ALUOp_EX[0]~I .input_power_up = "low";
defparam \ALUOp_EX[0]~I .input_register_mode = "none";
defparam \ALUOp_EX[0]~I .input_sync_reset = "none";
defparam \ALUOp_EX[0]~I .oe_async_reset = "none";
defparam \ALUOp_EX[0]~I .oe_power_up = "low";
defparam \ALUOp_EX[0]~I .oe_register_mode = "none";
defparam \ALUOp_EX[0]~I .oe_sync_reset = "none";
defparam \ALUOp_EX[0]~I .operation_mode = "output";
defparam \ALUOp_EX[0]~I .output_async_reset = "none";
defparam \ALUOp_EX[0]~I .output_power_up = "low";
defparam \ALUOp_EX[0]~I .output_register_mode = "none";
defparam \ALUOp_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_EX[1]));
// synopsys translate_off
defparam \ALUOp_EX[1]~I .input_async_reset = "none";
defparam \ALUOp_EX[1]~I .input_power_up = "low";
defparam \ALUOp_EX[1]~I .input_register_mode = "none";
defparam \ALUOp_EX[1]~I .input_sync_reset = "none";
defparam \ALUOp_EX[1]~I .oe_async_reset = "none";
defparam \ALUOp_EX[1]~I .oe_power_up = "low";
defparam \ALUOp_EX[1]~I .oe_register_mode = "none";
defparam \ALUOp_EX[1]~I .oe_sync_reset = "none";
defparam \ALUOp_EX[1]~I .operation_mode = "output";
defparam \ALUOp_EX[1]~I .output_async_reset = "none";
defparam \ALUOp_EX[1]~I .output_power_up = "low";
defparam \ALUOp_EX[1]~I .output_register_mode = "none";
defparam \ALUOp_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrc_EX~I (
	.datain(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc_EX));
// synopsys translate_off
defparam \ALUSrc_EX~I .input_async_reset = "none";
defparam \ALUSrc_EX~I .input_power_up = "low";
defparam \ALUSrc_EX~I .input_register_mode = "none";
defparam \ALUSrc_EX~I .input_sync_reset = "none";
defparam \ALUSrc_EX~I .oe_async_reset = "none";
defparam \ALUSrc_EX~I .oe_power_up = "low";
defparam \ALUSrc_EX~I .oe_register_mode = "none";
defparam \ALUSrc_EX~I .oe_sync_reset = "none";
defparam \ALUSrc_EX~I .operation_mode = "output";
defparam \ALUSrc_EX~I .output_async_reset = "none";
defparam \ALUSrc_EX~I .output_power_up = "low";
defparam \ALUSrc_EX~I .output_register_mode = "none";
defparam \ALUSrc_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[0]));
// synopsys translate_off
defparam \PC_Plus_4_EX[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[0]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[0]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[1]));
// synopsys translate_off
defparam \PC_Plus_4_EX[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[1]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[1]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[2]));
// synopsys translate_off
defparam \PC_Plus_4_EX[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[2]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[2]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[3]));
// synopsys translate_off
defparam \PC_Plus_4_EX[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[3]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[3]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[4]));
// synopsys translate_off
defparam \PC_Plus_4_EX[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[4]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[4]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[5]));
// synopsys translate_off
defparam \PC_Plus_4_EX[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[5]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[5]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[6]));
// synopsys translate_off
defparam \PC_Plus_4_EX[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[6]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[6]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[7]));
// synopsys translate_off
defparam \PC_Plus_4_EX[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[7]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[7]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[8]));
// synopsys translate_off
defparam \PC_Plus_4_EX[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[8]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[8]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[9]));
// synopsys translate_off
defparam \PC_Plus_4_EX[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[9]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[9]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[10]));
// synopsys translate_off
defparam \PC_Plus_4_EX[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[10]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[10]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[11]));
// synopsys translate_off
defparam \PC_Plus_4_EX[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[11]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[11]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[12]));
// synopsys translate_off
defparam \PC_Plus_4_EX[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[12]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[12]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[13]));
// synopsys translate_off
defparam \PC_Plus_4_EX[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[13]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[13]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[14]));
// synopsys translate_off
defparam \PC_Plus_4_EX[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[14]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[14]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[15]));
// synopsys translate_off
defparam \PC_Plus_4_EX[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[15]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[15]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[16]));
// synopsys translate_off
defparam \PC_Plus_4_EX[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[16]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[16]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[17]));
// synopsys translate_off
defparam \PC_Plus_4_EX[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[17]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[17]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[18]));
// synopsys translate_off
defparam \PC_Plus_4_EX[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[18]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[18]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[19]));
// synopsys translate_off
defparam \PC_Plus_4_EX[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[19]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[19]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[20]));
// synopsys translate_off
defparam \PC_Plus_4_EX[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[20]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[20]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[21]));
// synopsys translate_off
defparam \PC_Plus_4_EX[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[21]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[21]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[22]));
// synopsys translate_off
defparam \PC_Plus_4_EX[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[22]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[22]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[23]));
// synopsys translate_off
defparam \PC_Plus_4_EX[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[23]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[23]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[24]));
// synopsys translate_off
defparam \PC_Plus_4_EX[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[24]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[24]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[25]));
// synopsys translate_off
defparam \PC_Plus_4_EX[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[25]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[25]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[26]));
// synopsys translate_off
defparam \PC_Plus_4_EX[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[26]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[26]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[27]));
// synopsys translate_off
defparam \PC_Plus_4_EX[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[27]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[27]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[28]));
// synopsys translate_off
defparam \PC_Plus_4_EX[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[28]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[28]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[29]));
// synopsys translate_off
defparam \PC_Plus_4_EX[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[29]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[29]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[30]));
// synopsys translate_off
defparam \PC_Plus_4_EX[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[30]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[30]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_EX[31]));
// synopsys translate_off
defparam \PC_Plus_4_EX[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .input_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_EX[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_EX[31]~I .operation_mode = "output";
defparam \PC_Plus_4_EX[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_EX[31]~I .output_power_up = "low";
defparam \PC_Plus_4_EX[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[0]));
// synopsys translate_off
defparam \Read_Data_1_EX[0]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[0]~I .input_power_up = "low";
defparam \Read_Data_1_EX[0]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[0]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[0]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[0]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[0]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[0]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[0]~I .operation_mode = "output";
defparam \Read_Data_1_EX[0]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[0]~I .output_power_up = "low";
defparam \Read_Data_1_EX[0]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[1]));
// synopsys translate_off
defparam \Read_Data_1_EX[1]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[1]~I .input_power_up = "low";
defparam \Read_Data_1_EX[1]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[1]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[1]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[1]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[1]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[1]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[1]~I .operation_mode = "output";
defparam \Read_Data_1_EX[1]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[1]~I .output_power_up = "low";
defparam \Read_Data_1_EX[1]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[2]));
// synopsys translate_off
defparam \Read_Data_1_EX[2]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[2]~I .input_power_up = "low";
defparam \Read_Data_1_EX[2]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[2]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[2]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[2]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[2]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[2]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[2]~I .operation_mode = "output";
defparam \Read_Data_1_EX[2]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[2]~I .output_power_up = "low";
defparam \Read_Data_1_EX[2]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[3]));
// synopsys translate_off
defparam \Read_Data_1_EX[3]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[3]~I .input_power_up = "low";
defparam \Read_Data_1_EX[3]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[3]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[3]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[3]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[3]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[3]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[3]~I .operation_mode = "output";
defparam \Read_Data_1_EX[3]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[3]~I .output_power_up = "low";
defparam \Read_Data_1_EX[3]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[4]));
// synopsys translate_off
defparam \Read_Data_1_EX[4]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[4]~I .input_power_up = "low";
defparam \Read_Data_1_EX[4]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[4]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[4]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[4]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[4]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[4]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[4]~I .operation_mode = "output";
defparam \Read_Data_1_EX[4]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[4]~I .output_power_up = "low";
defparam \Read_Data_1_EX[4]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[5]));
// synopsys translate_off
defparam \Read_Data_1_EX[5]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[5]~I .input_power_up = "low";
defparam \Read_Data_1_EX[5]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[5]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[5]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[5]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[5]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[5]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[5]~I .operation_mode = "output";
defparam \Read_Data_1_EX[5]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[5]~I .output_power_up = "low";
defparam \Read_Data_1_EX[5]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[6]));
// synopsys translate_off
defparam \Read_Data_1_EX[6]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[6]~I .input_power_up = "low";
defparam \Read_Data_1_EX[6]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[6]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[6]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[6]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[6]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[6]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[6]~I .operation_mode = "output";
defparam \Read_Data_1_EX[6]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[6]~I .output_power_up = "low";
defparam \Read_Data_1_EX[6]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[7]));
// synopsys translate_off
defparam \Read_Data_1_EX[7]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[7]~I .input_power_up = "low";
defparam \Read_Data_1_EX[7]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[7]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[7]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[7]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[7]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[7]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[7]~I .operation_mode = "output";
defparam \Read_Data_1_EX[7]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[7]~I .output_power_up = "low";
defparam \Read_Data_1_EX[7]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[8]));
// synopsys translate_off
defparam \Read_Data_1_EX[8]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[8]~I .input_power_up = "low";
defparam \Read_Data_1_EX[8]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[8]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[8]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[8]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[8]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[8]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[8]~I .operation_mode = "output";
defparam \Read_Data_1_EX[8]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[8]~I .output_power_up = "low";
defparam \Read_Data_1_EX[8]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[9]));
// synopsys translate_off
defparam \Read_Data_1_EX[9]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[9]~I .input_power_up = "low";
defparam \Read_Data_1_EX[9]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[9]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[9]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[9]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[9]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[9]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[9]~I .operation_mode = "output";
defparam \Read_Data_1_EX[9]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[9]~I .output_power_up = "low";
defparam \Read_Data_1_EX[9]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[10]));
// synopsys translate_off
defparam \Read_Data_1_EX[10]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[10]~I .input_power_up = "low";
defparam \Read_Data_1_EX[10]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[10]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[10]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[10]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[10]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[10]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[10]~I .operation_mode = "output";
defparam \Read_Data_1_EX[10]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[10]~I .output_power_up = "low";
defparam \Read_Data_1_EX[10]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[11]));
// synopsys translate_off
defparam \Read_Data_1_EX[11]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[11]~I .input_power_up = "low";
defparam \Read_Data_1_EX[11]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[11]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[11]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[11]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[11]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[11]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[11]~I .operation_mode = "output";
defparam \Read_Data_1_EX[11]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[11]~I .output_power_up = "low";
defparam \Read_Data_1_EX[11]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[12]));
// synopsys translate_off
defparam \Read_Data_1_EX[12]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[12]~I .input_power_up = "low";
defparam \Read_Data_1_EX[12]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[12]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[12]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[12]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[12]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[12]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[12]~I .operation_mode = "output";
defparam \Read_Data_1_EX[12]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[12]~I .output_power_up = "low";
defparam \Read_Data_1_EX[12]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[13]));
// synopsys translate_off
defparam \Read_Data_1_EX[13]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[13]~I .input_power_up = "low";
defparam \Read_Data_1_EX[13]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[13]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[13]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[13]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[13]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[13]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[13]~I .operation_mode = "output";
defparam \Read_Data_1_EX[13]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[13]~I .output_power_up = "low";
defparam \Read_Data_1_EX[13]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[14]));
// synopsys translate_off
defparam \Read_Data_1_EX[14]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[14]~I .input_power_up = "low";
defparam \Read_Data_1_EX[14]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[14]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[14]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[14]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[14]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[14]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[14]~I .operation_mode = "output";
defparam \Read_Data_1_EX[14]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[14]~I .output_power_up = "low";
defparam \Read_Data_1_EX[14]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[15]));
// synopsys translate_off
defparam \Read_Data_1_EX[15]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[15]~I .input_power_up = "low";
defparam \Read_Data_1_EX[15]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[15]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[15]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[15]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[15]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[15]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[15]~I .operation_mode = "output";
defparam \Read_Data_1_EX[15]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[15]~I .output_power_up = "low";
defparam \Read_Data_1_EX[15]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[16]));
// synopsys translate_off
defparam \Read_Data_1_EX[16]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[16]~I .input_power_up = "low";
defparam \Read_Data_1_EX[16]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[16]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[16]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[16]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[16]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[16]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[16]~I .operation_mode = "output";
defparam \Read_Data_1_EX[16]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[16]~I .output_power_up = "low";
defparam \Read_Data_1_EX[16]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[17]));
// synopsys translate_off
defparam \Read_Data_1_EX[17]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[17]~I .input_power_up = "low";
defparam \Read_Data_1_EX[17]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[17]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[17]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[17]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[17]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[17]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[17]~I .operation_mode = "output";
defparam \Read_Data_1_EX[17]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[17]~I .output_power_up = "low";
defparam \Read_Data_1_EX[17]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[18]));
// synopsys translate_off
defparam \Read_Data_1_EX[18]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[18]~I .input_power_up = "low";
defparam \Read_Data_1_EX[18]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[18]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[18]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[18]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[18]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[18]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[18]~I .operation_mode = "output";
defparam \Read_Data_1_EX[18]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[18]~I .output_power_up = "low";
defparam \Read_Data_1_EX[18]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[19]));
// synopsys translate_off
defparam \Read_Data_1_EX[19]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[19]~I .input_power_up = "low";
defparam \Read_Data_1_EX[19]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[19]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[19]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[19]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[19]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[19]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[19]~I .operation_mode = "output";
defparam \Read_Data_1_EX[19]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[19]~I .output_power_up = "low";
defparam \Read_Data_1_EX[19]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[20]));
// synopsys translate_off
defparam \Read_Data_1_EX[20]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[20]~I .input_power_up = "low";
defparam \Read_Data_1_EX[20]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[20]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[20]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[20]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[20]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[20]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[20]~I .operation_mode = "output";
defparam \Read_Data_1_EX[20]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[20]~I .output_power_up = "low";
defparam \Read_Data_1_EX[20]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[21]));
// synopsys translate_off
defparam \Read_Data_1_EX[21]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[21]~I .input_power_up = "low";
defparam \Read_Data_1_EX[21]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[21]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[21]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[21]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[21]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[21]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[21]~I .operation_mode = "output";
defparam \Read_Data_1_EX[21]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[21]~I .output_power_up = "low";
defparam \Read_Data_1_EX[21]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[22]));
// synopsys translate_off
defparam \Read_Data_1_EX[22]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[22]~I .input_power_up = "low";
defparam \Read_Data_1_EX[22]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[22]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[22]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[22]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[22]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[22]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[22]~I .operation_mode = "output";
defparam \Read_Data_1_EX[22]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[22]~I .output_power_up = "low";
defparam \Read_Data_1_EX[22]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[23]));
// synopsys translate_off
defparam \Read_Data_1_EX[23]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[23]~I .input_power_up = "low";
defparam \Read_Data_1_EX[23]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[23]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[23]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[23]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[23]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[23]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[23]~I .operation_mode = "output";
defparam \Read_Data_1_EX[23]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[23]~I .output_power_up = "low";
defparam \Read_Data_1_EX[23]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[24]));
// synopsys translate_off
defparam \Read_Data_1_EX[24]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[24]~I .input_power_up = "low";
defparam \Read_Data_1_EX[24]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[24]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[24]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[24]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[24]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[24]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[24]~I .operation_mode = "output";
defparam \Read_Data_1_EX[24]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[24]~I .output_power_up = "low";
defparam \Read_Data_1_EX[24]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[25]));
// synopsys translate_off
defparam \Read_Data_1_EX[25]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[25]~I .input_power_up = "low";
defparam \Read_Data_1_EX[25]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[25]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[25]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[25]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[25]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[25]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[25]~I .operation_mode = "output";
defparam \Read_Data_1_EX[25]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[25]~I .output_power_up = "low";
defparam \Read_Data_1_EX[25]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[26]));
// synopsys translate_off
defparam \Read_Data_1_EX[26]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[26]~I .input_power_up = "low";
defparam \Read_Data_1_EX[26]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[26]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[26]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[26]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[26]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[26]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[26]~I .operation_mode = "output";
defparam \Read_Data_1_EX[26]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[26]~I .output_power_up = "low";
defparam \Read_Data_1_EX[26]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[27]));
// synopsys translate_off
defparam \Read_Data_1_EX[27]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[27]~I .input_power_up = "low";
defparam \Read_Data_1_EX[27]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[27]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[27]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[27]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[27]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[27]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[27]~I .operation_mode = "output";
defparam \Read_Data_1_EX[27]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[27]~I .output_power_up = "low";
defparam \Read_Data_1_EX[27]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[28]));
// synopsys translate_off
defparam \Read_Data_1_EX[28]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[28]~I .input_power_up = "low";
defparam \Read_Data_1_EX[28]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[28]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[28]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[28]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[28]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[28]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[28]~I .operation_mode = "output";
defparam \Read_Data_1_EX[28]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[28]~I .output_power_up = "low";
defparam \Read_Data_1_EX[28]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[29]));
// synopsys translate_off
defparam \Read_Data_1_EX[29]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[29]~I .input_power_up = "low";
defparam \Read_Data_1_EX[29]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[29]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[29]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[29]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[29]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[29]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[29]~I .operation_mode = "output";
defparam \Read_Data_1_EX[29]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[29]~I .output_power_up = "low";
defparam \Read_Data_1_EX[29]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[30]));
// synopsys translate_off
defparam \Read_Data_1_EX[30]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[30]~I .input_power_up = "low";
defparam \Read_Data_1_EX[30]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[30]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[30]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[30]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[30]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[30]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[30]~I .operation_mode = "output";
defparam \Read_Data_1_EX[30]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[30]~I .output_power_up = "low";
defparam \Read_Data_1_EX[30]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_EX[31]));
// synopsys translate_off
defparam \Read_Data_1_EX[31]~I .input_async_reset = "none";
defparam \Read_Data_1_EX[31]~I .input_power_up = "low";
defparam \Read_Data_1_EX[31]~I .input_register_mode = "none";
defparam \Read_Data_1_EX[31]~I .input_sync_reset = "none";
defparam \Read_Data_1_EX[31]~I .oe_async_reset = "none";
defparam \Read_Data_1_EX[31]~I .oe_power_up = "low";
defparam \Read_Data_1_EX[31]~I .oe_register_mode = "none";
defparam \Read_Data_1_EX[31]~I .oe_sync_reset = "none";
defparam \Read_Data_1_EX[31]~I .operation_mode = "output";
defparam \Read_Data_1_EX[31]~I .output_async_reset = "none";
defparam \Read_Data_1_EX[31]~I .output_power_up = "low";
defparam \Read_Data_1_EX[31]~I .output_register_mode = "none";
defparam \Read_Data_1_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[0]));
// synopsys translate_off
defparam \Read_Data_2_EX[0]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[0]~I .input_power_up = "low";
defparam \Read_Data_2_EX[0]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[0]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[0]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[0]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[0]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[0]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[0]~I .operation_mode = "output";
defparam \Read_Data_2_EX[0]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[0]~I .output_power_up = "low";
defparam \Read_Data_2_EX[0]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[1]));
// synopsys translate_off
defparam \Read_Data_2_EX[1]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[1]~I .input_power_up = "low";
defparam \Read_Data_2_EX[1]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[1]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[1]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[1]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[1]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[1]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[1]~I .operation_mode = "output";
defparam \Read_Data_2_EX[1]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[1]~I .output_power_up = "low";
defparam \Read_Data_2_EX[1]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[2]));
// synopsys translate_off
defparam \Read_Data_2_EX[2]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[2]~I .input_power_up = "low";
defparam \Read_Data_2_EX[2]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[2]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[2]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[2]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[2]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[2]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[2]~I .operation_mode = "output";
defparam \Read_Data_2_EX[2]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[2]~I .output_power_up = "low";
defparam \Read_Data_2_EX[2]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[3]));
// synopsys translate_off
defparam \Read_Data_2_EX[3]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[3]~I .input_power_up = "low";
defparam \Read_Data_2_EX[3]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[3]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[3]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[3]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[3]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[3]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[3]~I .operation_mode = "output";
defparam \Read_Data_2_EX[3]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[3]~I .output_power_up = "low";
defparam \Read_Data_2_EX[3]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[4]));
// synopsys translate_off
defparam \Read_Data_2_EX[4]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[4]~I .input_power_up = "low";
defparam \Read_Data_2_EX[4]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[4]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[4]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[4]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[4]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[4]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[4]~I .operation_mode = "output";
defparam \Read_Data_2_EX[4]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[4]~I .output_power_up = "low";
defparam \Read_Data_2_EX[4]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[5]));
// synopsys translate_off
defparam \Read_Data_2_EX[5]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[5]~I .input_power_up = "low";
defparam \Read_Data_2_EX[5]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[5]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[5]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[5]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[5]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[5]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[5]~I .operation_mode = "output";
defparam \Read_Data_2_EX[5]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[5]~I .output_power_up = "low";
defparam \Read_Data_2_EX[5]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[6]));
// synopsys translate_off
defparam \Read_Data_2_EX[6]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[6]~I .input_power_up = "low";
defparam \Read_Data_2_EX[6]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[6]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[6]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[6]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[6]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[6]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[6]~I .operation_mode = "output";
defparam \Read_Data_2_EX[6]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[6]~I .output_power_up = "low";
defparam \Read_Data_2_EX[6]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[7]));
// synopsys translate_off
defparam \Read_Data_2_EX[7]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[7]~I .input_power_up = "low";
defparam \Read_Data_2_EX[7]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[7]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[7]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[7]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[7]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[7]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[7]~I .operation_mode = "output";
defparam \Read_Data_2_EX[7]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[7]~I .output_power_up = "low";
defparam \Read_Data_2_EX[7]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[8]));
// synopsys translate_off
defparam \Read_Data_2_EX[8]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[8]~I .input_power_up = "low";
defparam \Read_Data_2_EX[8]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[8]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[8]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[8]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[8]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[8]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[8]~I .operation_mode = "output";
defparam \Read_Data_2_EX[8]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[8]~I .output_power_up = "low";
defparam \Read_Data_2_EX[8]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[9]));
// synopsys translate_off
defparam \Read_Data_2_EX[9]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[9]~I .input_power_up = "low";
defparam \Read_Data_2_EX[9]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[9]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[9]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[9]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[9]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[9]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[9]~I .operation_mode = "output";
defparam \Read_Data_2_EX[9]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[9]~I .output_power_up = "low";
defparam \Read_Data_2_EX[9]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[10]));
// synopsys translate_off
defparam \Read_Data_2_EX[10]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[10]~I .input_power_up = "low";
defparam \Read_Data_2_EX[10]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[10]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[10]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[10]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[10]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[10]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[10]~I .operation_mode = "output";
defparam \Read_Data_2_EX[10]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[10]~I .output_power_up = "low";
defparam \Read_Data_2_EX[10]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[11]));
// synopsys translate_off
defparam \Read_Data_2_EX[11]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[11]~I .input_power_up = "low";
defparam \Read_Data_2_EX[11]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[11]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[11]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[11]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[11]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[11]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[11]~I .operation_mode = "output";
defparam \Read_Data_2_EX[11]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[11]~I .output_power_up = "low";
defparam \Read_Data_2_EX[11]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[12]));
// synopsys translate_off
defparam \Read_Data_2_EX[12]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[12]~I .input_power_up = "low";
defparam \Read_Data_2_EX[12]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[12]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[12]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[12]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[12]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[12]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[12]~I .operation_mode = "output";
defparam \Read_Data_2_EX[12]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[12]~I .output_power_up = "low";
defparam \Read_Data_2_EX[12]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[13]));
// synopsys translate_off
defparam \Read_Data_2_EX[13]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[13]~I .input_power_up = "low";
defparam \Read_Data_2_EX[13]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[13]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[13]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[13]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[13]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[13]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[13]~I .operation_mode = "output";
defparam \Read_Data_2_EX[13]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[13]~I .output_power_up = "low";
defparam \Read_Data_2_EX[13]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[14]));
// synopsys translate_off
defparam \Read_Data_2_EX[14]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[14]~I .input_power_up = "low";
defparam \Read_Data_2_EX[14]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[14]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[14]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[14]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[14]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[14]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[14]~I .operation_mode = "output";
defparam \Read_Data_2_EX[14]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[14]~I .output_power_up = "low";
defparam \Read_Data_2_EX[14]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[15]));
// synopsys translate_off
defparam \Read_Data_2_EX[15]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[15]~I .input_power_up = "low";
defparam \Read_Data_2_EX[15]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[15]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[15]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[15]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[15]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[15]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[15]~I .operation_mode = "output";
defparam \Read_Data_2_EX[15]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[15]~I .output_power_up = "low";
defparam \Read_Data_2_EX[15]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[16]));
// synopsys translate_off
defparam \Read_Data_2_EX[16]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[16]~I .input_power_up = "low";
defparam \Read_Data_2_EX[16]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[16]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[16]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[16]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[16]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[16]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[16]~I .operation_mode = "output";
defparam \Read_Data_2_EX[16]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[16]~I .output_power_up = "low";
defparam \Read_Data_2_EX[16]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[17]));
// synopsys translate_off
defparam \Read_Data_2_EX[17]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[17]~I .input_power_up = "low";
defparam \Read_Data_2_EX[17]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[17]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[17]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[17]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[17]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[17]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[17]~I .operation_mode = "output";
defparam \Read_Data_2_EX[17]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[17]~I .output_power_up = "low";
defparam \Read_Data_2_EX[17]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[18]));
// synopsys translate_off
defparam \Read_Data_2_EX[18]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[18]~I .input_power_up = "low";
defparam \Read_Data_2_EX[18]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[18]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[18]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[18]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[18]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[18]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[18]~I .operation_mode = "output";
defparam \Read_Data_2_EX[18]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[18]~I .output_power_up = "low";
defparam \Read_Data_2_EX[18]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[19]));
// synopsys translate_off
defparam \Read_Data_2_EX[19]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[19]~I .input_power_up = "low";
defparam \Read_Data_2_EX[19]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[19]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[19]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[19]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[19]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[19]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[19]~I .operation_mode = "output";
defparam \Read_Data_2_EX[19]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[19]~I .output_power_up = "low";
defparam \Read_Data_2_EX[19]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[20]));
// synopsys translate_off
defparam \Read_Data_2_EX[20]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[20]~I .input_power_up = "low";
defparam \Read_Data_2_EX[20]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[20]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[20]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[20]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[20]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[20]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[20]~I .operation_mode = "output";
defparam \Read_Data_2_EX[20]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[20]~I .output_power_up = "low";
defparam \Read_Data_2_EX[20]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[21]));
// synopsys translate_off
defparam \Read_Data_2_EX[21]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[21]~I .input_power_up = "low";
defparam \Read_Data_2_EX[21]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[21]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[21]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[21]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[21]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[21]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[21]~I .operation_mode = "output";
defparam \Read_Data_2_EX[21]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[21]~I .output_power_up = "low";
defparam \Read_Data_2_EX[21]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[22]));
// synopsys translate_off
defparam \Read_Data_2_EX[22]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[22]~I .input_power_up = "low";
defparam \Read_Data_2_EX[22]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[22]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[22]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[22]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[22]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[22]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[22]~I .operation_mode = "output";
defparam \Read_Data_2_EX[22]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[22]~I .output_power_up = "low";
defparam \Read_Data_2_EX[22]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[23]));
// synopsys translate_off
defparam \Read_Data_2_EX[23]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[23]~I .input_power_up = "low";
defparam \Read_Data_2_EX[23]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[23]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[23]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[23]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[23]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[23]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[23]~I .operation_mode = "output";
defparam \Read_Data_2_EX[23]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[23]~I .output_power_up = "low";
defparam \Read_Data_2_EX[23]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[24]));
// synopsys translate_off
defparam \Read_Data_2_EX[24]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[24]~I .input_power_up = "low";
defparam \Read_Data_2_EX[24]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[24]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[24]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[24]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[24]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[24]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[24]~I .operation_mode = "output";
defparam \Read_Data_2_EX[24]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[24]~I .output_power_up = "low";
defparam \Read_Data_2_EX[24]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[25]));
// synopsys translate_off
defparam \Read_Data_2_EX[25]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[25]~I .input_power_up = "low";
defparam \Read_Data_2_EX[25]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[25]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[25]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[25]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[25]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[25]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[25]~I .operation_mode = "output";
defparam \Read_Data_2_EX[25]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[25]~I .output_power_up = "low";
defparam \Read_Data_2_EX[25]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[26]));
// synopsys translate_off
defparam \Read_Data_2_EX[26]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[26]~I .input_power_up = "low";
defparam \Read_Data_2_EX[26]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[26]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[26]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[26]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[26]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[26]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[26]~I .operation_mode = "output";
defparam \Read_Data_2_EX[26]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[26]~I .output_power_up = "low";
defparam \Read_Data_2_EX[26]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[27]));
// synopsys translate_off
defparam \Read_Data_2_EX[27]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[27]~I .input_power_up = "low";
defparam \Read_Data_2_EX[27]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[27]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[27]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[27]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[27]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[27]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[27]~I .operation_mode = "output";
defparam \Read_Data_2_EX[27]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[27]~I .output_power_up = "low";
defparam \Read_Data_2_EX[27]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[28]));
// synopsys translate_off
defparam \Read_Data_2_EX[28]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[28]~I .input_power_up = "low";
defparam \Read_Data_2_EX[28]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[28]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[28]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[28]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[28]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[28]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[28]~I .operation_mode = "output";
defparam \Read_Data_2_EX[28]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[28]~I .output_power_up = "low";
defparam \Read_Data_2_EX[28]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[29]));
// synopsys translate_off
defparam \Read_Data_2_EX[29]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[29]~I .input_power_up = "low";
defparam \Read_Data_2_EX[29]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[29]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[29]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[29]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[29]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[29]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[29]~I .operation_mode = "output";
defparam \Read_Data_2_EX[29]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[29]~I .output_power_up = "low";
defparam \Read_Data_2_EX[29]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[30]));
// synopsys translate_off
defparam \Read_Data_2_EX[30]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[30]~I .input_power_up = "low";
defparam \Read_Data_2_EX[30]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[30]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[30]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[30]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[30]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[30]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[30]~I .operation_mode = "output";
defparam \Read_Data_2_EX[30]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[30]~I .output_power_up = "low";
defparam \Read_Data_2_EX[30]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_EX[31]));
// synopsys translate_off
defparam \Read_Data_2_EX[31]~I .input_async_reset = "none";
defparam \Read_Data_2_EX[31]~I .input_power_up = "low";
defparam \Read_Data_2_EX[31]~I .input_register_mode = "none";
defparam \Read_Data_2_EX[31]~I .input_sync_reset = "none";
defparam \Read_Data_2_EX[31]~I .oe_async_reset = "none";
defparam \Read_Data_2_EX[31]~I .oe_power_up = "low";
defparam \Read_Data_2_EX[31]~I .oe_register_mode = "none";
defparam \Read_Data_2_EX[31]~I .oe_sync_reset = "none";
defparam \Read_Data_2_EX[31]~I .operation_mode = "output";
defparam \Read_Data_2_EX[31]~I .output_async_reset = "none";
defparam \Read_Data_2_EX[31]~I .output_power_up = "low";
defparam \Read_Data_2_EX[31]~I .output_register_mode = "none";
defparam \Read_Data_2_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[0]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[0]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[0]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[0]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[0]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[0]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[1]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[1]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[1]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[1]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[1]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[1]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[2]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[2]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[2]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[2]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[2]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[2]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[3]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[3]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[3]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[3]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[3]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[3]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[4]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[4]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[4]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[4]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[4]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[4]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[5]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[5]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[5]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[5]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[5]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[5]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[6]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[6]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[6]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[6]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[6]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[6]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[7]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[7]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[7]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[7]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[7]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[7]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[8]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[8]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[8]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[8]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[8]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[8]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[9]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[9]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[9]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[9]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[9]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[9]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[10]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[10]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[10]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[10]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[10]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[10]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[11]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[11]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[11]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[11]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[11]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[11]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[12]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[12]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[12]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[12]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[12]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[12]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[13]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[13]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[13]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[13]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[13]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[13]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[14]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[14]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[14]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[14]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[14]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[14]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[15]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[15]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[15]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[15]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[15]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[15]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[16]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[16]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[16]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[16]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[16]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[16]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[17]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[17]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[17]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[17]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[17]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[17]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[18]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[18]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[18]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[18]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[18]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[18]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[19]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[19]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[19]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[19]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[19]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[19]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[20]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[20]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[20]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[20]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[20]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[20]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[21]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[21]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[21]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[21]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[21]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[21]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[22]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[22]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[22]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[22]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[22]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[22]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[23]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[23]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[23]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[23]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[23]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[23]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[24]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[24]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[24]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[24]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[24]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[24]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[25]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[25]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[25]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[25]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[25]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[25]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[26]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[26]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[26]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[26]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[26]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[26]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[27]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[27]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[27]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[27]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[27]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[27]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[28]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[28]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[28]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[28]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[28]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[28]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[29]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[29]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[29]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[29]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[29]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[29]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[30]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[30]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[30]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[30]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[30]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[30]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_EX[31]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_EX[31]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_EX[31]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_EX[31]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_EX[31]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_EX[31]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[0]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[0]));
// synopsys translate_off
defparam \Instruction_EX[0]~I .input_async_reset = "none";
defparam \Instruction_EX[0]~I .input_power_up = "low";
defparam \Instruction_EX[0]~I .input_register_mode = "none";
defparam \Instruction_EX[0]~I .input_sync_reset = "none";
defparam \Instruction_EX[0]~I .oe_async_reset = "none";
defparam \Instruction_EX[0]~I .oe_power_up = "low";
defparam \Instruction_EX[0]~I .oe_register_mode = "none";
defparam \Instruction_EX[0]~I .oe_sync_reset = "none";
defparam \Instruction_EX[0]~I .operation_mode = "output";
defparam \Instruction_EX[0]~I .output_async_reset = "none";
defparam \Instruction_EX[0]~I .output_power_up = "low";
defparam \Instruction_EX[0]~I .output_register_mode = "none";
defparam \Instruction_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[1]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[1]));
// synopsys translate_off
defparam \Instruction_EX[1]~I .input_async_reset = "none";
defparam \Instruction_EX[1]~I .input_power_up = "low";
defparam \Instruction_EX[1]~I .input_register_mode = "none";
defparam \Instruction_EX[1]~I .input_sync_reset = "none";
defparam \Instruction_EX[1]~I .oe_async_reset = "none";
defparam \Instruction_EX[1]~I .oe_power_up = "low";
defparam \Instruction_EX[1]~I .oe_register_mode = "none";
defparam \Instruction_EX[1]~I .oe_sync_reset = "none";
defparam \Instruction_EX[1]~I .operation_mode = "output";
defparam \Instruction_EX[1]~I .output_async_reset = "none";
defparam \Instruction_EX[1]~I .output_power_up = "low";
defparam \Instruction_EX[1]~I .output_register_mode = "none";
defparam \Instruction_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[2]));
// synopsys translate_off
defparam \Instruction_EX[2]~I .input_async_reset = "none";
defparam \Instruction_EX[2]~I .input_power_up = "low";
defparam \Instruction_EX[2]~I .input_register_mode = "none";
defparam \Instruction_EX[2]~I .input_sync_reset = "none";
defparam \Instruction_EX[2]~I .oe_async_reset = "none";
defparam \Instruction_EX[2]~I .oe_power_up = "low";
defparam \Instruction_EX[2]~I .oe_register_mode = "none";
defparam \Instruction_EX[2]~I .oe_sync_reset = "none";
defparam \Instruction_EX[2]~I .operation_mode = "output";
defparam \Instruction_EX[2]~I .output_async_reset = "none";
defparam \Instruction_EX[2]~I .output_power_up = "low";
defparam \Instruction_EX[2]~I .output_register_mode = "none";
defparam \Instruction_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[3]));
// synopsys translate_off
defparam \Instruction_EX[3]~I .input_async_reset = "none";
defparam \Instruction_EX[3]~I .input_power_up = "low";
defparam \Instruction_EX[3]~I .input_register_mode = "none";
defparam \Instruction_EX[3]~I .input_sync_reset = "none";
defparam \Instruction_EX[3]~I .oe_async_reset = "none";
defparam \Instruction_EX[3]~I .oe_power_up = "low";
defparam \Instruction_EX[3]~I .oe_register_mode = "none";
defparam \Instruction_EX[3]~I .oe_sync_reset = "none";
defparam \Instruction_EX[3]~I .operation_mode = "output";
defparam \Instruction_EX[3]~I .output_async_reset = "none";
defparam \Instruction_EX[3]~I .output_power_up = "low";
defparam \Instruction_EX[3]~I .output_register_mode = "none";
defparam \Instruction_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[4]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[4]));
// synopsys translate_off
defparam \Instruction_EX[4]~I .input_async_reset = "none";
defparam \Instruction_EX[4]~I .input_power_up = "low";
defparam \Instruction_EX[4]~I .input_register_mode = "none";
defparam \Instruction_EX[4]~I .input_sync_reset = "none";
defparam \Instruction_EX[4]~I .oe_async_reset = "none";
defparam \Instruction_EX[4]~I .oe_power_up = "low";
defparam \Instruction_EX[4]~I .oe_register_mode = "none";
defparam \Instruction_EX[4]~I .oe_sync_reset = "none";
defparam \Instruction_EX[4]~I .operation_mode = "output";
defparam \Instruction_EX[4]~I .output_async_reset = "none";
defparam \Instruction_EX[4]~I .output_power_up = "low";
defparam \Instruction_EX[4]~I .output_register_mode = "none";
defparam \Instruction_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[5]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[5]));
// synopsys translate_off
defparam \Instruction_EX[5]~I .input_async_reset = "none";
defparam \Instruction_EX[5]~I .input_power_up = "low";
defparam \Instruction_EX[5]~I .input_register_mode = "none";
defparam \Instruction_EX[5]~I .input_sync_reset = "none";
defparam \Instruction_EX[5]~I .oe_async_reset = "none";
defparam \Instruction_EX[5]~I .oe_power_up = "low";
defparam \Instruction_EX[5]~I .oe_register_mode = "none";
defparam \Instruction_EX[5]~I .oe_sync_reset = "none";
defparam \Instruction_EX[5]~I .operation_mode = "output";
defparam \Instruction_EX[5]~I .output_async_reset = "none";
defparam \Instruction_EX[5]~I .output_power_up = "low";
defparam \Instruction_EX[5]~I .output_register_mode = "none";
defparam \Instruction_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[6]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[6]));
// synopsys translate_off
defparam \Instruction_EX[6]~I .input_async_reset = "none";
defparam \Instruction_EX[6]~I .input_power_up = "low";
defparam \Instruction_EX[6]~I .input_register_mode = "none";
defparam \Instruction_EX[6]~I .input_sync_reset = "none";
defparam \Instruction_EX[6]~I .oe_async_reset = "none";
defparam \Instruction_EX[6]~I .oe_power_up = "low";
defparam \Instruction_EX[6]~I .oe_register_mode = "none";
defparam \Instruction_EX[6]~I .oe_sync_reset = "none";
defparam \Instruction_EX[6]~I .operation_mode = "output";
defparam \Instruction_EX[6]~I .output_async_reset = "none";
defparam \Instruction_EX[6]~I .output_power_up = "low";
defparam \Instruction_EX[6]~I .output_register_mode = "none";
defparam \Instruction_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[7]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[7]));
// synopsys translate_off
defparam \Instruction_EX[7]~I .input_async_reset = "none";
defparam \Instruction_EX[7]~I .input_power_up = "low";
defparam \Instruction_EX[7]~I .input_register_mode = "none";
defparam \Instruction_EX[7]~I .input_sync_reset = "none";
defparam \Instruction_EX[7]~I .oe_async_reset = "none";
defparam \Instruction_EX[7]~I .oe_power_up = "low";
defparam \Instruction_EX[7]~I .oe_register_mode = "none";
defparam \Instruction_EX[7]~I .oe_sync_reset = "none";
defparam \Instruction_EX[7]~I .operation_mode = "output";
defparam \Instruction_EX[7]~I .output_async_reset = "none";
defparam \Instruction_EX[7]~I .output_power_up = "low";
defparam \Instruction_EX[7]~I .output_register_mode = "none";
defparam \Instruction_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[8]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[8]));
// synopsys translate_off
defparam \Instruction_EX[8]~I .input_async_reset = "none";
defparam \Instruction_EX[8]~I .input_power_up = "low";
defparam \Instruction_EX[8]~I .input_register_mode = "none";
defparam \Instruction_EX[8]~I .input_sync_reset = "none";
defparam \Instruction_EX[8]~I .oe_async_reset = "none";
defparam \Instruction_EX[8]~I .oe_power_up = "low";
defparam \Instruction_EX[8]~I .oe_register_mode = "none";
defparam \Instruction_EX[8]~I .oe_sync_reset = "none";
defparam \Instruction_EX[8]~I .operation_mode = "output";
defparam \Instruction_EX[8]~I .output_async_reset = "none";
defparam \Instruction_EX[8]~I .output_power_up = "low";
defparam \Instruction_EX[8]~I .output_register_mode = "none";
defparam \Instruction_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[9]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[9]));
// synopsys translate_off
defparam \Instruction_EX[9]~I .input_async_reset = "none";
defparam \Instruction_EX[9]~I .input_power_up = "low";
defparam \Instruction_EX[9]~I .input_register_mode = "none";
defparam \Instruction_EX[9]~I .input_sync_reset = "none";
defparam \Instruction_EX[9]~I .oe_async_reset = "none";
defparam \Instruction_EX[9]~I .oe_power_up = "low";
defparam \Instruction_EX[9]~I .oe_register_mode = "none";
defparam \Instruction_EX[9]~I .oe_sync_reset = "none";
defparam \Instruction_EX[9]~I .operation_mode = "output";
defparam \Instruction_EX[9]~I .output_async_reset = "none";
defparam \Instruction_EX[9]~I .output_power_up = "low";
defparam \Instruction_EX[9]~I .output_register_mode = "none";
defparam \Instruction_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[10]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[10]));
// synopsys translate_off
defparam \Instruction_EX[10]~I .input_async_reset = "none";
defparam \Instruction_EX[10]~I .input_power_up = "low";
defparam \Instruction_EX[10]~I .input_register_mode = "none";
defparam \Instruction_EX[10]~I .input_sync_reset = "none";
defparam \Instruction_EX[10]~I .oe_async_reset = "none";
defparam \Instruction_EX[10]~I .oe_power_up = "low";
defparam \Instruction_EX[10]~I .oe_register_mode = "none";
defparam \Instruction_EX[10]~I .oe_sync_reset = "none";
defparam \Instruction_EX[10]~I .operation_mode = "output";
defparam \Instruction_EX[10]~I .output_async_reset = "none";
defparam \Instruction_EX[10]~I .output_power_up = "low";
defparam \Instruction_EX[10]~I .output_register_mode = "none";
defparam \Instruction_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[11]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[11]));
// synopsys translate_off
defparam \Instruction_EX[11]~I .input_async_reset = "none";
defparam \Instruction_EX[11]~I .input_power_up = "low";
defparam \Instruction_EX[11]~I .input_register_mode = "none";
defparam \Instruction_EX[11]~I .input_sync_reset = "none";
defparam \Instruction_EX[11]~I .oe_async_reset = "none";
defparam \Instruction_EX[11]~I .oe_power_up = "low";
defparam \Instruction_EX[11]~I .oe_register_mode = "none";
defparam \Instruction_EX[11]~I .oe_sync_reset = "none";
defparam \Instruction_EX[11]~I .operation_mode = "output";
defparam \Instruction_EX[11]~I .output_async_reset = "none";
defparam \Instruction_EX[11]~I .output_power_up = "low";
defparam \Instruction_EX[11]~I .output_register_mode = "none";
defparam \Instruction_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[12]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[12]));
// synopsys translate_off
defparam \Instruction_EX[12]~I .input_async_reset = "none";
defparam \Instruction_EX[12]~I .input_power_up = "low";
defparam \Instruction_EX[12]~I .input_register_mode = "none";
defparam \Instruction_EX[12]~I .input_sync_reset = "none";
defparam \Instruction_EX[12]~I .oe_async_reset = "none";
defparam \Instruction_EX[12]~I .oe_power_up = "low";
defparam \Instruction_EX[12]~I .oe_register_mode = "none";
defparam \Instruction_EX[12]~I .oe_sync_reset = "none";
defparam \Instruction_EX[12]~I .operation_mode = "output";
defparam \Instruction_EX[12]~I .output_async_reset = "none";
defparam \Instruction_EX[12]~I .output_power_up = "low";
defparam \Instruction_EX[12]~I .output_register_mode = "none";
defparam \Instruction_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[13]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[13]));
// synopsys translate_off
defparam \Instruction_EX[13]~I .input_async_reset = "none";
defparam \Instruction_EX[13]~I .input_power_up = "low";
defparam \Instruction_EX[13]~I .input_register_mode = "none";
defparam \Instruction_EX[13]~I .input_sync_reset = "none";
defparam \Instruction_EX[13]~I .oe_async_reset = "none";
defparam \Instruction_EX[13]~I .oe_power_up = "low";
defparam \Instruction_EX[13]~I .oe_register_mode = "none";
defparam \Instruction_EX[13]~I .oe_sync_reset = "none";
defparam \Instruction_EX[13]~I .operation_mode = "output";
defparam \Instruction_EX[13]~I .output_async_reset = "none";
defparam \Instruction_EX[13]~I .output_power_up = "low";
defparam \Instruction_EX[13]~I .output_register_mode = "none";
defparam \Instruction_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[14]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[14]));
// synopsys translate_off
defparam \Instruction_EX[14]~I .input_async_reset = "none";
defparam \Instruction_EX[14]~I .input_power_up = "low";
defparam \Instruction_EX[14]~I .input_register_mode = "none";
defparam \Instruction_EX[14]~I .input_sync_reset = "none";
defparam \Instruction_EX[14]~I .oe_async_reset = "none";
defparam \Instruction_EX[14]~I .oe_power_up = "low";
defparam \Instruction_EX[14]~I .oe_register_mode = "none";
defparam \Instruction_EX[14]~I .oe_sync_reset = "none";
defparam \Instruction_EX[14]~I .operation_mode = "output";
defparam \Instruction_EX[14]~I .output_async_reset = "none";
defparam \Instruction_EX[14]~I .output_power_up = "low";
defparam \Instruction_EX[14]~I .output_register_mode = "none";
defparam \Instruction_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[15]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[15]));
// synopsys translate_off
defparam \Instruction_EX[15]~I .input_async_reset = "none";
defparam \Instruction_EX[15]~I .input_power_up = "low";
defparam \Instruction_EX[15]~I .input_register_mode = "none";
defparam \Instruction_EX[15]~I .input_sync_reset = "none";
defparam \Instruction_EX[15]~I .oe_async_reset = "none";
defparam \Instruction_EX[15]~I .oe_power_up = "low";
defparam \Instruction_EX[15]~I .oe_register_mode = "none";
defparam \Instruction_EX[15]~I .oe_sync_reset = "none";
defparam \Instruction_EX[15]~I .operation_mode = "output";
defparam \Instruction_EX[15]~I .output_async_reset = "none";
defparam \Instruction_EX[15]~I .output_power_up = "low";
defparam \Instruction_EX[15]~I .output_register_mode = "none";
defparam \Instruction_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[16]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[16]));
// synopsys translate_off
defparam \Instruction_EX[16]~I .input_async_reset = "none";
defparam \Instruction_EX[16]~I .input_power_up = "low";
defparam \Instruction_EX[16]~I .input_register_mode = "none";
defparam \Instruction_EX[16]~I .input_sync_reset = "none";
defparam \Instruction_EX[16]~I .oe_async_reset = "none";
defparam \Instruction_EX[16]~I .oe_power_up = "low";
defparam \Instruction_EX[16]~I .oe_register_mode = "none";
defparam \Instruction_EX[16]~I .oe_sync_reset = "none";
defparam \Instruction_EX[16]~I .operation_mode = "output";
defparam \Instruction_EX[16]~I .output_async_reset = "none";
defparam \Instruction_EX[16]~I .output_power_up = "low";
defparam \Instruction_EX[16]~I .output_register_mode = "none";
defparam \Instruction_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[17]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[17]));
// synopsys translate_off
defparam \Instruction_EX[17]~I .input_async_reset = "none";
defparam \Instruction_EX[17]~I .input_power_up = "low";
defparam \Instruction_EX[17]~I .input_register_mode = "none";
defparam \Instruction_EX[17]~I .input_sync_reset = "none";
defparam \Instruction_EX[17]~I .oe_async_reset = "none";
defparam \Instruction_EX[17]~I .oe_power_up = "low";
defparam \Instruction_EX[17]~I .oe_register_mode = "none";
defparam \Instruction_EX[17]~I .oe_sync_reset = "none";
defparam \Instruction_EX[17]~I .operation_mode = "output";
defparam \Instruction_EX[17]~I .output_async_reset = "none";
defparam \Instruction_EX[17]~I .output_power_up = "low";
defparam \Instruction_EX[17]~I .output_register_mode = "none";
defparam \Instruction_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[18]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[18]));
// synopsys translate_off
defparam \Instruction_EX[18]~I .input_async_reset = "none";
defparam \Instruction_EX[18]~I .input_power_up = "low";
defparam \Instruction_EX[18]~I .input_register_mode = "none";
defparam \Instruction_EX[18]~I .input_sync_reset = "none";
defparam \Instruction_EX[18]~I .oe_async_reset = "none";
defparam \Instruction_EX[18]~I .oe_power_up = "low";
defparam \Instruction_EX[18]~I .oe_register_mode = "none";
defparam \Instruction_EX[18]~I .oe_sync_reset = "none";
defparam \Instruction_EX[18]~I .operation_mode = "output";
defparam \Instruction_EX[18]~I .output_async_reset = "none";
defparam \Instruction_EX[18]~I .output_power_up = "low";
defparam \Instruction_EX[18]~I .output_register_mode = "none";
defparam \Instruction_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[19]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[19]));
// synopsys translate_off
defparam \Instruction_EX[19]~I .input_async_reset = "none";
defparam \Instruction_EX[19]~I .input_power_up = "low";
defparam \Instruction_EX[19]~I .input_register_mode = "none";
defparam \Instruction_EX[19]~I .input_sync_reset = "none";
defparam \Instruction_EX[19]~I .oe_async_reset = "none";
defparam \Instruction_EX[19]~I .oe_power_up = "low";
defparam \Instruction_EX[19]~I .oe_register_mode = "none";
defparam \Instruction_EX[19]~I .oe_sync_reset = "none";
defparam \Instruction_EX[19]~I .operation_mode = "output";
defparam \Instruction_EX[19]~I .output_async_reset = "none";
defparam \Instruction_EX[19]~I .output_power_up = "low";
defparam \Instruction_EX[19]~I .output_register_mode = "none";
defparam \Instruction_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[20]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[20]));
// synopsys translate_off
defparam \Instruction_EX[20]~I .input_async_reset = "none";
defparam \Instruction_EX[20]~I .input_power_up = "low";
defparam \Instruction_EX[20]~I .input_register_mode = "none";
defparam \Instruction_EX[20]~I .input_sync_reset = "none";
defparam \Instruction_EX[20]~I .oe_async_reset = "none";
defparam \Instruction_EX[20]~I .oe_power_up = "low";
defparam \Instruction_EX[20]~I .oe_register_mode = "none";
defparam \Instruction_EX[20]~I .oe_sync_reset = "none";
defparam \Instruction_EX[20]~I .operation_mode = "output";
defparam \Instruction_EX[20]~I .output_async_reset = "none";
defparam \Instruction_EX[20]~I .output_power_up = "low";
defparam \Instruction_EX[20]~I .output_register_mode = "none";
defparam \Instruction_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[21]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[21]));
// synopsys translate_off
defparam \Instruction_EX[21]~I .input_async_reset = "none";
defparam \Instruction_EX[21]~I .input_power_up = "low";
defparam \Instruction_EX[21]~I .input_register_mode = "none";
defparam \Instruction_EX[21]~I .input_sync_reset = "none";
defparam \Instruction_EX[21]~I .oe_async_reset = "none";
defparam \Instruction_EX[21]~I .oe_power_up = "low";
defparam \Instruction_EX[21]~I .oe_register_mode = "none";
defparam \Instruction_EX[21]~I .oe_sync_reset = "none";
defparam \Instruction_EX[21]~I .operation_mode = "output";
defparam \Instruction_EX[21]~I .output_async_reset = "none";
defparam \Instruction_EX[21]~I .output_power_up = "low";
defparam \Instruction_EX[21]~I .output_register_mode = "none";
defparam \Instruction_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[22]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[22]));
// synopsys translate_off
defparam \Instruction_EX[22]~I .input_async_reset = "none";
defparam \Instruction_EX[22]~I .input_power_up = "low";
defparam \Instruction_EX[22]~I .input_register_mode = "none";
defparam \Instruction_EX[22]~I .input_sync_reset = "none";
defparam \Instruction_EX[22]~I .oe_async_reset = "none";
defparam \Instruction_EX[22]~I .oe_power_up = "low";
defparam \Instruction_EX[22]~I .oe_register_mode = "none";
defparam \Instruction_EX[22]~I .oe_sync_reset = "none";
defparam \Instruction_EX[22]~I .operation_mode = "output";
defparam \Instruction_EX[22]~I .output_async_reset = "none";
defparam \Instruction_EX[22]~I .output_power_up = "low";
defparam \Instruction_EX[22]~I .output_register_mode = "none";
defparam \Instruction_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[23]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[23]));
// synopsys translate_off
defparam \Instruction_EX[23]~I .input_async_reset = "none";
defparam \Instruction_EX[23]~I .input_power_up = "low";
defparam \Instruction_EX[23]~I .input_register_mode = "none";
defparam \Instruction_EX[23]~I .input_sync_reset = "none";
defparam \Instruction_EX[23]~I .oe_async_reset = "none";
defparam \Instruction_EX[23]~I .oe_power_up = "low";
defparam \Instruction_EX[23]~I .oe_register_mode = "none";
defparam \Instruction_EX[23]~I .oe_sync_reset = "none";
defparam \Instruction_EX[23]~I .operation_mode = "output";
defparam \Instruction_EX[23]~I .output_async_reset = "none";
defparam \Instruction_EX[23]~I .output_power_up = "low";
defparam \Instruction_EX[23]~I .output_register_mode = "none";
defparam \Instruction_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[24]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[24]));
// synopsys translate_off
defparam \Instruction_EX[24]~I .input_async_reset = "none";
defparam \Instruction_EX[24]~I .input_power_up = "low";
defparam \Instruction_EX[24]~I .input_register_mode = "none";
defparam \Instruction_EX[24]~I .input_sync_reset = "none";
defparam \Instruction_EX[24]~I .oe_async_reset = "none";
defparam \Instruction_EX[24]~I .oe_power_up = "low";
defparam \Instruction_EX[24]~I .oe_register_mode = "none";
defparam \Instruction_EX[24]~I .oe_sync_reset = "none";
defparam \Instruction_EX[24]~I .operation_mode = "output";
defparam \Instruction_EX[24]~I .output_async_reset = "none";
defparam \Instruction_EX[24]~I .output_power_up = "low";
defparam \Instruction_EX[24]~I .output_register_mode = "none";
defparam \Instruction_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[25]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[25]));
// synopsys translate_off
defparam \Instruction_EX[25]~I .input_async_reset = "none";
defparam \Instruction_EX[25]~I .input_power_up = "low";
defparam \Instruction_EX[25]~I .input_register_mode = "none";
defparam \Instruction_EX[25]~I .input_sync_reset = "none";
defparam \Instruction_EX[25]~I .oe_async_reset = "none";
defparam \Instruction_EX[25]~I .oe_power_up = "low";
defparam \Instruction_EX[25]~I .oe_register_mode = "none";
defparam \Instruction_EX[25]~I .oe_sync_reset = "none";
defparam \Instruction_EX[25]~I .operation_mode = "output";
defparam \Instruction_EX[25]~I .output_async_reset = "none";
defparam \Instruction_EX[25]~I .output_power_up = "low";
defparam \Instruction_EX[25]~I .output_register_mode = "none";
defparam \Instruction_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[26]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[26]));
// synopsys translate_off
defparam \Instruction_EX[26]~I .input_async_reset = "none";
defparam \Instruction_EX[26]~I .input_power_up = "low";
defparam \Instruction_EX[26]~I .input_register_mode = "none";
defparam \Instruction_EX[26]~I .input_sync_reset = "none";
defparam \Instruction_EX[26]~I .oe_async_reset = "none";
defparam \Instruction_EX[26]~I .oe_power_up = "low";
defparam \Instruction_EX[26]~I .oe_register_mode = "none";
defparam \Instruction_EX[26]~I .oe_sync_reset = "none";
defparam \Instruction_EX[26]~I .operation_mode = "output";
defparam \Instruction_EX[26]~I .output_async_reset = "none";
defparam \Instruction_EX[26]~I .output_power_up = "low";
defparam \Instruction_EX[26]~I .output_register_mode = "none";
defparam \Instruction_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[27]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[27]));
// synopsys translate_off
defparam \Instruction_EX[27]~I .input_async_reset = "none";
defparam \Instruction_EX[27]~I .input_power_up = "low";
defparam \Instruction_EX[27]~I .input_register_mode = "none";
defparam \Instruction_EX[27]~I .input_sync_reset = "none";
defparam \Instruction_EX[27]~I .oe_async_reset = "none";
defparam \Instruction_EX[27]~I .oe_power_up = "low";
defparam \Instruction_EX[27]~I .oe_register_mode = "none";
defparam \Instruction_EX[27]~I .oe_sync_reset = "none";
defparam \Instruction_EX[27]~I .operation_mode = "output";
defparam \Instruction_EX[27]~I .output_async_reset = "none";
defparam \Instruction_EX[27]~I .output_power_up = "low";
defparam \Instruction_EX[27]~I .output_register_mode = "none";
defparam \Instruction_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[28]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[28]));
// synopsys translate_off
defparam \Instruction_EX[28]~I .input_async_reset = "none";
defparam \Instruction_EX[28]~I .input_power_up = "low";
defparam \Instruction_EX[28]~I .input_register_mode = "none";
defparam \Instruction_EX[28]~I .input_sync_reset = "none";
defparam \Instruction_EX[28]~I .oe_async_reset = "none";
defparam \Instruction_EX[28]~I .oe_power_up = "low";
defparam \Instruction_EX[28]~I .oe_register_mode = "none";
defparam \Instruction_EX[28]~I .oe_sync_reset = "none";
defparam \Instruction_EX[28]~I .operation_mode = "output";
defparam \Instruction_EX[28]~I .output_async_reset = "none";
defparam \Instruction_EX[28]~I .output_power_up = "low";
defparam \Instruction_EX[28]~I .output_register_mode = "none";
defparam \Instruction_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[29]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[29]));
// synopsys translate_off
defparam \Instruction_EX[29]~I .input_async_reset = "none";
defparam \Instruction_EX[29]~I .input_power_up = "low";
defparam \Instruction_EX[29]~I .input_register_mode = "none";
defparam \Instruction_EX[29]~I .input_sync_reset = "none";
defparam \Instruction_EX[29]~I .oe_async_reset = "none";
defparam \Instruction_EX[29]~I .oe_power_up = "low";
defparam \Instruction_EX[29]~I .oe_register_mode = "none";
defparam \Instruction_EX[29]~I .oe_sync_reset = "none";
defparam \Instruction_EX[29]~I .operation_mode = "output";
defparam \Instruction_EX[29]~I .output_async_reset = "none";
defparam \Instruction_EX[29]~I .output_power_up = "low";
defparam \Instruction_EX[29]~I .output_register_mode = "none";
defparam \Instruction_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[30]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[30]));
// synopsys translate_off
defparam \Instruction_EX[30]~I .input_async_reset = "none";
defparam \Instruction_EX[30]~I .input_power_up = "low";
defparam \Instruction_EX[30]~I .input_register_mode = "none";
defparam \Instruction_EX[30]~I .input_sync_reset = "none";
defparam \Instruction_EX[30]~I .oe_async_reset = "none";
defparam \Instruction_EX[30]~I .oe_power_up = "low";
defparam \Instruction_EX[30]~I .oe_register_mode = "none";
defparam \Instruction_EX[30]~I .oe_sync_reset = "none";
defparam \Instruction_EX[30]~I .operation_mode = "output";
defparam \Instruction_EX[30]~I .output_async_reset = "none";
defparam \Instruction_EX[30]~I .output_power_up = "low";
defparam \Instruction_EX[30]~I .output_register_mode = "none";
defparam \Instruction_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_EX[31]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_EX[31]));
// synopsys translate_off
defparam \Instruction_EX[31]~I .input_async_reset = "none";
defparam \Instruction_EX[31]~I .input_power_up = "low";
defparam \Instruction_EX[31]~I .input_register_mode = "none";
defparam \Instruction_EX[31]~I .input_sync_reset = "none";
defparam \Instruction_EX[31]~I .oe_async_reset = "none";
defparam \Instruction_EX[31]~I .oe_power_up = "low";
defparam \Instruction_EX[31]~I .oe_register_mode = "none";
defparam \Instruction_EX[31]~I .oe_sync_reset = "none";
defparam \Instruction_EX[31]~I .operation_mode = "output";
defparam \Instruction_EX[31]~I .output_async_reset = "none";
defparam \Instruction_EX[31]~I .output_power_up = "low";
defparam \Instruction_EX[31]~I .output_register_mode = "none";
defparam \Instruction_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
