// Seed: 4022726432
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  logic id_6 = id_1;
  logic id_7;
  logic id_8;
  assign id_3 = id_4 & id_0 == 1;
  logic id_9;
  logic id_10;
  assign id_6 = 1;
  type_19(
      id_6, id_2
  );
endmodule
