
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 429.820 ; gain = 98.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/EX20_SRAM/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'segdisplay' [C:/Users/Administrator/Desktop/EX20_SRAM/seg.v:1]
	Parameter CNT_WAIT_MAX bound to: 25'b0000000001100001101001111 
	Parameter SEG_0 bound to: 8'b11000000 
	Parameter SEG_1 bound to: 8'b11111001 
	Parameter SEG_2 bound to: 8'b10100100 
	Parameter SEG_3 bound to: 8'b10110000 
	Parameter SEG_4 bound to: 8'b10011001 
	Parameter SEG_5 bound to: 8'b10010010 
	Parameter SEG_6 bound to: 8'b10000010 
	Parameter SEG_7 bound to: 8'b11111000 
	Parameter SEG_8 bound to: 8'b10000000 
	Parameter SEG_9 bound to: 8'b10010000 
	Parameter SEG_A bound to: 8'b10001000 
	Parameter SEG_B bound to: 8'b10000011 
	Parameter SEG_C bound to: 8'b11000110 
	Parameter SEG_D bound to: 8'b10100001 
	Parameter SEG_E bound to: 8'b10000110 
	Parameter SEG_F bound to: 8'b10001110 
	Parameter SEG_X bound to: 8'b10111111 
	Parameter IDLE bound to: 8'b11111111 
	Parameter SEG_C7 bound to: 8'b00000001 
	Parameter SEG_C6 bound to: 8'b00000010 
	Parameter SEG_C5 bound to: 8'b00000100 
	Parameter SEG_C4 bound to: 8'b00001000 
	Parameter SEG_C3 bound to: 8'b00010000 
	Parameter SEG_C2 bound to: 8'b00100000 
	Parameter SEG_C1 bound to: 8'b01000000 
	Parameter SEG_C0 bound to: 8'b10000000 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/EX20_SRAM/seg.v:78]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/EX20_SRAM/seg.v:141]
WARNING: [Synth 8-5788] Register cnt_reg in module segdisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/EX20_SRAM/seg.v:50]
INFO: [Synth 8-6155] done synthesizing module 'segdisplay' (1#1) [C:/Users/Administrator/Desktop/EX20_SRAM/seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sram_controller' [C:/Users/Administrator/Desktop/EX20_SRAM/sram_controller.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter WRT0 bound to: 4'b0001 
	Parameter WRT1 bound to: 4'b0010 
	Parameter REA0 bound to: 4'b0011 
	Parameter REA1 bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'sram_controller' (2#1) [C:/Users/Administrator/Desktop/EX20_SRAM/sram_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/Administrator/Desktop/EX20_SRAM/top.v:2]
WARNING: [Synth 8-3917] design top has port addr[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[0] driven by constant 0
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[16]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[15]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[14]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[13]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[12]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[11]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[10]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[9]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[8]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[7]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[6]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[5]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[4]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[3]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[2]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[1]
WARNING: [Synth 8-3331] design sram_controller has unconnected port addr[0]
WARNING: [Synth 8-3331] design top has unconnected port key_in[3]
WARNING: [Synth 8-3331] design top has unconnected port key_in[2]
WARNING: [Synth 8-3331] design top has unconnected port key_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 485.723 ; gain = 154.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 485.723 ; gain = 154.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 485.723 ; gain = 154.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/EX20_SRAM/sm.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/EX20_SRAM/sm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/EX20_SRAM/sm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.543 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 767.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 767.543 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 767.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.543 ; gain = 436.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 767.543 ; gain = 436.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 767.543 ; gain = 436.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_status_reg' in module 'segdisplay'
INFO: [Synth 8-5545] ROM "cnt_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "seg_a0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'sram_controller'
INFO: [Synth 8-5544] ROM "rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_status_reg' using encoding 'sequential' in module 'segdisplay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    WRT0 |                              001 |                             0001
                    WRT1 |                              010 |                             0010
                    REA0 |                              011 |                             0011
                    REA1 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'sram_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 767.543 ; gain = 436.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module segdisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sram_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst_seg/cnt_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_seg/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port ce driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port addr[0] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port key_in[3]
WARNING: [Synth 8-3331] design top has unconnected port key_in[2]
WARNING: [Synth 8-3331] design top has unconnected port key_in[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wr_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wr_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wr_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wr_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wr_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wr_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wr_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_seg/seg_data_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 767.543 ; gain = 436.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 780.820 ; gain = 449.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 780.969 ; gain = 449.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |    11|
|6     |LUT4   |    15|
|7     |LUT5   |    38|
|8     |LUT6   |     6|
|9     |FDCE   |    53|
|10    |FDPE   |    17|
|11    |FDRE   |     1|
|12    |IBUF   |     3|
|13    |IOBUF  |     8|
|14    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   202|
|2     |  inst_seg          |segdisplay      |   126|
|3     |  u_sram_controller |sram_controller |    27|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 791.145 ; gain = 178.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 791.145 ; gain = 460.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 804.488 ; gain = 486.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/EX20_SRAM/EX20_SRAM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 14:57:02 2024...
