# 🎯 RISC-V VSD SoC Tapeout Program – Journey Tracker

<div align="center">

![RISC-V Logo](https://img.shields.io/badge/RISC--V-Architecture-blue?style=for-the-badge&logo=risc-v)
![VSD](https://img.shields.io/badge/VSD-VLSI%20System%20Design-orange?style=for-the-badge)
![IIT Gandhinagar](https://img.shields.io/badge/IIT-Gandhinagar-green?style=for-the-badge)

**From RTL Design to Silicon Tapeout**

*Organized by IIT Gandhinagar & VLSI System Design (VSD)*

</div>

---

## 📖 Program Overview

This repository chronicles my complete journey through an intensive RISC-V SoC Tapeout Program. It documents a practical, end-to-end project covering the entire ASIC design flow, from digital design fundamentals to the final tapeout of a manufactured System on Chip (SoC).

### 🎯 Program Objectives
- Master RISC-V 
- Learn RTL-to-GDSII flow using open-source EDA tools
- Design and implement a SoC
- Experience real silicon tapeout process
- Build industry-ready VLSI design skills

### 🛠️ Tools & Technologies
- **RTL Design**: Verilog
- **Synthesis**: Yosys, OpenSTA
- **Simulation**: Icarus Verilog, GTKWave
- **Physical Design**: OpenLane, Magic
- **Tapeout**: Sky130 PDK, Caravel SoC

---

## 📊 Progress Overview

![Progress](https://img.shields.io/badge/Weeks%20Completed-0-red?style=flat-square)
![Tasks](https://img.shields.io/badge/Tasks%20Completed-2-brightgreen?style=flat-square)
![Theory classes](https://img.shields.io/badge/Lab%20Reports-1-blue?style=flat-square)

<div align="center">

| Phase | Weeks | Status | Progress |
|-------|-------|---------|----------|
| **Installation** | 0 | 🟢 Completed | ██████████100% |
| **RTL-Design** | 1 | ⚪ Pending | ░░░░░░░░░░ 0% |

</div>

---

## 📅 Detailed Weekly Progress

### 🏁 **Week 0 – Installation**
*Installing the open-source tools*

<details>
<summary><strong>📋 Tasks Completed</strong></summary>

- [x] **Task 0.1**: Created the Git repo and made notes of the first video
- [x] **Task 0.2**: Completed installation of the tools

</details>

<details>
<summary><strong>🎯 Learning Objectives</strong></summary>

- Understand program structure and expectations
- Set up Git repo
- Configure Linux system for EDA tools
- Installation of EDA tools

</details>


**📂 Installation**: [Week0/task2_readme.md](Week0/task2_readme.md) | **🔗 Notes**: [Week0/task1_readme.md](Week0/task1_readme.md)

---

### 🛠️ **Tool Documentation**
- [Yosys Manual](https://yosyshq.readthedocs.io/projects/yosys/en/latest/cmd_ref.html)
- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [Magic VLSI Layout Tool](http://opencircuitdesign.com/magic/)
- [Sky130 PDK Documentation](https://skywater-pdk.readthedocs.io/)

---

## 📈 Statistics Dashboard

<div align="center">

### Current Sprint: Week 0 🏃‍♂️

| Metric | Value | Target |
|--------|-------|---------|
| **Lab Hours** | - | - |
| **Tasks Completed** | 2/2 | 2/2 |
| **Theory classes** | 1/1 | 1/1 |


</div>


