Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 17 16:14:01 2024
| Host         : ImPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file climateControl_TOP_control_sets_placed.rpt
| Design       : climateControl_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           38 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |             534 |          147 |
| Yes          | No                    | No                     |              47 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                      Enable Signal                     |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  door_controller/morse_fsm/one_bit_reg_i_1_n_0       |                                                        |                                                                        |                1 |              1 |         1.00 |
|  door_controller/clock_2hz/beat2hz                   |                                                        |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | door_controller/center_debouncer/clockDividerInst/E[0] |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | door_controller/east_debouncer/clockDividerInst/E[0]   |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_5/clockDividerInst/E[0]                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_4/clockDividerInst/beat                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_3/clockDividerInst/beat                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_2/clockDividerInst/beat                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_1/clockDividerInst/E[0]                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | deb_0/clockDividerInst/beat                            |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | door_controller/west_debouncer/clockDividerInst/E[0]   |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | door_controller/south_debouncer/clockDividerInst/E[0]  |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | door_controller/north_debouncer/clockDividerInst/E[0]  |                                                                        |                1 |              1 |         1.00 |
|  clockDividerInst/CLK                                |                                                        |                                                                        |                1 |              2 |         2.00 |
|  door_controller/E[0]                                |                                                        |                                                                        |                1 |              2 |         2.00 |
|  door_controller/morse_fsm/nextstate_reg[2]_i_2_n_0  |                                                        |                                                                        |                1 |              3 |         3.00 |
|  door_controller/clock_2hz/beat2hz                   | door_controller/open_timeout[4]_i_2_n_0                | door_controller/open_timeout[4]_i_1_n_0                                |                1 |              4 |         4.00 |
|  door_controller/clock_1hz/beat1hz                   | door_controller/door_timeout[3]_i_1_n_0                |                                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       | door_controller/morse_fsm/cnt[3]_i_1_n_0               |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       | door_controller/clock_05hz/E[0]                        |                                                                        |                4 |              4 |         1.00 |
|  fsm/s0/CLK                                          | fsm/curToExpT_0_5                                      |                                                                        |                1 |              4 |         4.00 |
|  fsm/s0/CLK                                          | fsm/curToExpT_1                                        |                                                                        |                2 |              4 |         2.00 |
|  fsm/s2/pipeline_reg[2]_0                            | fsm/curToOutT                                          |                                                                        |                2 |              5 |         2.50 |
|  door_controller/next_people_count__0                |                                                        | door_controller/p_1_in                                                 |                2 |              5 |         2.50 |
|  door_controller/people_count0                       |                                                        |                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                       | door_controller/password_fsm/S2_timeout[4]_i_1_n_0     |                                                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                       | door_controller/morse_fsm/timeout[5]_i_1_n_0           |                                                                        |                3 |              6 |         2.00 |
|  door_controller/FSM_onehot_nextstate_reg[5]_i_2_n_0 |                                                        |                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/reset                                  |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG                                       |                                                        | btn_reset_IBUF                                                         |               12 |             14 |         1.17 |
|  clk_IBUF_BUFG                                       |                                                        | deb_2/clockDividerInst/counter[0]_i_1__0_n_0                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | fsm/clockDividerInst_0_5/counter[0]_i_1__16_n_0                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | deb_0/clockDividerInst/counter[0]_i_1_n_0                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | clockDividerInst/counter[0]_i_1__13_n_0                                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/clock_05hz/counter[0]_i_1__12_n_0                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/pipeline_reg[2]_4                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clear                                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clockDividerInst/pipeline_reg[2]_1     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clockDividerInst/pipeline_reg[2]_2     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       | fsm/FSM_onehot_state_reg_n_0_[4]                       | fsm/clockDividerInst_20/counter[0]_i_1__4_n_0                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       | fsm/FSM_onehot_state_reg_n_0_[3]                       | fsm/clockDividerInst_10/counter[0]_i_1__3_n_0                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clockDividerInst/pipeline_reg[2]_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | deb_1/clockDividerInst/counter[0]_i_1__14_n_0                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clockDividerInst/pipeline_reg[2]       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | door_controller/south_debouncer/clockDividerInst/counter[0]_i_1__8_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | deb_5/clockDividerInst/counter[0]_i_1__15_n_0                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | deb_4/clockDividerInst/counter[0]_i_1__2_n_0                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        | deb_3/clockDividerInst/counter[0]_i_1__1_n_0                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                       |                                                        |                                                                        |               29 |             67 |         2.31 |
+------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


