Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 30 22:22:40 2025
| Host         : Firstputve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
SYNTH-10   Warning   Wide multiplier        3           
TIMING-16  Warning   Large setup violation  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.885      -71.583                     32                  635        0.061        0.000                      0                  635        2.596        0.000                       0                   310  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -3.885      -71.583                     32                  635        0.061        0.000                      0                  635        2.596        0.000                       0                   306  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.885ns,  Total Violation      -71.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.885ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 7.589ns (66.241%)  route 3.868ns (33.759%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 5.560 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.900    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.139 r  arm1/IEStage/alu/mult_full_carry__2/O[2]
                         net (fo=1, routed)           0.555     9.694    arm1/IERegister/mult_full__3[14]
    SLICE_X15Y15         LUT5 (Prop_lut5_I4_O)        0.301     9.995 r  arm1/IERegister/resultm[30]_i_1/O
                         net (fo=1, routed)           0.000     9.995    arm1/AMRegister/resultm_reg[31]_1[30]
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.444     5.560    arm1/AMRegister/clk_out1
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[30]/C
                         clock pessimism              0.639     6.199    
                         clock uncertainty           -0.121     6.079    
    SLICE_X15Y15         FDCE (Setup_fdce_C_D)        0.031     6.110    arm1/AMRegister/resultm_reg[30]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                 -3.885    

Slack (VIOLATED) :        -3.824ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.395ns  (logic 7.671ns (67.319%)  route 3.724ns (32.681%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 5.560 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.900    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.215 r  arm1/IEStage/alu/mult_full_carry__2/O[3]
                         net (fo=1, routed)           0.411     9.626    arm1/IERegister/mult_full__3[15]
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.307     9.933 r  arm1/IERegister/resultm[31]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     9.933    arm1/AMRegister/resultm_reg[31]_1[31]
    SLICE_X13Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.444     5.560    arm1/AMRegister/clk_out1
    SLICE_X13Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[31]/C
                         clock pessimism              0.639     6.199    
                         clock uncertainty           -0.121     6.079    
    SLICE_X13Y15         FDCE (Setup_fdce_C_D)        0.031     6.110    arm1/AMRegister/resultm_reg[31]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 -3.824    

Slack (VIOLATED) :        -3.822ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 7.678ns (67.114%)  route 3.762ns (32.886%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 5.559 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.900    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.223 r  arm1/IEStage/alu/mult_full_carry__2/O[1]
                         net (fo=1, routed)           0.449     9.672    arm1/IERegister/mult_full__3[13]
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.306     9.978 r  arm1/IERegister/resultm[29]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.978    arm1/AMRegister/resultm_reg[31]_1[29]
    SLICE_X12Y16         FDCE                                         r  arm1/AMRegister/resultm_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.443     5.559    arm1/AMRegister/clk_out1
    SLICE_X12Y16         FDCE                                         r  arm1/AMRegister/resultm_reg[29]/C
                         clock pessimism              0.639     6.198    
                         clock uncertainty           -0.121     6.078    
    SLICE_X12Y16         FDCE (Setup_fdce_C_D)        0.079     6.157    arm1/AMRegister/resultm_reg[29]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 -3.822    

Slack (VIOLATED) :        -3.774ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 7.446ns (65.701%)  route 3.887ns (34.299%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 5.562 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.002 r  arm1/IEStage/alu/mult_full_carry__1/O[0]
                         net (fo=1, routed)           0.574     9.576    arm1/IERegister/mult_full__3[8]
    SLICE_X11Y13         LUT5 (Prop_lut5_I3_O)        0.295     9.871 r  arm1/IERegister/resultm[24]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.871    arm1/AMRegister/resultm_reg[31]_1[24]
    SLICE_X11Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446     5.562    arm1/AMRegister/clk_out1
    SLICE_X11Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[24]/C
                         clock pessimism              0.625     6.187    
                         clock uncertainty           -0.121     6.067    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.031     6.098    arm1/AMRegister/resultm_reg[24]
  -------------------------------------------------------------------
                         required time                          6.098    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 -3.774    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 7.531ns (66.713%)  route 3.758ns (33.287%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 5.560 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.695     8.095    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.615 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     8.615    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.938 r  arm1/IEStage/alu/mult_full_carry__0/O[1]
                         net (fo=1, routed)           0.583     9.521    arm1/IERegister/mult_full__3[5]
    SLICE_X13Y15         LUT5 (Prop_lut5_I3_O)        0.306     9.827 r  arm1/IERegister/resultm[21]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.827    arm1/AMRegister/resultm_reg[31]_1[21]
    SLICE_X13Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.444     5.560    arm1/AMRegister/clk_out1
    SLICE_X13Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/C
                         clock pessimism              0.639     6.199    
                         clock uncertainty           -0.121     6.079    
    SLICE_X13Y15         FDCE (Setup_fdce_C_D)        0.029     6.108    arm1/AMRegister/resultm_reg[21]
  -------------------------------------------------------------------
                         required time                          6.108    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 7.561ns (66.969%)  route 3.729ns (33.031%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 5.561 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.106 r  arm1/IEStage/alu/mult_full_carry__1/O[1]
                         net (fo=1, routed)           0.416     9.522    arm1/IERegister/mult_full__3[9]
    SLICE_X15Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.828 r  arm1/IERegister/resultm[25]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.828    arm1/AMRegister/resultm_reg[31]_1[25]
    SLICE_X15Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445     5.561    arm1/AMRegister/clk_out1
    SLICE_X15Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[25]/C
                         clock pessimism              0.639     6.200    
                         clock uncertainty           -0.121     6.080    
    SLICE_X15Y13         FDCE (Setup_fdce_C_D)        0.031     6.111    arm1/AMRegister/resultm_reg[25]
  -------------------------------------------------------------------
                         required time                          6.111    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 7.563ns (67.631%)  route 3.620ns (32.369%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 5.561 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.900    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.119 r  arm1/IEStage/alu/mult_full_carry__2/O[0]
                         net (fo=1, routed)           0.307     9.426    arm1/IERegister/mult_full__3[12]
    SLICE_X15Y14         LUT5 (Prop_lut5_I3_O)        0.295     9.721 r  arm1/IERegister/resultm[28]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.721    arm1/AMRegister/resultm_reg[31]_1[28]
    SLICE_X15Y14         FDCE                                         r  arm1/AMRegister/resultm_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445     5.561    arm1/AMRegister/clk_out1
    SLICE_X15Y14         FDCE                                         r  arm1/AMRegister/resultm_reg[28]/C
                         clock pessimism              0.639     6.200    
                         clock uncertainty           -0.121     6.080    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.029     6.109    arm1/AMRegister/resultm_reg[28]
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.593ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 7.166ns (64.196%)  route 3.997ns (35.804%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 5.560 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.523     7.922    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.046 r  arm1/IEStage/alu/mult_full_carry_i_3/O
                         net (fo=1, routed)           0.000     8.046    arm1/IEStage/alu/mult_full_carry_i_3_n_1
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.276 r  arm1/IEStage/alu/mult_full_carry/O[1]
                         net (fo=1, routed)           0.559     8.835    arm1/IERegister/mult_full__3[1]
    SLICE_X15Y13         LUT4 (Prop_lut4_I0_O)        0.306     9.141 r  arm1/IERegister/resultm[17]_i_3/O
                         net (fo=1, routed)           0.436     9.577    arm1/IERegister/resultm[17]_i_3_n_1
    SLICE_X15Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.701 r  arm1/IERegister/resultm[17]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.701    arm1/AMRegister/resultm_reg[31]_1[17]
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.444     5.560    arm1/AMRegister/clk_out1
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/resultm_reg[17]/C
                         clock pessimism              0.639     6.199    
                         clock uncertainty           -0.121     6.079    
    SLICE_X15Y15         FDCE (Setup_fdce_C_D)        0.029     6.108    arm1/AMRegister/resultm_reg[17]
  -------------------------------------------------------------------
                         required time                          6.108    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                 -3.593    

Slack (VIOLATED) :        -3.585ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 7.554ns (67.708%)  route 3.603ns (32.292%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 5.562 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[3]
                         net (fo=2, routed)           0.834     8.233    arm1/IEStage/alu/mult_full__1_n_103
    SLICE_X12Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.783 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.783    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.098 r  arm1/IEStage/alu/mult_full_carry__1/O[3]
                         net (fo=1, routed)           0.290     9.388    arm1/IERegister/mult_full__3[11]
    SLICE_X15Y12         LUT5 (Prop_lut5_I3_O)        0.307     9.695 r  arm1/IERegister/resultm[27]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.695    arm1/AMRegister/resultm_reg[31]_1[27]
    SLICE_X15Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446     5.562    arm1/AMRegister/clk_out1
    SLICE_X15Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[27]/C
                         clock pessimism              0.639     6.201    
                         clock uncertainty           -0.121     6.081    
    SLICE_X15Y12         FDCE (Setup_fdce_C_D)        0.029     6.110    arm1/AMRegister/resultm_reg[27]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                 -3.585    

Slack (VIOLATED) :        -3.582ns  (required time - arrival time)
  Source:                 arm1/WBRegister/wa3w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/AMRegister/resultm_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 7.524ns (67.516%)  route 3.620ns (32.484%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 5.564 - 7.692 ) 
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.569    -1.462    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.006 f  arm1/WBRegister/wa3w_reg[1]/Q
                         net (fo=96, routed)          0.706    -0.300    arm1/IERegister/mult_full_i_35_0[1]
    SLICE_X15Y9          LUT3 (Prop_lut3_I2_O)        0.124    -0.176 f  arm1/IERegister/mult_full_i_48/O
                         net (fo=2, routed)           0.450     0.274    arm1/IERegister/mult_full_i_48_n_1
    SLICE_X15Y6          LUT4 (Prop_lut4_I3_O)        0.124     0.398 r  arm1/IERegister/mult_full_i_35/O
                         net (fo=32, routed)          0.693     1.091    arm1/IERegister/mult_full_i_35_n_1
    SLICE_X14Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.215 r  arm1/IERegister/mult_full__0_i_5/O
                         net (fo=5, routed)           0.628     1.843    arm1/IEStage/alu/srcae[12]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036     5.879 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.881    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.399 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.695     8.095    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.615 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     8.615    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.930 r  arm1/IEStage/alu/mult_full_carry__0/O[3]
                         net (fo=1, routed)           0.446     9.375    arm1/IERegister/mult_full__3[7]
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.307     9.682 r  arm1/IERegister/resultm[23]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     9.682    arm1/AMRegister/resultm_reg[31]_1[23]
    SLICE_X11Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    M18                                               0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     8.497 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.659    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     2.437 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.025    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.116 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.448     5.564    arm1/AMRegister/clk_out1
    SLICE_X11Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[23]/C
                         clock pessimism              0.625     6.189    
                         clock uncertainty           -0.121     6.069    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.031     6.100    arm1/AMRegister/resultm_reg[23]
  -------------------------------------------------------------------
                         required time                          6.100    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 -3.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMS32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMS32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.243    -0.291    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/ADDRD0
    SLICE_X14Y5          RAMS32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y5          RAMS32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.250    -0.662    
    SLICE_X14Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.352    arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.336%)  route 0.295ns (67.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.295    -0.239    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/ADDRD0
    SLICE_X12Y6          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/WCLK
    SLICE_X12Y6          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA/CLK
                         clock pessimism              0.253    -0.659    
    SLICE_X12Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.349    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 arm1/WBRegister/wa3w_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.336%)  route 0.295ns (67.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/WBRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/WBRegister/wa3w_reg[0]/Q
                         net (fo=97, routed)          0.295    -0.239    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/ADDRD0
    SLICE_X12Y6          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.836    -0.911    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/WCLK
    SLICE_X12Y6          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.253    -0.659    
    SLICE_X12Y6          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.349    arm1/IDStage/RegFile/regfile_reg_r1_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y0    clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.692       6.443      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X13Y4      arm1/AMRegister/regwritem_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X12Y5      arm1/AMRegister/resultm_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X10Y7      arm1/AMRegister/resultm_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X12Y9      arm1/AMRegister/resultm_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X12Y9      arm1/AMRegister/resultm_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X11Y6      arm1/AMRegister/resultm_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X14Y11     arm1/AMRegister/resultm_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X12Y14     arm1/AMRegister/resultm_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X14Y5      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 3.198ns (38.315%)  route 5.149ns (61.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.562    -1.469    arm1/AMRegister/clk_out1
    SLICE_X13Y15         FDCE                                         r  arm1/AMRegister/writedatam_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.419    -1.050 r  arm1/AMRegister/writedatam_reg[30]/Q
                         net (fo=1, routed)           5.149     4.099    WriteDataM_OBUF[30]
    M2                   OBUF (Prop_obuf_I_O)         2.779     6.879 r  WriteDataM_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.879    WriteDataM[30]
    M2                                                                r  WriteDataM[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 3.193ns (39.023%)  route 4.989ns (60.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.562    -1.469    arm1/AMRegister/clk_out1
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/writedatam_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.419    -1.050 r  arm1/AMRegister/writedatam_reg[28]/Q
                         net (fo=1, routed)           4.989     3.940    WriteDataM_OBUF[28]
    N2                   OBUF (Prop_obuf_I_O)         2.774     6.714 r  WriteDataM_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.714    WriteDataM[28]
    N2                                                                r  WriteDataM[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 3.205ns (40.060%)  route 4.796ns (59.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.562    -1.469    arm1/AMRegister/clk_out1
    SLICE_X15Y15         FDCE                                         r  arm1/AMRegister/writedatam_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDCE (Prop_fdce_C_Q)         0.419    -1.050 r  arm1/AMRegister/writedatam_reg[25]/Q
                         net (fo=1, routed)           4.796     3.746    WriteDataM_OBUF[25]
    P3                   OBUF (Prop_obuf_I_O)         2.786     6.532 r  WriteDataM_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.532    WriteDataM[25]
    P3                                                                r  WriteDataM[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.002ns  (logic 3.060ns (38.243%)  route 4.942ns (61.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.558    -1.473    arm1/AMRegister/clk_out1
    SLICE_X13Y18         FDCE                                         r  arm1/AMRegister/writedatam_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.017 r  arm1/AMRegister/writedatam_reg[29]/Q
                         net (fo=1, routed)           4.942     3.925    WriteDataM_OBUF[29]
    M1                   OBUF (Prop_obuf_I_O)         2.604     6.529 r  WriteDataM_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.529    WriteDataM[29]
    M1                                                                r  WriteDataM[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 3.061ns (38.963%)  route 4.796ns (61.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.564    -1.467    arm1/AMRegister/clk_out1
    SLICE_X11Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456    -1.011 r  arm1/AMRegister/writedatam_reg[31]/Q
                         net (fo=1, routed)           4.796     3.785    WriteDataM_OBUF[31]
    M3                   OBUF (Prop_obuf_I_O)         2.605     6.390 r  WriteDataM_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.390    WriteDataM[31]
    M3                                                                r  WriteDataM[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.059ns (38.983%)  route 4.787ns (61.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.561    -1.470    arm1/AMRegister/clk_out1
    SLICE_X15Y16         FDCE                                         r  arm1/AMRegister/writedatam_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDCE (Prop_fdce_C_Q)         0.456    -1.014 r  arm1/AMRegister/writedatam_reg[27]/Q
                         net (fo=1, routed)           4.787     3.774    WriteDataM_OBUF[27]
    N1                   OBUF (Prop_obuf_I_O)         2.603     6.376 r  WriteDataM_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.376    WriteDataM[27]
    N1                                                                r  WriteDataM[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 3.056ns (38.970%)  route 4.786ns (61.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.561    -1.470    arm1/AMRegister/clk_out1
    SLICE_X13Y16         FDCE                                         r  arm1/AMRegister/writedatam_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456    -1.014 r  arm1/AMRegister/writedatam_reg[26]/Q
                         net (fo=1, routed)           4.786     3.773    WriteDataM_OBUF[26]
    N3                   OBUF (Prop_obuf_I_O)         2.600     6.373 r  WriteDataM_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.373    WriteDataM[26]
    N3                                                                r  WriteDataM[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 3.263ns (42.961%)  route 4.333ns (57.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.562    -1.469    arm1/AMRegister/clk_out1
    SLICE_X14Y15         FDCE                                         r  arm1/AMRegister/writedatam_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.991 r  arm1/AMRegister/writedatam_reg[24]/Q
                         net (fo=1, routed)           4.333     3.342    WriteDataM_OBUF[24]
    P1                   OBUF (Prop_obuf_I_O)         2.785     6.127 r  WriteDataM_OBUF[24]_inst/O
                         net (fo=0)                   0.000     6.127    WriteDataM[24]
    P1                                                                r  WriteDataM[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 3.261ns (45.532%)  route 3.901ns (54.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.562    -1.469    arm1/AMRegister/clk_out1
    SLICE_X14Y15         FDCE                                         r  arm1/AMRegister/writedatam_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.478    -0.991 r  arm1/AMRegister/writedatam_reg[21]/Q
                         net (fo=1, routed)           3.901     2.910    WriteDataM_OBUF[21]
    R3                   OBUF (Prop_obuf_I_O)         2.783     5.692 r  WriteDataM_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.692    WriteDataM[21]
    R3                                                                r  WriteDataM[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            WriteDataM[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 3.124ns (43.616%)  route 4.038ns (56.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.558    -1.473    arm1/AMRegister/clk_out1
    SLICE_X14Y18         FDCE                                         r  arm1/AMRegister/writedatam_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.955 r  arm1/AMRegister/writedatam_reg[22]/Q
                         net (fo=1, routed)           4.038     3.083    WriteDataM_OBUF[22]
    T2                   OBUF (Prop_obuf_I_O)         2.606     5.689 r  WriteDataM_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.689    WriteDataM[22]
    T2                                                                r  WriteDataM[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.252ns (68.392%)  route 0.579ns (31.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X11Y4          FDCE                                         r  arm1/AMRegister/resultm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/AMRegister/resultm_reg[1]/Q
                         net (fo=5, routed)           0.579     0.045    DataAdrM_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.156 r  DataAdrM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.156    DataAdrM[1]
    V14                                                               r  DataAdrM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.248ns (66.374%)  route 0.632ns (33.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.564    -0.677    arm1/AMRegister/clk_out1
    SLICE_X11Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.536 r  arm1/AMRegister/resultm_reg[23]/Q
                         net (fo=5, routed)           0.632     0.097    DataAdrM_OBUF[23]
    P17                  OBUF (Prop_obuf_I_O)         1.107     1.203 r  DataAdrM_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.203    DataAdrM[23]
    P17                                                               r  DataAdrM[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.283ns (67.754%)  route 0.611ns (32.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.564    -0.677    arm1/AMRegister/clk_out1
    SLICE_X10Y10         FDCE                                         r  arm1/AMRegister/resultm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.513 r  arm1/AMRegister/resultm_reg[19]/Q
                         net (fo=5, routed)           0.611     0.098    DataAdrM_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         1.119     1.217 r  DataAdrM_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.217    DataAdrM[19]
    V19                                                               r  DataAdrM[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.283ns (67.638%)  route 0.614ns (32.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.679    arm1/AMRegister/clk_out1
    SLICE_X12Y14         FDCE                                         r  arm1/AMRegister/resultm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.515 r  arm1/AMRegister/resultm_reg[15]/Q
                         net (fo=5, routed)           0.614     0.099    DataAdrM_OBUF[15]
    T18                  OBUF (Prop_obuf_I_O)         1.119     1.218 r  DataAdrM_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.218    DataAdrM[15]
    T18                                                               r  DataAdrM[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.278ns (67.409%)  route 0.618ns (32.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X10Y6          FDCE                                         r  arm1/AMRegister/resultm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  arm1/AMRegister/resultm_reg[2]/Q
                         net (fo=5, routed)           0.618     0.107    DataAdrM_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.222 r  DataAdrM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.222    DataAdrM[2]
    V13                                                               r  DataAdrM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.244ns (65.118%)  route 0.666ns (34.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.679    arm1/AMRegister/clk_out1
    SLICE_X11Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  arm1/AMRegister/resultm_reg[24]/Q
                         net (fo=5, routed)           0.666     0.129    DataAdrM_OBUF[24]
    N17                  OBUF (Prop_obuf_I_O)         1.103     1.231 r  DataAdrM_OBUF[24]_inst/O
                         net (fo=0)                   0.000     1.231    DataAdrM[24]
    N17                                                               r  DataAdrM[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.265ns (66.246%)  route 0.644ns (33.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X15Y5          FDCE                                         r  arm1/AMRegister/resultm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/AMRegister/resultm_reg[6]/Q
                         net (fo=5, routed)           0.644     0.111    DataAdrM_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         1.124     1.234 r  DataAdrM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.234    DataAdrM[6]
    W13                                                               r  DataAdrM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.281ns (66.388%)  route 0.649ns (33.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.564    -0.677    arm1/AMRegister/clk_out1
    SLICE_X14Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.513 r  arm1/AMRegister/resultm_reg[14]/Q
                         net (fo=5, routed)           0.649     0.136    DataAdrM_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         1.117     1.253 r  DataAdrM_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.253    DataAdrM[14]
    U17                                                               r  DataAdrM[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.293ns (65.840%)  route 0.671ns (34.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.565    -0.676    arm1/AMRegister/clk_out1
    SLICE_X10Y7          FDCE                                         r  arm1/AMRegister/resultm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.512 r  arm1/AMRegister/resultm_reg[10]/Q
                         net (fo=5, routed)           0.671     0.159    DataAdrM_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         1.129     1.288 r  DataAdrM_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.288    DataAdrM[10]
    W16                                                               r  DataAdrM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            DataAdrM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.280ns (65.144%)  route 0.685ns (34.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X12Y4          FDCE                                         r  arm1/AMRegister/resultm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  arm1/AMRegister/resultm_reg[7]/Q
                         net (fo=5, routed)           0.685     0.174    DataAdrM_OBUF[7]
    W15                  OBUF (Prop_obuf_I_O)         1.116     1.290 r  DataAdrM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.290    DataAdrM[7]
    W15                                                               r  DataAdrM[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    M18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356    25.356 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.836    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    22.691 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.224    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.253 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    24.069    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.121    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/rd1e_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/IERegister/AR[0]
    SLICE_X14Y4          FDCE                                         f  arm1/IERegister/rd1e_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/IERegister/clk_out1
    SLICE_X14Y4          FDCE                                         r  arm1/IERegister/rd1e_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IERegister/rd1e_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/IERegister/AR[0]
    SLICE_X15Y4          FDCE                                         f  arm1/IERegister/rd1e_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/IERegister/clk_out1
    SLICE_X15Y4          FDCE                                         r  arm1/IERegister/rd1e_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/WBRegister/AR[0]
    SLICE_X14Y4          FDCE                                         f  arm1/WBRegister/resultw_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X14Y4          FDCE                                         r  arm1/WBRegister/resultw_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/WBRegister/AR[0]
    SLICE_X14Y4          FDCE                                         f  arm1/WBRegister/resultw_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X14Y4          FDCE                                         r  arm1/WBRegister/resultw_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/WBRegister/AR[0]
    SLICE_X15Y4          FDCE                                         f  arm1/WBRegister/resultw_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X15Y4          FDCE                                         r  arm1/WBRegister/resultw_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.576ns  (logic 0.934ns (20.401%)  route 3.643ns (79.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.643     4.576    arm1/WBRegister/AR[0]
    SLICE_X14Y4          FDCE                                         f  arm1/WBRegister/resultw_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X14Y4          FDCE                                         r  arm1/WBRegister/resultw_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/resultm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.934ns (20.568%)  route 3.605ns (79.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.605     4.539    arm1/AMRegister/AR[0]
    SLICE_X12Y5          FDCE                                         f  arm1/AMRegister/resultm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/AMRegister/clk_out1
    SLICE_X12Y5          FDCE                                         r  arm1/AMRegister/resultm_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.934ns (20.568%)  route 3.605ns (79.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.605     4.539    arm1/WBRegister/AR[0]
    SLICE_X12Y5          FDCE                                         f  arm1/WBRegister/resultw_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X12Y5          FDCE                                         r  arm1/WBRegister/resultw_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.934ns (20.568%)  route 3.605ns (79.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.605     4.539    arm1/WBRegister/AR[0]
    SLICE_X13Y5          FDCE                                         f  arm1/WBRegister/resultw_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/resultw_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/WBRegister/resultw_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 0.934ns (20.568%)  route 3.605ns (79.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.416ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         3.605     4.539    arm1/WBRegister/AR[0]
    SLICE_X13Y5          FDCE                                         f  arm1/WBRegister/resultw_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.450    -2.126    arm1/WBRegister/clk_out1
    SLICE_X13Y5          FDCE                                         r  arm1/WBRegister/resultw_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.163ns (16.370%)  route 0.831ns (83.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.831     0.994    arm1/ifstage/AR[0]
    SLICE_X9Y15          FDCE                                         f  arm1/ifstage/pcf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.917    arm1/ifstage/clk_out1
    SLICE_X9Y15          FDCE                                         r  arm1/ifstage/pcf_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.163ns (16.370%)  route 0.831ns (83.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.831     0.994    arm1/ifstage/AR[0]
    SLICE_X9Y15          FDCE                                         f  arm1/ifstage/pcf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.917    arm1/ifstage/clk_out1
    SLICE_X9Y15          FDCE                                         r  arm1/ifstage/pcf_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.163ns (16.370%)  route 0.831ns (83.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.831     0.994    arm1/ifstage/AR[0]
    SLICE_X9Y15          FDCE                                         f  arm1/ifstage/pcf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.917    arm1/ifstage/clk_out1
    SLICE_X9Y15          FDCE                                         r  arm1/ifstage/pcf_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.163ns (16.370%)  route 0.831ns (83.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.831     0.994    arm1/ifstage/AR[0]
    SLICE_X9Y15          FDCE                                         f  arm1/ifstage/pcf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.917    arm1/ifstage/clk_out1
    SLICE_X9Y15          FDCE                                         r  arm1/ifstage/pcf_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.163ns (15.529%)  route 0.885ns (84.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.885     1.048    arm1/ifstage/AR[0]
    SLICE_X9Y14          FDCE                                         f  arm1/ifstage/pcf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/ifstage/clk_out1
    SLICE_X9Y14          FDCE                                         r  arm1/ifstage/pcf_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.163ns (15.529%)  route 0.885ns (84.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.885     1.048    arm1/ifstage/AR[0]
    SLICE_X9Y14          FDCE                                         f  arm1/ifstage/pcf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/ifstage/clk_out1
    SLICE_X9Y14          FDCE                                         r  arm1/ifstage/pcf_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.163ns (15.529%)  route 0.885ns (84.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.885     1.048    arm1/ifstage/AR[0]
    SLICE_X9Y14          FDCE                                         f  arm1/ifstage/pcf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/ifstage/clk_out1
    SLICE_X9Y14          FDCE                                         r  arm1/ifstage/pcf_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.163ns (15.529%)  route 0.885ns (84.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.885     1.048    arm1/ifstage/AR[0]
    SLICE_X9Y14          FDCE                                         f  arm1/ifstage/pcf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/ifstage/clk_out1
    SLICE_X9Y14          FDCE                                         r  arm1/ifstage/pcf_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.163ns (15.350%)  route 0.897ns (84.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.897     1.060    arm1/AMRegister/AR[0]
    SLICE_X11Y14         FDCE                                         f  arm1/AMRegister/writedatam_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/AMRegister/clk_out1
    SLICE_X11Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/IDRegister/instrd_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.163ns (15.350%)  route 0.897ns (84.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.897     1.060    arm1/IDRegister/AR[0]
    SLICE_X11Y14         FDCE                                         f  arm1/IDRegister/instrd_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.916    arm1/IDRegister/clk_out1
    SLICE_X11Y14         FDCE                                         r  arm1/IDRegister/instrd_reg[21]/C





