\BOOKMARK [0][-]{section*.1}{Resumen}{}% 1
\BOOKMARK [0][-]{chapter.7}{\376\377\000I\000n\000t\000r\000o\000d\000u\000c\000c\000i\000\363\000n}{}% 2
\BOOKMARK [1][-]{section.8}{Conceptos\040generales\040de\040radares}{chapter.7}% 3
\BOOKMARK [2][-]{subsection.9}{Radar}{section.8}% 4
\BOOKMARK [2][-]{subsection.12}{Tipos\040de\040radares}{section.8}% 5
\BOOKMARK [2][-]{subsection.13}{\376\377\000M\000e\000d\000i\000c\000i\000\363\000n\000\040\000d\000e\000\040\000d\000i\000s\000t\000a\000n\000c\000i\000a}{section.8}% 6
\BOOKMARK [2][-]{subsection.15}{Interferencias}{section.8}% 7
\BOOKMARK [1][-]{section.16}{\376\377\000P\000r\000o\000c\000e\000s\000a\000m\000i\000e\000n\000t\000o\000\040\000d\000e\000\040\000l\000a\000\040\000s\000e\000\361\000a\000l\000\040\000d\000e\000\040\000r\000a\000d\000a\000r}{chapter.7}% 8
\BOOKMARK [2][-]{subsection.17}{Procesador\040monoradar}{section.16}% 9
\BOOKMARK [1][-]{section.18}{\376\377\000T\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000F\000A\000R}{chapter.7}% 10
\BOOKMARK [2][-]{subsection.19}{CA-CFAR}{section.18}% 11
\BOOKMARK [2][-]{subsection.22}{\376\377\000T\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000A\000-\000C\000F\000A\000R\000\040\000r\000e\000l\000a\000c\000i\000o\000n\000a\000d\000a\000s}{section.18}% 12
\BOOKMARK [2][-]{subsection.23}{\376\377\000O\000t\000r\000a\000s\000\040\000t\000\351\000c\000n\000i\000c\000a\000s\000\040\000C\000F\000A\000R}{section.18}% 13
\BOOKMARK [1][-]{section.24}{FPGA}{chapter.7}% 14
\BOOKMARK [2][-]{subsection.26}{SoC-FPGA}{section.24}% 15
\BOOKMARK [1][-]{section.27}{\376\377\000B\000l\000o\000q\000u\000e\000s\000\040\000b\000\341\000s\000i\000c\000o\000s\000\040\000d\000e\000\040\000u\000n\000a\000\040\000F\000P\000G\000A}{chapter.7}% 16
\BOOKMARK [2][-]{subsection.28}{ALM}{section.27}% 17
\BOOKMARK [2][-]{subsection.30}{Bloques\040de\040memoria}{section.27}% 18
\BOOKMARK [2][-]{subsection.31}{Relojes\040y\040PLLs}{section.27}% 19
\BOOKMARK [2][-]{subsection.32}{Hard\040Processor\040System}{section.27}% 20
\BOOKMARK [1][-]{section.33}{\376\377\000N\000i\000v\000e\000l\000e\000s\000\040\000d\000e\000\040\000a\000b\000s\000t\000r\000a\000c\000c\000i\000\363\000n\000\040\000e\000n\000\040\000e\000l\000\040\000d\000i\000s\000e\000\361\000o\000\040\000d\000i\000g\000i\000t\000a\000l}{chapter.7}% 21
\BOOKMARK [1][-]{section.34}{\376\377\000L\000e\000n\000g\000u\000a\000j\000e\000\040\000d\000e\000\040\000d\000e\000s\000c\000r\000i\000p\000c\000i\000\363\000n\000\040\000d\000e\000\040\000h\000a\000r\000d\000w\000a\000r\000e}{chapter.7}% 22
\BOOKMARK [2][-]{subsection.35}{\376\377\000A\000s\000p\000e\000c\000t\000o\000s\000\040\000b\000\341\000s\000i\000c\000o\000s\000\040\000d\000e\000l\000\040\000l\000e\000n\000g\000u\000a\000j\000e\000\040\000V\000H\000D\000L}{section.34}% 23
\BOOKMARK [3][-]{section*.36}{\376\377\000E\000n\000t\000i\000d\000a\000d\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{subsection.35}% 24
\BOOKMARK [3][-]{section*.38}{\376\377\000A\000r\000q\000u\000i\000t\000e\000c\000t\000u\000r\000a\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{subsection.35}% 25
\BOOKMARK [2][-]{subsection.40}{Verilog}{section.34}% 26
\BOOKMARK [1][-]{section.42}{\376\377\000F\000l\000u\000j\000o\000\040\000d\000e\000\040\000d\000i\000s\000e\000\361\000o}{chapter.7}% 27
\BOOKMARK [2][-]{subsection.43}{\376\377\000D\000i\000s\000e\000\361\000o}{section.42}% 28
\BOOKMARK [2][-]{subsection.44}{\376\377\000S\000i\000m\000u\000l\000a\000c\000i\000\363\000n}{section.42}% 29
\BOOKMARK [2][-]{subsection.50}{\376\377\000S\000\355\000n\000t\000e\000s\000i\000s}{section.42}% 30
\BOOKMARK [2][-]{subsection.54}{\376\377\000I\000m\000p\000l\000e\000m\000e\000n\000t\000a\000c\000i\000\363\000n}{section.42}% 31
\BOOKMARK [2][-]{subsection.55}{\376\377\000C\000o\000n\000f\000i\000g\000u\000r\000a\000c\000i\000\363\000n}{section.42}% 32
\BOOKMARK [0][-]{chapter.56}{\376\377\000M\000a\000t\000e\000r\000i\000a\000l\000e\000s\000\040\000y\000\040\000m\000\351\000t\000o\000d\000o\000s}{}% 33
\BOOKMARK [1][-]{section.57}{Placa\040ADC-SoC\040de\040TerasIC}{chapter.56}% 34
\BOOKMARK [1][-]{section.60}{Quartus\040Prime}{chapter.56}% 35
\BOOKMARK [2][-]{section*.61}{Visores\040de\040netlist}{section.60}% 36
\BOOKMARK [2][-]{subsection.63}{ModelSim}{section.60}% 37
\BOOKMARK [2][-]{subsection.64}{Sentencias\040VHDL\040tipo\040report\040y\040assert}{section.60}% 38
\BOOKMARK [2][-]{subsection.72}{\376\377\000B\000u\000e\000n\000a\000s\000\040\000p\000r\000\341\000c\000t\000i\000c\000a\000s\000\040\000e\000n\000\040\000l\000a\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n\000\040\000V\000H\000D\000L}{section.60}% 39
\BOOKMARK [3][-]{section*.73}{\376\377\000G\000u\000\355\000a\000\040\000d\000e\000\040\000e\000s\000t\000i\000l\000o\000\040\000d\000e\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n\000\040\000V\000H\000D\000L}{subsection.72}% 40
\BOOKMARK [3][-]{section*.74}{\376\377\000R\000e\000g\000l\000a\000s\000\040\000d\000e\000\040\000c\000o\000d\000i\000f\000i\000c\000a\000c\000i\000\363\000n}{subsection.72}% 41
\BOOKMARK [3][-]{section*.75}{Otras\040convenciones}{subsection.72}% 42
\BOOKMARK [1][-]{section.76}{\376\377\000B\000u\000e\000n\000a\000s\000\040\000p\000r\000\341\000c\000t\000i\000c\000a\000s\000\040\000e\000n\000\040\000e\000l\000\040\000d\000i\000s\000e\000\361\000o\000\040\000d\000i\000g\000i\000t\000a\000l}{chapter.56}% 43
\BOOKMARK [2][-]{section*.77}{\376\377\000L\000\363\000g\000i\000c\000a\000\040\000c\000o\000m\000b\000i\000n\000a\000c\000i\000o\000n\000a\000l}{section.76}% 44
\BOOKMARK [2][-]{subsection.78}{\376\377\000M\000e\000t\000o\000d\000o\000l\000o\000g\000\355\000a\000\040\000e\000s\000t\000r\000u\000c\000t\000u\000r\000a\000d\000a}{section.76}% 45
\BOOKMARK [1][-]{section.80}{\376\377\000D\000i\000s\000e\000\361\000o\000\040\000d\000e\000t\000a\000l\000l\000a\000d\000o}{chapter.56}% 46
\BOOKMARK [2][-]{subsection.81}{\376\377\000P\000a\000r\000t\000i\000c\000i\000\363\000n\000\040\000S\000o\000f\000t\000w\000a\000r\000e\000\040\000\046\000\040\000H\000a\000r\000d\000w\000a\000r\000e}{section.80}% 47
\BOOKMARK [2][-]{subsection.82}{Acciones\040del\040CFAR}{section.80}% 48
\BOOKMARK [3][-]{section*.84}{FFD}{subsection.82}% 49
\BOOKMARK [3][-]{section*.85}{Celdas\040de\040guarda}{subsection.82}% 50
\BOOKMARK [3][-]{section*.86}{Celdas\040de\040referencia}{subsection.82}% 51
\BOOKMARK [3][-]{section*.87}{Celda\040Test}{subsection.82}% 52
\BOOKMARK [3][-]{section*.88}{Comparador}{subsection.82}% 53
\BOOKMARK [3][-]{section*.89}{CFAR}{subsection.82}% 54
\BOOKMARK [3][-]{section*.90}{Contador\040CFAR}{subsection.82}% 55
\BOOKMARK [2][-]{subsection.91}{Acciones\040del\040configurador}{section.80}% 56
\BOOKMARK [3][-]{section*.93}{Sector\040fijo}{subsection.91}% 57
\BOOKMARK [3][-]{section*.94}{Registro\040de\040entrada}{subsection.91}% 58
\BOOKMARK [3][-]{section*.95}{Registro\040de\040salida}{subsection.91}% 59
\BOOKMARK [3][-]{section*.96}{Sector}{subsection.91}% 60
\BOOKMARK [3][-]{section*.97}{Procesador\040de\040presencias}{subsection.91}% 61
\BOOKMARK [3][-]{section*.98}{Ajuste\040de\040multiplicador}{subsection.91}% 62
\BOOKMARK [3][-]{section*.99}{Sectorizador}{subsection.91}% 63
\BOOKMARK [3][-]{section*.100}{Configurador}{subsection.91}% 64
\BOOKMARK [0][-]{chapter.101}{Ensayos}{}% 65
\BOOKMARK [1][-]{section.102}{Ensayos\040con\040marcos\040de\040prueba}{chapter.101}% 66
\BOOKMARK [2][-]{section*.119}{\376\377\000F\000l\000u\000j\000o\000\040\000d\000e\000\040\000s\000i\000m\000u\000l\000a\000c\000i\000\363\000n\000\040\000b\000\341\000s\000i\000c\000o}{section.102}% 67
\BOOKMARK [1][-]{section.121}{Ensayos\040con\040visores\040de\040netlist}{chapter.101}% 68
\BOOKMARK [1][-]{section.122}{Ensayos\040con\040simulador\040y\040decodificador}{chapter.101}% 69
\BOOKMARK [1][-]{section.124}{Ensayos\040con\040Procesador\040Monoradar\040preexistente}{chapter.101}% 70
\BOOKMARK [0][-]{chapter.125}{Resultados}{}% 71
\BOOKMARK [1][-]{section.126}{Resultados}{chapter.125}% 72
\BOOKMARK [2][-]{subsection.127}{Resultados\040de\040ensayos\040con\040marcos\040de\040prueba}{section.126}% 73
\BOOKMARK [3][-]{section*.128}{FFD.\040Ensayo\0401}{subsection.127}% 74
\BOOKMARK [3][-]{section*.130}{FFD.\040Ensayo\0402}{subsection.127}% 75
\BOOKMARK [3][-]{section*.131}{Celdas\040de\040guarda.\040Ensayo\0401}{subsection.127}% 76
\BOOKMARK [3][-]{section*.133}{Celdas\040de\040guarda.\040Ensayo\0402}{subsection.127}% 77
\BOOKMARK [0][-]{chapter.134}{Conclusiones}{}% 78
\BOOKMARK [1][-]{section.135}{Conclusiones\040generales\040}{chapter.134}% 79
\BOOKMARK [1][-]{section.136}{\376\377\000P\000r\000\363\000x\000i\000m\000o\000s\000\040\000p\000a\000s\000o\000s}{chapter.134}% 80
