Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Tue May 28 11:55:39 2019
| Host         : timmymonster running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   249 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              88 |           39 |
| No           | Yes                   | No                     |               6 |            6 |
| Yes          | No                    | No                     |             116 |           34 |
| Yes          | No                    | Yes                    |             151 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                          Enable Signal                         |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__1_n_0 |                                                                | controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2_n_0 |                                                                | controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4_n_0 |                                                                | controller_interface2/deb_push_but/x_o_reg_LDC_i_2__4_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_1__2_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_push_but/x_o_reg_LDC_i_2__4_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_push_but/x_o_reg_LDC_i_1__4_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_2_n_0    |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_rot_enc0/x_o_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1_n_0    |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  controller_interface1/deb_push_but/x_o_reg_LDC_i_1__3_n_0 |                                                                | controller_interface1/deb_push_but/x_o_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1__0_n_0 |                                                                | controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_2_n_0    |                1 |              1 |
|  controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_1_n_0    |                                                                | controller_interface1/deb_rot_enc1/x_o_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_push_but/x_o_reg_LDC_i_1__3_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_push_but/x_o_reg_LDC_i_2__3_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface1/deb_rot_enc0/x_o_reg_LDC_i_1__0_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           |                                                                | controller_interface2/deb_rot_enc1/x_o_reg_LDC_i_1__1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                                           | motion/count_hits                                              | score_display_inst/score_counter_inst/AR[0]               |                1 |              2 |
|  clock_IBUF_BUFG                                           | collision/E[0]                                                 | motion/tmp_hit_racket_l0                                  |                1 |              2 |
|  clock_IBUF_BUFG                                           | collision/tmp_hit_racket_r_reg[1][0]                           | motion/tmp_hit_racket_r0                                  |                1 |              2 |
|  clock_IBUF_BUFG                                           | motion/neqOp_inferred__1/i__n_0                                | motion/tmp_hit_wall0                                      |                1 |              3 |
|  clock_IBUF_BUFG                                           | clk_enable/game_enable_o                                       | reset_IBUF                                                |                2 |              4 |
|  clock_IBUF_BUFG                                           | clk_enable/E[0]                                                |                                                           |                1 |              4 |
|  clock_IBUF_BUFG                                           | controller_interface2/deb_rot_enc1/x_sync_reg_0                |                                                           |                3 |              4 |
|  clock_IBUF_BUFG                                           | collision/score_player2_reg[0][0]                              | reset_IBUF                                                |                1 |              4 |
|  clock_IBUF_BUFG                                           | collision/score_player1_reg[0][0]                              | reset_IBUF                                                |                1 |              4 |
|  clock_IBUF_BUFG                                           |                                                                |                                                           |                5 |              6 |
|  clock_IBUF_BUFG                                           | clk_enable/led_enable_o                                        | reset_IBUF                                                |                1 |              6 |
|  clock_IBUF_BUFG                                           | score_display_inst/player2_bin_to_bcd_dec/bcd0_o[3]_i_1__0_n_0 | reset_IBUF                                                |                1 |              8 |
|  clock_IBUF_BUFG                                           | score_display_inst/player2_bin_to_bcd_dec/bcd1                 | reset_IBUF                                                |                2 |              8 |
|  clock_IBUF_BUFG                                           | score_display_inst/player1_bin_to_bcd_dec/bcd0_o[3]_i_1_n_0    | reset_IBUF                                                |                1 |              8 |
|  clock_IBUF_BUFG                                           | score_display_inst/player1_bin_to_bcd_dec/bcd1                 | reset_IBUF                                                |                2 |              8 |
|  clock_IBUF_BUFG                                           | controller_interface2/rot_enc_decoder_inst/E[0]                | reset_IBUF                                                |                3 |              9 |
|  clock_IBUF_BUFG                                           | controller_interface1/rot_enc_decoder_inst/E[0]                | reset_IBUF                                                |                7 |              9 |
|  clock_IBUF_BUFG                                           | visualization/Vcnt                                             | reset_IBUF                                                |                4 |             10 |
|  clock_IBUF_BUFG                                           | motion/speed[9]_i_1_n_0                                        | score_display_inst/score_counter_inst/AR[0]               |                2 |             10 |
|  clock_IBUF_BUFG                                           | clk_enable/vga_enable_o                                        | reset_IBUF                                                |                9 |             14 |
|  clock_IBUF_BUFG                                           | controller_interface1/deb_rot_enc1/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | controller_interface2/deb_rot_enc1/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | controller_interface2/deb_rot_enc0/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | controller_interface2/deb_push_but/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | controller_interface1/deb_push_but/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | controller_interface1/deb_rot_enc0/count0                      |                                                           |                5 |             18 |
|  clock_IBUF_BUFG                                           | clk_enable/game_enable_o                                       | motion/ball_x0                                            |               11 |             20 |
|  clock_IBUF_BUFG                                           | motion/delta_x[9]_i_1_n_0                                      | reset_IBUF                                                |               12 |             20 |
|  clock_IBUF_BUFG                                           |                                                                | reset_IBUF                                                |               27 |             76 |
+------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     5 |
| 6      |                     2 |
| 8      |                     4 |
| 9      |                     2 |
| 10     |                     2 |
| 14     |                     1 |
| 16+    |                     9 |
+--------+-----------------------+


