Protel Design System Design Rule Check
PCB File : C:\Users\kyleh\Desktop\Works\UWRT\MarsRover2020-PCB\Projects\Arm\Rev1\pcb\Arm.PcbDoc
Date     : 1/12/2020
Time     : 5:18:12 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=50mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=120mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad C10-1(2760mil,1943.504mil) on Bottom Layer And Pad C11-1(2738.504mil,1890mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad C10-1(2760mil,1943.504mil) on Bottom Layer And Pad C11-2(2801.496mil,1890mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad C10-2(2760mil,2006.496mil) on Bottom Layer And Pad C5-1(2768.504mil,2060mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C1-1(1935mil,2793.504mil) on Top Layer And Via (1977.205mil,2793.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C11-1(2738.504mil,1890mil) on Bottom Layer And Pad C12-2(2738.504mil,1840mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.102mil < 10mil) Between Pad C11-1(2738.504mil,1890mil) on Bottom Layer And Pad C9-1(2695mil,1943.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.788mil < 10mil) Between Pad C11-1(2738.504mil,1890mil) on Bottom Layer And Via (2700mil,1890mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C11-2(2801.496mil,1890mil) on Bottom Layer And Pad C12-1(2801.496mil,1840mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C11-2(2801.496mil,1890mil) on Bottom Layer And Via (2840mil,1890mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C1-2(1935mil,2856.496mil) on Top Layer And Via (1977.205mil,2856.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.788mil < 10mil) Between Pad C12-1(2801.496mil,1840mil) on Bottom Layer And Via (2840mil,1840mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C12-2(2738.504mil,1840mil) on Bottom Layer And Via (2700mil,1840mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.811mil < 10mil) Between Pad C14-2(2395mil,1738.504mil) on Top Layer And Via (2353.504mil,1760mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.228mil < 10mil) Between Pad C15-1(2580mil,1738.504mil) on Top Layer And Pad Y1-2(2523.465mil,1754.409mil) on Top Layer [Top Solder] Mask Sliver [5.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad C15-1(2580mil,1738.504mil) on Top Layer And Via (2620mil,1720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.493mil < 10mil) Between Pad C15-2(2580mil,1801.496mil) on Top Layer And Pad Y1-2(2523.465mil,1754.409mil) on Top Layer [Top Solder] Mask Sliver [5.493mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.228mil < 10mil) Between Pad C15-2(2580mil,1801.496mil) on Top Layer And Pad Y1-3(2523.465mil,1805.591mil) on Top Layer [Top Solder] Mask Sliver [5.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad C15-2(2580mil,1801.496mil) on Top Layer And Via (2620mil,1800mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad C16-1(2535mil,1943.504mil) on Bottom Layer And Pad C3-2(2480mil,1930mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.55mil < 10mil) Between Pad C16-2(2535mil,2006.496mil) on Bottom Layer And Via (2570mil,2050mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.55mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C17-1(2340mil,2531.496mil) on Bottom Layer And Pad C7-2(2290mil,2531.496mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C17-2(2340mil,2468.504mil) on Bottom Layer And Pad C7-1(2290mil,2468.504mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C18-1(2870mil,2410mil) on Bottom Layer And Pad C6-2(2870mil,2460mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C18-2(2807.008mil,2410mil) on Bottom Layer And Pad C6-1(2807.008mil,2460mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.535mil < 10mil) Between Pad C19-2(967.008mil,3910mil) on Top Layer And Via (970mil,3840mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.838mil < 10mil) Between Pad C2-1(1935mil,3298.504mil) on Top Layer And Via (1967.5mil,3252.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.838mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C2-1(1935mil,3298.504mil) on Top Layer And Via (1977.205mil,3298.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C21-1(571.496mil,770mil) on Top Layer And Via (571.496mil,812.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C21-2(508.504mil,770mil) on Top Layer And Via (508.504mil,812.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C2-2(1935mil,3361.496mil) on Top Layer And Via (1977.205mil,3361.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C22-1(575mil,510mil) on Top Layer And Via (575mil,467.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C22-2(512.008mil,510mil) on Top Layer And Via (473.504mil,510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C23-1(576.496mil,1405mil) on Top Layer And Via (576.496mil,1447.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C23-2(513.504mil,1405mil) on Top Layer And Via (513.504mil,1447.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C24-1(576.496mil,1145mil) on Top Layer And Via (576.496mil,1102.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C24-2(513.504mil,1145mil) on Top Layer And Via (475mil,1145mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.788mil < 10mil) Between Pad C25-1(1331.496mil,1650mil) on Top Layer And Via (1370mil,1650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C26-1(1341.496mil,1375mil) on Top Layer And Via (1341.496mil,1332.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C26-2(1278.504mil,1375mil) on Top Layer And Via (1240mil,1375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C27-1(2270mil,3471.496mil) on Top Layer And Via (2270mil,3513.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C28-1(1848.504mil,3980mil) on Top Layer And Via (1848.504mil,4022.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C28-2(1911.496mil,3980mil) on Top Layer And Via (1911.496mil,4022.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C29-1(2330mil,3471.496mil) on Top Layer And Via (2330mil,3513.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.52mil < 10mil) Between Pad C30-1(2508.504mil,3520mil) on Top Layer And Pad U8-8(2525mil,3444.488mil) on Top Layer [Top Solder] Mask Sliver [4.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C30-1(2508.504mil,3520mil) on Top Layer And Via (2466.299mil,3520mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.52mil < 10mil) Between Pad C30-2(2571.496mil,3520mil) on Top Layer And Pad U8-7(2575mil,3444.488mil) on Top Layer [Top Solder] Mask Sliver [4.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C30-2(2571.496mil,3520mil) on Top Layer And Via (2571.496mil,3562.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad C3-1(2417.008mil,1930mil) on Bottom Layer And Pad C4-1(2420mil,1980mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C31-1(3342.992mil,3360mil) on Top Layer And Via (3385.197mil,3360mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.283mil < 10mil) Between Pad C31-2(3280mil,3360mil) on Top Layer And Via (3240mil,3340mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.283mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad C32-1(1311.496mil,860mil) on Top Layer And Via (1311.496mil,817.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C33-1(3341.496mil,3570mil) on Top Layer And Via (3383.701mil,3570mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C34-1(3346.496mil,2650mil) on Top Layer And Via (3388.701mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C35-1(3216.496mil,1430mil) on Top Layer And Via (3258.701mil,1430mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C36-1(3346.496mil,2860mil) on Top Layer And Via (3388.701mil,2860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C37-1(3356.496mil,1965mil) on Top Layer And Via (3398.701mil,1965mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C38-1(2441.496mil,1160mil) on Top Layer And Via (2483.701mil,1160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.409mil < 10mil) Between Pad C38-2(2378.504mil,1160mil) on Top Layer And Via (2340mil,1200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.409mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad C39-1(3356.496mil,2175mil) on Top Layer And Via (3398.701mil,2175mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad C4-1(2420mil,1980mil) on Bottom Layer And Via (2430mil,2020mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.284mil < 10mil) Between Pad C4-1(2420mil,1980mil) on Bottom Layer And Via (2460mil,1990mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad C5-1(2768.504mil,2060mil) on Bottom Layer And Via (2730mil,2033.248mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.788mil < 10mil) Between Pad C5-1(2768.504mil,2060mil) on Bottom Layer And Via (2730mil,2060mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.788mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad C5-2(2831.496mil,2060mil) on Bottom Layer And Via (2870mil,2060mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.365mil < 10mil) Between Pad C6-1(2807.008mil,2460mil) on Bottom Layer And Via (2830mil,2500mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.365mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.504mil < 10mil) Between Pad C6-2(2870mil,2460mil) on Bottom Layer And Via (2830mil,2500mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad C6-2(2870mil,2460mil) on Bottom Layer And Via (2870mil,2500mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.022mil < 10mil) Between Pad C7-1(2290mil,2468.504mil) on Bottom Layer And Via (2250mil,2500mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.022mil < 10mil) Between Pad C7-2(2290mil,2531.496mil) on Bottom Layer And Via (2250mil,2500mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad C8-1(2281.496mil,2010mil) on Bottom Layer And Via (2280mil,2050mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.154mil < 10mil) Between Pad C8-2(2218.504mil,2010mil) on Bottom Layer And Via (2184.473mil,1972.977mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.154mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.173mil < 10mil) Between Pad D2-3(185mil,2735mil) on Top Layer And Via (150mil,2740mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.173mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.016mil < 10mil) Between Pad EN_TRN-5(2718.731mil,958.279mil) on Top Layer And Via (2620mil,990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.504mil < 10mil) Between Pad F2-2(3580.433mil,4120mil) on Top Layer And Via (3541.929mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.732mil < 10mil) Between Pad F5-2(3425.433mil,2905mil) on Top Layer And Via (3388.701mil,2930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.732mil < 10mil) Between Pad F7-2(3440.433mil,2220mil) on Top Layer And Via (3398.701mil,2245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.72mil < 10mil) Between Pad FSR-1(2761.1mil,3748.74mil) on Top Layer And Via (2618.11mil,3748.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.382mil < 10mil) Between Pad LIM_ELB2-4(2453.58mil,1528.23mil) on Top Layer And Via (2380mil,1580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.382mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.287mil < 10mil) Between Pad M_TRN-1(3212.48mil,4280mil) on Top Layer And Pad R7-1(3258.228mil,4134.764mil) on Top Layer [Top Solder] Mask Sliver [9.287mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.281mil < 10mil) Between Pad M_TRN-1(3212.48mil,4280mil) on Top Layer And Pad R7-2(3195.236mil,4134.764mil) on Top Layer [Top Solder] Mask Sliver [9.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.73mil < 10mil) Between Pad M_TRN-3(3055mil,4280mil) on Top Layer And Via (3060mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.73mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R10-1(1878.504mil,4130mil) on Top Layer And Via (1878.504mil,4087.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R10-2(1941.496mil,4130mil) on Top Layer And Via (1940mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R11-1(500mil,2128.504mil) on Top Layer And Via (542.205mil,2128.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R11-2(500mil,2191.496mil) on Top Layer And Via (540mil,2190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R12-1(500mil,1968.504mil) on Top Layer And Via (542.205mil,1968.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R13-2(2650mil,1421.496mil) on Top Layer And Via (2650mil,1463.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad R14-2(2200mil,1421.496mil) on Top Layer And Via (2200mil,1460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R15-2(1448.504mil,1240mil) on Top Layer And Via (1448.504mil,1282.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R16-2(1888.504mil,1240mil) on Top Layer And Via (1888.504mil,1282.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R17-2(1418.504mil,770mil) on Top Layer And Via (1418.504mil,727.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R19-2(1858.504mil,770mil) on Top Layer And Via (1858.504mil,727.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R20-2(3708.504mil,3970mil) on Top Layer And Via (3708.504mil,3927.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R21-2(3346.496mil,2930mil) on Top Layer And Via (3388.701mil,2930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R22-2(3356.496mil,2245mil) on Top Layer And Via (3398.701mil,2245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.998mil < 10mil) Between Pad R23-1(1395mil,2416.496mil) on Top Layer And Via (1436.683mil,2416.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R23-2(1395mil,2353.504mil) on Top Layer And Via (1437.205mil,2353.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R24-1(926.956mil,2551.481mil) on Top Layer And Via (966.956mil,2554.473mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R24-2(926.956mil,2614.473mil) on Top Layer And Via (969.16mil,2614.473mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.741mil < 10mil) Between Pad R25-2(2135mil,2196.496mil) on Top Layer And Via (2085.574mil,2218mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.741mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R27-1(1981.496mil,1450mil) on Top Layer And Via (1980mil,1490mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R28-1(1981.496mil,1370mil) on Top Layer And Via (1980mil,1330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R34-2(1630mil,3821.496mil) on Top Layer And Via (1630mil,3863.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.575mil < 10mil) Between Pad R37-2(1690mil,3821.496mil) on Top Layer And Pad R40-2(1690mil,3868.504mil) on Top Layer [Top Solder] Mask Sliver [3.575mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R38-1(2050mil,3768.504mil) on Top Layer And Via (2092.205mil,3768.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R39-1(1570mil,3821.496mil) on Top Layer And Via (1570mil,3863.701mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R40-1(1690mil,3931.496mil) on Top Layer And Via (1647.795mil,3931.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.52mil < 10mil) Between Pad R42-1(2691.496mil,3180mil) on Top Layer And Pad U8-4(2675mil,3255.512mil) on Top Layer [Top Solder] Mask Sliver [4.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R42-1(2691.496mil,3180mil) on Top Layer And Via (2691.496mil,3137.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.52mil < 10mil) Between Pad R42-2(2628.504mil,3180mil) on Top Layer And Pad U8-3(2625mil,3255.512mil) on Top Layer [Top Solder] Mask Sliver [4.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R46-1(3341.496mil,3430mil) on Top Layer And Via (3383.701mil,3430mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R47-1(3341.496mil,3500mil) on Top Layer And Via (3383.701mil,3500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.787mil < 10mil) Between Pad R47-2(3278.504mil,3500mil) on Top Layer And Via (3240mil,3500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R48-1(1311.496mil,930mil) on Top Layer And Via (1311.496mil,972.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R52-1(3346.496mil,2720mil) on Top Layer And Via (3388.701mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R53-1(3346.496mil,2790mil) on Top Layer And Via (3388.701mil,2790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R54-1(3216.496mil,1360mil) on Top Layer And Via (3258.701mil,1360mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.087mil < 10mil) Between Pad R55-1(3438.504mil,2030mil) on Top Layer And Via (3398.701mil,2035mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.087mil < 10mil) Between Pad R57-1(3438.504mil,2100mil) on Top Layer And Via (3398.701mil,2105mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R58-1(3356.496mil,2035mil) on Top Layer And Via (3398.701mil,2035mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R59-1(3356.496mil,2105mil) on Top Layer And Via (3398.701mil,2105mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.488mil < 10mil) Between Pad R60-1(2441.496mil,1100mil) on Top Layer And Via (2483.701mil,1100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R7-1(3258.228mil,4134.764mil) on Top Layer And Via (3258.228mil,4092.559mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R8-1(2681.496mil,4130mil) on Top Layer And Via (2681.496mil,4087.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.315mil < 10mil) Between Pad R8-2(2618.504mil,4130mil) on Top Layer And Via (2620mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.52mil < 10mil) Between Pad R9-1(2521.496mil,4130mil) on Top Layer And Via (2521.496mil,4087.795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.244mil < 10mil) Between Pad S1-1(3103.976mil,1887.52mil) on Top Layer And Via (3140mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.181mil < 10mil) Between Pad S2-2(1890mil,1863.071mil) on Top Layer And Via (1920mil,1900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.181mil < 10mil) Between Pad S3-2(1890mil,1786.929mil) on Top Layer And Via (1920mil,1750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.675mil < 10mil) Between Pad SPI_2-7(248.43mil,528.03mil) on Top Layer And Via (350.16mil,557.87mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.675mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.611mil < 10mil) Between Pad SPI_4-5(1102.01mil,1477.52mil) on Top Layer And Via (970mil,1510mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.611mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.887mil < 10mil) Between Pad SPI4_MISO-1(1310mil,1835mil) on Multi-Layer And Via (1382.5mil,1842.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.887mil] / [Bottom Solder] Mask Sliver [2.887mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-1(2278.78mil,1943.74mil) on Top Layer And Pad U3-2(2298.465mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(2455.945mil,1943.74mil) on Top Layer And Pad U3-11(2475.63mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(2455.945mil,1943.74mil) on Top Layer And Pad U3-9(2436.26mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-100(2218.74mil,2003.78mil) on Top Layer And Pad U3-99(2218.74mil,2023.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.08mil < 10mil) Between Pad U3-100(2218.74mil,2003.78mil) on Top Layer And Via (2184.473mil,1972.977mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.08mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-11(2475.63mil,1943.74mil) on Top Layer And Pad U3-12(2495.315mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.992mil < 10mil) Between Pad U3-11(2475.63mil,1943.74mil) on Top Layer And Via (2460mil,1990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-12(2495.315mil,1943.74mil) on Top Layer And Pad U3-13(2515mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-13(2515mil,1943.74mil) on Top Layer And Pad U3-14(2534.685mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-14(2534.685mil,1943.74mil) on Top Layer And Pad U3-15(2554.37mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-15(2554.37mil,1943.74mil) on Top Layer And Pad U3-16(2574.055mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.786mil < 10mil) Between Pad U3-15(2554.37mil,1943.74mil) on Top Layer And Via (2560mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.786mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-16(2574.055mil,1943.74mil) on Top Layer And Pad U3-17(2593.74mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.542mil < 10mil) Between Pad U3-16(2574.055mil,1943.74mil) on Top Layer And Via (2560mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.542mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-17(2593.74mil,1943.74mil) on Top Layer And Pad U3-18(2613.425mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-18(2613.425mil,1943.74mil) on Top Layer And Pad U3-19(2633.11mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-19(2633.11mil,1943.74mil) on Top Layer And Pad U3-20(2652.795mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(2298.465mil,1943.74mil) on Top Layer And Pad U3-3(2318.149mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.27mil < 10mil) Between Pad U3-2(2298.465mil,1943.74mil) on Top Layer And Via (2300mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.27mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-20(2652.795mil,1943.74mil) on Top Layer And Pad U3-21(2672.48mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-21(2672.48mil,1943.74mil) on Top Layer And Pad U3-22(2692.165mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.971mil < 10mil) Between Pad U3-21(2672.48mil,1943.74mil) on Top Layer And Via (2650mil,1900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.971mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-22(2692.165mil,1943.74mil) on Top Layer And Pad U3-23(2711.85mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.298mil < 10mil) Between Pad U3-22(2692.165mil,1943.74mil) on Top Layer And Via (2700mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.298mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-23(2711.85mil,1943.74mil) on Top Layer And Pad U3-24(2731.535mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.621mil < 10mil) Between Pad U3-23(2711.85mil,1943.74mil) on Top Layer And Via (2700mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.621mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-24(2731.535mil,1943.74mil) on Top Layer And Pad U3-25(2751.22mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-26(2811.26mil,2003.78mil) on Top Layer And Pad U3-27(2811.26mil,2023.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.466mil < 10mil) Between Pad U3-26(2811.26mil,2003.78mil) on Top Layer And Via (2860mil,2023.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.466mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-27(2811.26mil,2023.465mil) on Top Layer And Pad U3-28(2811.26mil,2043.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-28(2811.26mil,2043.15mil) on Top Layer And Pad U3-29(2811.26mil,2062.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.466mil < 10mil) Between Pad U3-28(2811.26mil,2043.15mil) on Top Layer And Via (2860mil,2023.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.466mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-29(2811.26mil,2062.835mil) on Top Layer And Pad U3-30(2811.26mil,2082.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.35mil < 10mil) Between Pad U3-29(2811.26mil,2062.835mil) on Top Layer And Via (2870mil,2060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.35mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(2318.149mil,1943.74mil) on Top Layer And Pad U3-4(2337.835mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.572mil < 10mil) Between Pad U3-3(2318.149mil,1943.74mil) on Top Layer And Via (2300mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-30(2811.26mil,2082.52mil) on Top Layer And Pad U3-31(2811.26mil,2102.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-31(2811.26mil,2102.205mil) on Top Layer And Pad U3-32(2811.26mil,2121.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-32(2811.26mil,2121.89mil) on Top Layer And Pad U3-33(2811.26mil,2141.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-33(2811.26mil,2141.575mil) on Top Layer And Pad U3-34(2811.26mil,2161.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-34(2811.26mil,2161.26mil) on Top Layer And Pad U3-35(2811.26mil,2180.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-35(2811.26mil,2180.945mil) on Top Layer And Pad U3-36(2811.26mil,2200.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.443mil < 10mil) Between Pad U3-35(2811.26mil,2180.945mil) on Top Layer And Via (2870mil,2190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.443mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-36(2811.26mil,2200.63mil) on Top Layer And Pad U3-37(2811.26mil,2220.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.891mil < 10mil) Between Pad U3-36(2811.26mil,2200.63mil) on Top Layer And Via (2870mil,2190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.891mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-37(2811.26mil,2220.315mil) on Top Layer And Pad U3-38(2811.26mil,2240mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-38(2811.26mil,2240mil) on Top Layer And Pad U3-39(2811.26mil,2259.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-39(2811.26mil,2259.685mil) on Top Layer And Pad U3-40(2811.26mil,2279.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-4(2337.835mil,1943.74mil) on Top Layer And Pad U3-5(2357.52mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-40(2811.26mil,2279.37mil) on Top Layer And Pad U3-41(2811.26mil,2299.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-41(2811.26mil,2299.055mil) on Top Layer And Pad U3-42(2811.26mil,2318.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-42(2811.26mil,2318.74mil) on Top Layer And Pad U3-43(2811.26mil,2338.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.252mil < 10mil) Between Pad U3-42(2811.26mil,2318.74mil) on Top Layer And Via (2870mil,2320mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-43(2811.26mil,2338.425mil) on Top Layer And Pad U3-44(2811.26mil,2358.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-44(2811.26mil,2358.11mil) on Top Layer And Pad U3-45(2811.26mil,2377.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-45(2811.26mil,2377.795mil) on Top Layer And Pad U3-46(2811.26mil,2397.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-46(2811.26mil,2397.48mil) on Top Layer And Pad U3-47(2811.26mil,2417.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-47(2811.26mil,2417.165mil) on Top Layer And Pad U3-48(2811.26mil,2436.85mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-48(2811.26mil,2436.85mil) on Top Layer And Pad U3-49(2811.26mil,2456.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-49(2811.26mil,2456.535mil) on Top Layer And Pad U3-50(2811.26mil,2476.22mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-5(2357.52mil,1943.74mil) on Top Layer And Pad U3-6(2377.205mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.871mil < 10mil) Between Pad U3-5(2357.52mil,1943.74mil) on Top Layer And Via (2370mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-51(2751.22mil,2536.26mil) on Top Layer And Pad U3-52(2731.535mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-52(2731.535mil,2536.26mil) on Top Layer And Pad U3-53(2711.85mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-53(2711.85mil,2536.26mil) on Top Layer And Pad U3-54(2692.165mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-54(2692.165mil,2536.26mil) on Top Layer And Pad U3-55(2672.48mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-55(2672.48mil,2536.26mil) on Top Layer And Pad U3-56(2652.795mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-56(2652.795mil,2536.26mil) on Top Layer And Pad U3-57(2633.11mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-57(2633.11mil,2536.26mil) on Top Layer And Pad U3-58(2613.425mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-58(2613.425mil,2536.26mil) on Top Layer And Pad U3-59(2593.74mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-59(2593.74mil,2536.26mil) on Top Layer And Pad U3-60(2574.055mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-6(2377.205mil,1943.74mil) on Top Layer And Pad U3-7(2396.89mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.136mil < 10mil) Between Pad U3-6(2377.205mil,1943.74mil) on Top Layer And Via (2370mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-60(2574.055mil,2536.26mil) on Top Layer And Pad U3-61(2554.37mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-61(2554.37mil,2536.26mil) on Top Layer And Pad U3-62(2534.685mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-62(2534.685mil,2536.26mil) on Top Layer And Pad U3-63(2515mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-63(2515mil,2536.26mil) on Top Layer And Pad U3-64(2495.315mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-64(2495.315mil,2536.26mil) on Top Layer And Pad U3-65(2475.63mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-65(2475.63mil,2536.26mil) on Top Layer And Pad U3-66(2455.945mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-66(2455.945mil,2536.26mil) on Top Layer And Pad U3-67(2436.26mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-67(2436.26mil,2536.26mil) on Top Layer And Pad U3-68(2416.575mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-68(2416.575mil,2536.26mil) on Top Layer And Pad U3-69(2396.89mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-69(2396.89mil,2536.26mil) on Top Layer And Pad U3-70(2377.205mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-7(2396.89mil,1943.74mil) on Top Layer And Pad U3-8(2416.575mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-70(2377.205mil,2536.26mil) on Top Layer And Pad U3-71(2357.52mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-71(2357.52mil,2536.26mil) on Top Layer And Pad U3-72(2337.835mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-72(2337.835mil,2536.26mil) on Top Layer And Pad U3-73(2318.149mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-73(2318.149mil,2536.26mil) on Top Layer And Pad U3-74(2298.465mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-74(2298.465mil,2536.26mil) on Top Layer And Pad U3-75(2278.78mil,2536.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.772mil < 10mil) Between Pad U3-75(2278.78mil,2536.26mil) on Top Layer And Via (2250mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.772mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-76(2218.74mil,2476.22mil) on Top Layer And Pad U3-77(2218.74mil,2456.535mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-77(2218.74mil,2456.535mil) on Top Layer And Pad U3-78(2218.74mil,2436.85mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-78(2218.74mil,2436.85mil) on Top Layer And Pad U3-79(2218.74mil,2417.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-79(2218.74mil,2417.165mil) on Top Layer And Pad U3-80(2218.74mil,2397.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-8(2416.575mil,1943.74mil) on Top Layer And Pad U3-9(2436.26mil,1943.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-80(2218.74mil,2397.48mil) on Top Layer And Pad U3-81(2218.74mil,2377.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-81(2218.74mil,2377.795mil) on Top Layer And Pad U3-82(2218.74mil,2358.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.133mil < 10mil) Between Pad U3-81(2218.74mil,2377.795mil) on Top Layer And Via (2160mil,2370mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.133mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-82(2218.74mil,2358.11mil) on Top Layer And Pad U3-83(2218.74mil,2338.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-83(2218.74mil,2338.425mil) on Top Layer And Pad U3-84(2218.74mil,2318.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-84(2218.74mil,2318.74mil) on Top Layer And Pad U3-85(2218.74mil,2299.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-85(2218.74mil,2299.055mil) on Top Layer And Pad U3-86(2218.74mil,2279.37mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-86(2218.74mil,2279.37mil) on Top Layer And Pad U3-87(2218.74mil,2259.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-87(2218.74mil,2259.685mil) on Top Layer And Pad U3-88(2218.74mil,2240mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-88(2218.74mil,2240mil) on Top Layer And Pad U3-89(2218.74mil,2220.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-89(2218.74mil,2220.315mil) on Top Layer And Pad U3-90(2218.74mil,2200.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.556mil < 10mil) Between Pad U3-9(2436.26mil,1943.74mil) on Top Layer And Via (2460mil,1990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.556mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-90(2218.74mil,2200.63mil) on Top Layer And Pad U3-91(2218.74mil,2180.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-91(2218.74mil,2180.945mil) on Top Layer And Pad U3-92(2218.74mil,2161.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-92(2218.74mil,2161.26mil) on Top Layer And Pad U3-93(2218.74mil,2141.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-93(2218.74mil,2141.575mil) on Top Layer And Pad U3-94(2218.74mil,2121.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-94(2218.74mil,2121.89mil) on Top Layer And Pad U3-95(2218.74mil,2102.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.863mil < 10mil) Between Pad U3-94(2218.74mil,2121.89mil) on Top Layer And Via (2166.599mil,2101mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.863mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-95(2218.74mil,2102.205mil) on Top Layer And Pad U3-96(2218.74mil,2082.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.657mil < 10mil) Between Pad U3-95(2218.74mil,2102.205mil) on Top Layer And Via (2166.599mil,2101mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.657mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-96(2218.74mil,2082.52mil) on Top Layer And Pad U3-97(2218.74mil,2062.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.428mil < 10mil) Between Pad U3-96(2218.74mil,2082.52mil) on Top Layer And Via (2166.599mil,2101mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.428mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-97(2218.74mil,2062.835mil) on Top Layer And Pad U3-98(2218.74mil,2043.15mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-98(2218.74mil,2043.15mil) on Top Layer And Pad U3-99(2218.74mil,2023.465mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.816mil < 10mil) Between Pad U3-98(2218.74mil,2043.15mil) on Top Layer And Via (2166.599mil,2040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.358mil < 10mil) Between Pad U3-99(2218.74mil,2023.465mil) on Top Layer And Via (2166.599mil,2040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.358mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(510.472mil,590.945mil) on Top Layer And Pad U4-2(530.157mil,590.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(530.157mil,590.945mil) on Top Layer And Pad U4-3(549.842mil,590.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(549.842mil,590.945mil) on Top Layer And Pad U4-4(569.528mil,590.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-5(569.528mil,709.055mil) on Top Layer And Pad U4-6(549.842mil,709.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(549.842mil,709.055mil) on Top Layer And Pad U4-7(530.157mil,709.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-7(530.157mil,709.055mil) on Top Layer And Pad U4-8(510.472mil,709.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(515.472mil,1215.945mil) on Top Layer And Pad U5-2(535.157mil,1215.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(535.157mil,1215.945mil) on Top Layer And Pad U5-3(554.842mil,1215.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(554.842mil,1215.945mil) on Top Layer And Pad U5-4(574.528mil,1215.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(574.528mil,1334.055mil) on Top Layer And Pad U5-6(554.842mil,1334.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(554.842mil,1334.055mil) on Top Layer And Pad U5-7(535.157mil,1334.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-7(535.157mil,1334.055mil) on Top Layer And Pad U5-8(515.472mil,1334.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-1(1265.472mil,1450.945mil) on Top Layer And Pad U6-2(1285.157mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-2(1285.157mil,1450.945mil) on Top Layer And Pad U6-3(1304.842mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-3(1304.842mil,1450.945mil) on Top Layer And Pad U6-4(1324.527mil,1450.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-5(1324.527mil,1569.055mil) on Top Layer And Pad U6-6(1304.842mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-6(1304.842mil,1569.055mil) on Top Layer And Pad U6-7(1285.157mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U6-7(1285.157mil,1569.055mil) on Top Layer And Pad U6-8(1265.472mil,1569.055mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U7-1(1791.929mil,3897.402mil) on Top Layer And Pad U7-2(1791.929mil,3860mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U7-2(1791.929mil,3860mil) on Top Layer And Pad U7-3(1791.929mil,3822.599mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y1-1(2456.535mil,1754.409mil) on Top Layer And Pad Y1-4(2456.535mil,1805.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y1-2(2523.465mil,1754.409mil) on Top Layer And Pad Y1-3(2523.465mil,1805.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.286mil < 10mil) Between Via (2150mil,2010mil) from Top Layer to Bottom Layer And Via (2166.599mil,2040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.286mil] / [Bottom Solder] Mask Sliver [2.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.056mil < 10mil) Between Via (2290mil,1740mil) from Top Layer to Bottom Layer And Via (2320mil,1720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.056mil] / [Bottom Solder] Mask Sliver [4.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.938mil < 10mil) Between Via (2320mil,1841.647mil) from Top Layer to Bottom Layer And Via (2341mil,1867.023mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.938mil] / [Bottom Solder] Mask Sliver [0.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.056mil < 10mil) Between Via (2340mil,2290mil) from Top Layer to Bottom Layer And Via (2360mil,2260mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.056mil] / [Bottom Solder] Mask Sliver [4.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.999mil < 10mil) Between Via (2341mil,1867.023mil) from Top Layer to Bottom Layer And Via (2370mil,1890mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.999mil] / [Bottom Solder] Mask Sliver [4.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.322mil < 10mil) Between Via (2357.756mil,2017.756mil) from Top Layer to Bottom Layer And Via (2360mil,2050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.322mil] / [Bottom Solder] Mask Sliver [0.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.231mil < 10mil) Between Via (2360mil,2050mil) from Top Layer to Bottom Layer And Via (2400mil,2060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.231mil] / [Bottom Solder] Mask Sliver [9.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.911mil < 10mil) Between Via (2440.068mil,1866.021mil) from Top Layer to Bottom Layer And Via (2473.979mil,1866.021mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.911mil] / [Bottom Solder] Mask Sliver [1.911mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (2460mil,1990mil) from Top Layer to Bottom Layer And Via (2460mil,2030mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.627mil < 10mil) Between Via (2540mil,2110mil) from Top Layer to Bottom Layer And Via (2567.397mil,2080mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.627mil] / [Bottom Solder] Mask Sliver [8.627mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Via (2570mil,2050mil) from Top Layer to Bottom Layer And Via (2600mil,2033.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.236mil] / [Bottom Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (2600mil,1110mil) from Top Layer to Bottom Layer And Via (2640mil,1110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.566mil < 10mil) Between Via (2690mil,2040mil) from Top Layer to Bottom Layer And Via (2730mil,2033.248mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.566mil] / [Bottom Solder] Mask Sliver [8.566mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.494mil < 10mil) Between Via (2800mil,2514.39mil) from Top Layer to Bottom Layer And Via (2820mil,2540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.494mil] / [Bottom Solder] Mask Sliver [0.494mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.272mil < 10mil) Between Via (2800mil,2514.39mil) from Top Layer to Bottom Layer And Via (2830mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.273mil] / [Bottom Solder] Mask Sliver [1.273mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.231mil < 10mil) Between Via (2820mil,2540mil) from Top Layer to Bottom Layer And Via (2830mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.231mil] / [Bottom Solder] Mask Sliver [9.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (2830mil,2500mil) from Top Layer to Bottom Layer And Via (2870mil,2500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.879mil < 10mil) Between Via (2860mil,2023.465mil) from Top Layer to Bottom Layer And Via (2870mil,2060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.879mil] / [Bottom Solder] Mask Sliver [5.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.134mil < 10mil) Between Via (2940mil,2150mil) from Top Layer to Bottom Layer And Via (2975mil,2153.067mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.134mil] / [Bottom Solder] Mask Sliver [3.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.056mil < 10mil) Between Via (3220mil,3080mil) from Top Layer to Bottom Layer And Via (3250mil,3100mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.056mil] / [Bottom Solder] Mask Sliver [4.056mil]
Rule Violations :295

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Arc (1362.441mil,2775.787mil) on Top Overlay And Pad CMC1-1(1285.669mil,2775.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Arc (1362.441mil,3280.787mil) on Top Overlay And Pad CMC2-1(1285.669mil,3280.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.201mil < 10mil) Between Pad C10-2(2760mil,2006.496mil) on Bottom Layer And Text "C10" (2880mil,1970mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(2760mil,2006.496mil) on Bottom Layer And Track (2744.252mil,1973.032mil)(2744.252mil,1976.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-2(2760mil,2006.496mil) on Bottom Layer And Track (2775.748mil,1973.032mil)(2775.748mil,1976.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(2738.504mil,1890mil) on Bottom Layer And Track (2768.032mil,1874.252mil)(2771.969mil,1874.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(2738.504mil,1890mil) on Bottom Layer And Track (2768.032mil,1905.748mil)(2771.969mil,1905.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(1935mil,2856.496mil) on Top Layer And Track (1919.252mil,2823.032mil)(1919.252mil,2826.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(1935mil,2856.496mil) on Top Layer And Track (1950.748mil,2823.032mil)(1950.748mil,2826.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2738.504mil,1840mil) on Bottom Layer And Track (2768.031mil,1824.252mil)(2771.968mil,1824.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2738.504mil,1840mil) on Bottom Layer And Track (2768.031mil,1855.748mil)(2771.968mil,1855.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(2600mil,2000mil) on Bottom Layer And Track (2584.252mil,1966.535mil)(2584.252mil,1970.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C13-1(2600mil,2000mil) on Bottom Layer And Track (2615.748mil,1966.535mil)(2615.748mil,1970.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2580mil,1738.504mil) on Top Layer And Track (2564.252mil,1768.032mil)(2564.252mil,1771.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(2580mil,1738.504mil) on Top Layer And Track (2595.748mil,1768.032mil)(2595.748mil,1771.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(575mil,510mil) on Top Layer And Track (541.535mil,494.252mil)(545.472mil,494.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-1(575mil,510mil) on Top Layer And Track (541.535mil,525.748mil)(545.472mil,525.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(513.504mil,1405mil) on Top Layer And Track (543.031mil,1389.252mil)(546.968mil,1389.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(513.504mil,1405mil) on Top Layer And Track (543.031mil,1420.748mil)(546.968mil,1420.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(1341.496mil,1375mil) on Top Layer And Track (1308.031mil,1359.252mil)(1311.968mil,1359.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-1(1341.496mil,1375mil) on Top Layer And Track (1308.031mil,1390.748mil)(1311.968mil,1390.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.182mil < 10mil) Between Pad C27-2(2270mil,3408.504mil) on Top Layer And Text "C27" (2290mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(2270mil,3408.504mil) on Top Layer And Track (2254.252mil,3438.031mil)(2254.252mil,3441.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(2270mil,3408.504mil) on Top Layer And Track (2285.748mil,3438.031mil)(2285.748mil,3441.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(2508.504mil,3520mil) on Top Layer And Track (2538.032mil,3504.252mil)(2541.969mil,3504.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(2508.504mil,3520mil) on Top Layer And Track (2538.032mil,3535.748mil)(2541.969mil,3535.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(2417.008mil,1930mil) on Bottom Layer And Track (2446.535mil,1914.252mil)(2450.472mil,1914.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(2417.008mil,1930mil) on Bottom Layer And Track (2446.535mil,1945.748mil)(2450.472mil,1945.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(3280mil,3360mil) on Top Layer And Track (3309.527mil,3344.252mil)(3313.464mil,3344.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C31-2(3280mil,3360mil) on Top Layer And Track (3309.527mil,3375.748mil)(3313.464mil,3375.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C34-1(3346.496mil,2650mil) on Top Layer And Track (3313.031mil,2634.252mil)(3316.968mil,2634.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C34-1(3346.496mil,2650mil) on Top Layer And Track (3313.031mil,2665.748mil)(3316.968mil,2665.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-2(3153.504mil,1430mil) on Top Layer And Track (3183.031mil,1414.252mil)(3186.968mil,1414.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C35-2(3153.504mil,1430mil) on Top Layer And Track (3183.031mil,1445.748mil)(3186.968mil,1445.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-1(2441.496mil,1160mil) on Top Layer And Track (2408.031mil,1144.252mil)(2411.968mil,1144.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C38-1(2441.496mil,1160mil) on Top Layer And Track (2408.031mil,1175.748mil)(2411.968mil,1175.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.851mil < 10mil) Between Pad C39-2(3293.504mil,2175mil) on Top Layer And Text "C39" (3180mil,2150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.851mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(3293.504mil,2175mil) on Top Layer And Track (3323.031mil,2159.252mil)(3326.968mil,2159.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(3293.504mil,2175mil) on Top Layer And Track (3323.031mil,2190.748mil)(3326.968mil,2190.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(2768.504mil,2060mil) on Bottom Layer And Track (2798.032mil,2044.252mil)(2801.969mil,2044.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(2768.504mil,2060mil) on Bottom Layer And Track (2798.032mil,2075.748mil)(2801.969mil,2075.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(2870mil,2460mil) on Bottom Layer And Track (2836.535mil,2444.252mil)(2840.472mil,2444.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(2870mil,2460mil) on Bottom Layer And Track (2836.535mil,2475.748mil)(2840.472mil,2475.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.293mil < 10mil) Between Pad CMC1-1(1285.669mil,2775.787mil) on Top Layer And Track (1317.172mil,2718.697mil)(1317.172mil,2742.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad CMC1-2(1285.669mil,2874.213mil) on Top Layer And Track (1317.172mil,2907.677mil)(1317.172mil,2931.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad CMC1-3(994.331mil,2874.213mil) on Top Layer And Track (962.843mil,2907.677mil)(962.843mil,2931.292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad CMC1-4(994.331mil,2775.787mil) on Top Layer And Track (962.843mil,2718.697mil)(962.843mil,2742.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.293mil < 10mil) Between Pad CMC2-1(1285.669mil,3280.787mil) on Top Layer And Track (1317.172mil,3223.697mil)(1317.172mil,3247.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad EN_ELB-5(3488.58mil,1493.23mil) on Top Layer And Text "EN_ELB" (3422.01mil,1545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.673mil < 10mil) Between Pad FSR_OUT-1(2070mil,3540mil) on Multi-Layer And Text "FSR_OUT" (1920mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.845mil < 10mil) Between Pad FSR_Va-1(2050mil,4020mil) on Multi-Layer And Text "FSR_Va" (2000mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.031mil < 10mil) Between Pad FSR-4(2849.68mil,3921.97mil) on Top Layer And Text "FSR" (2845.708mil,3961.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.031mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.863mil < 10mil) Between Pad H3-0(3083.979mil,4031.244mil) on Multi-Layer And Text "R7" (3106.732mil,4114.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.206mil < 10mil) Between Pad H4-0(721.775mil,1669.039mil) on Multi-Layer And Text "SPI1_MOSI" (600mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.206mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.377mil < 10mil) Between Pad H4-0(721.775mil,1669.039mil) on Multi-Layer And Text "SPI1_SCK" (820mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.998mil < 10mil) Between Pad LIM_ELB1-4(2893.58mil,1529.49mil) on Top Layer And Text "LIM_ELB1" (2757.01mil,1575.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.628mil < 10mil) Between Pad LIM_WST1-4(3266.77mil,3213.58mil) on Top Layer And Text "LIM_WST1" (3215mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.628mil < 10mil) Between Pad M_TRN-5(2960.51mil,4368.58mil) on Top Layer And Text "M_TRN" (2913.74mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.888mil < 10mil) Between Pad R10-1(1878.504mil,4130mil) on Top Layer And Text "R10" (1760mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(1878.504mil,4130mil) on Top Layer And Track (1908.032mil,4114.252mil)(1911.968mil,4114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(1878.504mil,4130mil) on Top Layer And Track (1908.032mil,4145.748mil)(1911.968mil,4145.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(895mil,2828.504mil) on Top Layer And Track (879.252mil,2858.032mil)(879.252mil,2861.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(895mil,2828.504mil) on Top Layer And Track (910.748mil,2858.032mil)(910.748mil,2861.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(500mil,2128.504mil) on Top Layer And Track (484.252mil,2158.032mil)(484.252mil,2161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(500mil,2128.504mil) on Top Layer And Track (515.748mil,2158.032mil)(515.748mil,2161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(500mil,2191.496mil) on Top Layer And Track (484.252mil,2158.032mil)(484.252mil,2161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R11-2(500mil,2191.496mil) on Top Layer And Track (515.748mil,2158.032mil)(515.748mil,2161.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(500mil,2031.496mil) on Top Layer And Track (484.252mil,1998.032mil)(484.252mil,2001.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R12-2(500mil,2031.496mil) on Top Layer And Track (515.748mil,1998.032mil)(515.748mil,2001.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2200mil,1358.504mil) on Top Layer And Track (2184.252mil,1388.032mil)(2184.252mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2200mil,1358.504mil) on Top Layer And Track (2215.748mil,1388.032mil)(2215.748mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(1511.496mil,1240mil) on Top Layer And Track (1478.032mil,1224.252mil)(1481.968mil,1224.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R15-1(1511.496mil,1240mil) on Top Layer And Track (1478.032mil,1255.748mil)(1481.968mil,1255.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.118mil < 10mil) Between Pad R15-2(1448.504mil,1240mil) on Top Layer And Text "R15" (1330mil,1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(1448.504mil,1240mil) on Top Layer And Track (1478.032mil,1224.252mil)(1481.968mil,1224.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(1448.504mil,1240mil) on Top Layer And Track (1478.032mil,1255.748mil)(1481.968mil,1255.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad R16-2(1888.504mil,1240mil) on Top Layer And Text "R16" (1770mil,1220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1888.504mil,1240mil) on Top Layer And Track (1918.032mil,1224.252mil)(1921.968mil,1224.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(1888.504mil,1240mil) on Top Layer And Track (1918.032mil,1255.748mil)(1921.968mil,1255.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.879mil < 10mil) Between Pad R18-1(3610mil,3998.504mil) on Top Layer And Text "R18" (3630mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(3610mil,3998.504mil) on Top Layer And Track (3594.252mil,4028.032mil)(3594.252mil,4031.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(3610mil,3998.504mil) on Top Layer And Track (3625.748mil,4028.032mil)(3625.748mil,4031.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(1921.496mil,770mil) on Top Layer And Track (1888.032mil,754.252mil)(1891.968mil,754.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R19-1(1921.496mil,770mil) on Top Layer And Track (1888.032mil,785.748mil)(1891.968mil,785.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.118mil < 10mil) Between Pad R19-2(1858.504mil,770mil) on Top Layer And Text "R19" (1740mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1858.504mil,770mil) on Top Layer And Track (1888.032mil,754.252mil)(1891.968mil,754.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1858.504mil,770mil) on Top Layer And Track (1888.032mil,785.748mil)(1891.968mil,785.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(3708.504mil,3970mil) on Top Layer And Track (3738.032mil,3954.252mil)(3741.968mil,3954.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(3708.504mil,3970mil) on Top Layer And Track (3738.032mil,3985.748mil)(3741.968mil,3985.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(1176.496mil,2650mil) on Top Layer And Track (1143.032mil,2634.252mil)(1146.968mil,2634.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R2-1(1176.496mil,2650mil) on Top Layer And Track (1143.032mil,2665.748mil)(1146.968mil,2665.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.907mil < 10mil) Between Pad R22-1(3293.504mil,2245mil) on Top Layer And Text "R22" (3180mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(3293.504mil,2245mil) on Top Layer And Track (3323.032mil,2229.252mil)(3326.968mil,2229.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(3293.504mil,2245mil) on Top Layer And Track (3323.032mil,2260.748mil)(3326.968mil,2260.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(1395mil,2416.496mil) on Top Layer And Track (1379.252mil,2383.032mil)(1379.252mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R23-1(1395mil,2416.496mil) on Top Layer And Track (1410.748mil,2383.032mil)(1410.748mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(1395mil,2353.504mil) on Top Layer And Track (1379.252mil,2383.032mil)(1379.252mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(1395mil,2353.504mil) on Top Layer And Track (1410.748mil,2383.032mil)(1410.748mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad R24-2(926.956mil,2614.473mil) on Top Layer And Text "R24" (950mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(926.956mil,2614.473mil) on Top Layer And Track (911.208mil,2581.008mil)(911.208mil,2584.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R24-2(926.956mil,2614.473mil) on Top Layer And Track (942.704mil,2581.008mil)(942.704mil,2584.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(2135mil,2196.496mil) on Top Layer And Track (2119.252mil,2163.032mil)(2119.252mil,2166.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R25-2(2135mil,2196.496mil) on Top Layer And Track (2150.748mil,2163.032mil)(2150.748mil,2166.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(847.835mil,3700mil) on Top Layer And Track (814.37mil,3684.252mil)(818.307mil,3684.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R26-1(847.835mil,3700mil) on Top Layer And Track (814.37mil,3715.748mil)(818.307mil,3715.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(784.842mil,3700mil) on Top Layer And Track (814.37mil,3684.252mil)(818.307mil,3684.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(784.842mil,3700mil) on Top Layer And Track (814.37mil,3715.748mil)(818.307mil,3715.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(1981.496mil,1450mil) on Top Layer And Track (1948.032mil,1434.252mil)(1951.968mil,1434.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R27-1(1981.496mil,1450mil) on Top Layer And Track (1948.032mil,1465.748mil)(1951.968mil,1465.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1990mil,1888.504mil) on Top Layer And Track (1974.252mil,1918.032mil)(1974.252mil,1921.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1990mil,1888.504mil) on Top Layer And Track (2005.748mil,1918.032mil)(2005.748mil,1921.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(3346.496mil,1780mil) on Top Layer And Track (3313.032mil,1764.252mil)(3316.968mil,1764.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R30-2(3346.496mil,1780mil) on Top Layer And Track (3313.032mil,1795.748mil)(3316.968mil,1795.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(1176.496mil,3000mil) on Top Layer And Track (1143.032mil,2984.252mil)(1146.968mil,2984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3-1(1176.496mil,3000mil) on Top Layer And Track (1143.032mil,3015.748mil)(1146.968mil,3015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.531mil < 10mil) Between Pad R31-1(1990.748mil,1699.252mil) on Top Layer And Text "R31" (2010mil,1591.647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(1990.748mil,1699.252mil) on Top Layer And Track (1975mil,1728.78mil)(1975mil,1732.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(1990.748mil,1699.252mil) on Top Layer And Track (2006.496mil,1728.78mil)(2006.496mil,1732.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(1990.748mil,1762.244mil) on Top Layer And Track (1975mil,1728.78mil)(1975mil,1732.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R31-2(1990.748mil,1762.244mil) on Top Layer And Track (2006.496mil,1728.78mil)(2006.496mil,1732.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(1113.504mil,3000mil) on Top Layer And Track (1143.032mil,2984.252mil)(1146.968mil,2984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(1113.504mil,3000mil) on Top Layer And Track (1143.032mil,3015.748mil)(1146.968mil,3015.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(3283.504mil,1860mil) on Top Layer And Track (3313.032mil,1844.252mil)(3316.968mil,1844.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(3283.504mil,1860mil) on Top Layer And Track (3313.032mil,1875.748mil)(3316.968mil,1875.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(3346.496mil,1860mil) on Top Layer And Track (3313.032mil,1844.252mil)(3316.968mil,1844.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R32-2(3346.496mil,1860mil) on Top Layer And Track (3313.032mil,1875.748mil)(3316.968mil,1875.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.177mil < 10mil) Between Pad R34-1(1630mil,3758.504mil) on Top Layer And Text "R34" (1650mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.177mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(1630mil,3758.504mil) on Top Layer And Track (1614.252mil,3788.032mil)(1614.252mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(1630mil,3758.504mil) on Top Layer And Track (1645.748mil,3788.032mil)(1645.748mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(1990mil,3831.496mil) on Top Layer And Track (1974.252mil,3798.032mil)(1974.252mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R35-1(1990mil,3831.496mil) on Top Layer And Track (2005.748mil,3798.032mil)(2005.748mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.878mil < 10mil) Between Pad R35-2(1990mil,3768.504mil) on Top Layer And Text "R35" (2010mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(1990mil,3768.504mil) on Top Layer And Track (1974.252mil,3798.032mil)(1974.252mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(1990mil,3768.504mil) on Top Layer And Track (2005.748mil,3798.032mil)(2005.748mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad R36-2(2210mil,3408.504mil) on Top Layer And Text "R36" (2230mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(2210mil,3408.504mil) on Top Layer And Track (2194.252mil,3438.032mil)(2194.252mil,3441.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(2210mil,3408.504mil) on Top Layer And Track (2225.748mil,3438.032mil)(2225.748mil,3441.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.879mil < 10mil) Between Pad R38-1(2050mil,3768.504mil) on Top Layer And Text "R38" (2070mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(2050mil,3768.504mil) on Top Layer And Track (2034.252mil,3798.032mil)(2034.252mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(2050mil,3768.504mil) on Top Layer And Track (2065.748mil,3798.032mil)(2065.748mil,3801.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(1570mil,3821.496mil) on Top Layer And Track (1554.252mil,3788.032mil)(1554.252mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R39-1(1570mil,3821.496mil) on Top Layer And Track (1585.748mil,3788.032mil)(1585.748mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.761mil < 10mil) Between Pad R39-2(1570mil,3758.504mil) on Top Layer And Text "R39" (1590mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(1570mil,3758.504mil) on Top Layer And Track (1554.252mil,3788.032mil)(1554.252mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(1570mil,3758.504mil) on Top Layer And Track (1585.748mil,3788.032mil)(1585.748mil,3791.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(1690mil,3868.504mil) on Top Layer And Track (1674.252mil,3898.032mil)(1674.252mil,3901.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(1690mil,3868.504mil) on Top Layer And Track (1705.748mil,3898.032mil)(1705.748mil,3901.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(2691.496mil,3180mil) on Top Layer And Track (2658.032mil,3164.252mil)(2661.968mil,3164.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R42-1(2691.496mil,3180mil) on Top Layer And Track (2658.032mil,3195.748mil)(2661.968mil,3195.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(3438.504mil,3430mil) on Top Layer And Track (3468.032mil,3414.252mil)(3471.968mil,3414.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(3438.504mil,3430mil) on Top Layer And Track (3468.032mil,3445.748mil)(3471.968mil,3445.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(3501.496mil,3430mil) on Top Layer And Track (3468.032mil,3414.252mil)(3471.968mil,3414.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R43-2(3501.496mil,3430mil) on Top Layer And Track (3468.032mil,3445.748mil)(3471.968mil,3445.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-2(3501.496mil,3505mil) on Top Layer And Track (3468.032mil,3489.252mil)(3471.968mil,3489.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R45-2(3501.496mil,3505mil) on Top Layer And Track (3468.032mil,3520.748mil)(3471.968mil,3520.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-1(3341.496mil,3500mil) on Top Layer And Track (3308.032mil,3484.252mil)(3311.968mil,3484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R47-1(3341.496mil,3500mil) on Top Layer And Track (3308.032mil,3515.748mil)(3311.968mil,3515.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-1(1311.496mil,930mil) on Top Layer And Track (1278.032mil,914.252mil)(1281.968mil,914.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R48-1(1311.496mil,930mil) on Top Layer And Track (1278.032mil,945.748mil)(1281.968mil,945.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(1248.504mil,930mil) on Top Layer And Track (1278.032mil,914.252mil)(1281.968mil,914.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(1248.504mil,930mil) on Top Layer And Track (1278.032mil,945.748mil)(1281.968mil,945.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-2(3501.496mil,2715mil) on Top Layer And Track (3468.032mil,2699.252mil)(3471.968mil,2699.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R49-2(3501.496mil,2715mil) on Top Layer And Track (3468.032mil,2730.748mil)(3471.968mil,2730.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(3438.504mil,2790mil) on Top Layer And Track (3468.032mil,2774.252mil)(3471.968mil,2774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(3438.504mil,2790mil) on Top Layer And Track (3468.032mil,2805.748mil)(3471.968mil,2805.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(3346.496mil,2720mil) on Top Layer And Track (3313.032mil,2704.252mil)(3316.968mil,2704.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R52-1(3346.496mil,2720mil) on Top Layer And Track (3313.032mil,2735.748mil)(3316.968mil,2735.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.422mil < 10mil) Between Pad R52-2(3283.504mil,2720mil) on Top Layer And Text "R52" (3170mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(3283.504mil,2720mil) on Top Layer And Track (3313.032mil,2704.252mil)(3316.968mil,2704.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(3283.504mil,2720mil) on Top Layer And Track (3313.032mil,2735.748mil)(3316.968mil,2735.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.734mil < 10mil) Between Pad R53-2(3283.504mil,2790mil) on Top Layer And Text "R53" (3170mil,2770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3283.504mil,2790mil) on Top Layer And Track (3313.032mil,2774.252mil)(3316.968mil,2774.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3283.504mil,2790mil) on Top Layer And Track (3313.032mil,2805.748mil)(3316.968mil,2805.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R55-1(3438.504mil,2030mil) on Top Layer And Track (3468.032mil,2014.252mil)(3471.968mil,2014.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R55-1(3438.504mil,2030mil) on Top Layer And Track (3468.032mil,2045.748mil)(3471.968mil,2045.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.703mil < 10mil) Between Pad R56-1(2378.504mil,1040mil) on Top Layer And Text "R56" (2260mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(2378.504mil,1040mil) on Top Layer And Track (2408.032mil,1024.252mil)(2411.968mil,1024.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-1(2378.504mil,1040mil) on Top Layer And Track (2408.032mil,1055.748mil)(2411.968mil,1055.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R56-2(2441.496mil,1040mil) on Top Layer And Track (2408.032mil,1024.252mil)(2411.968mil,1024.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R56-2(2441.496mil,1040mil) on Top Layer And Track (2408.032mil,1055.748mil)(2411.968mil,1055.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R57-2(3501.496mil,2100mil) on Top Layer And Track (3468.032mil,2084.252mil)(3471.968mil,2084.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R57-2(3501.496mil,2100mil) on Top Layer And Track (3468.032mil,2115.748mil)(3471.968mil,2115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R59-1(3356.496mil,2105mil) on Top Layer And Track (3323.032mil,2089.252mil)(3326.968mil,2089.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R59-1(3356.496mil,2105mil) on Top Layer And Track (3323.032mil,2120.748mil)(3326.968mil,2120.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-1(2441.496mil,1100mil) on Top Layer And Track (2408.032mil,1084.252mil)(2411.968mil,1084.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R60-1(2441.496mil,1100mil) on Top Layer And Track (2408.032mil,1115.748mil)(2411.968mil,1115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.761mil < 10mil) Between Pad R60-2(2378.504mil,1100mil) on Top Layer And Text "R60" (2260mil,1080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-2(2378.504mil,1100mil) on Top Layer And Track (2408.032mil,1084.252mil)(2411.968mil,1084.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R60-2(2378.504mil,1100mil) on Top Layer And Track (2408.032mil,1115.748mil)(2411.968mil,1115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(1176.496mil,3505mil) on Top Layer And Track (1143.032mil,3489.252mil)(1146.968mil,3489.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6-1(1176.496mil,3505mil) on Top Layer And Track (1143.032mil,3520.748mil)(1146.968mil,3520.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3258.228mil,4134.764mil) on Top Layer And Track (3224.764mil,4119.016mil)(3228.701mil,4119.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7-1(3258.228mil,4134.764mil) on Top Layer And Track (3224.764mil,4150.512mil)(3228.701mil,4150.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.059mil < 10mil) Between Pad R7-2(3195.236mil,4134.764mil) on Top Layer And Text "R7" (3106.732mil,4114.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.059mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3195.236mil,4134.764mil) on Top Layer And Track (3224.764mil,4119.016mil)(3228.701mil,4119.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3195.236mil,4134.764mil) on Top Layer And Track (3224.764mil,4150.512mil)(3228.701mil,4150.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(2618.504mil,4130mil) on Top Layer And Track (2648.032mil,4114.252mil)(2651.968mil,4114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(2618.504mil,4130mil) on Top Layer And Track (2648.032mil,4145.748mil)(2651.968mil,4145.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad S1-1(3103.976mil,1887.52mil) on Top Layer And Track (2979.961mil,1864.882mil)(3100.039mil,1864.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.861mil < 10mil) Between Pad S3-1(1890mil,1653.071mil) on Top Layer And Track (1840.787mil,1660.945mil)(1849.055mil,1660.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.48mil < 10mil) Between Pad S3-1(1890mil,1653.071mil) on Top Layer And Track (1930.945mil,1660.945mil)(1939.213mil,1660.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.396mil < 10mil) Between Pad SPI1_MOSI-1(535mil,1595mil) on Multi-Layer And Text "SPI1_MOSI" (600mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.396mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.895mil < 10mil) Between Pad SPI4_MOSI-1(1500mil,1645mil) on Multi-Layer And Text "C25" (1360mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.422mil < 10mil) Between Pad SPI4_SCK-1(1500mil,1835mil) on Multi-Layer And Text "SPI4_SCK" (1570mil,1960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.695mil < 10mil) Between Pad UART_RX-1(3070mil,2100mil) on Multi-Layer And Text "UART_RX" (2920mil,2170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.695mil]
Rule Violations :205

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:07