#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdcb380a310 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fdcb380b260 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fdcb3842cd0_0 .var "clk", 0 0;
v0x7fdcb3842d70_0 .net "done", 0 0, v0x7fdcb3842900_0;  1 drivers
v0x7fdcb3842e20_0 .var "in", 0 0;
v0x7fdcb3842ef0_0 .var/i "mismatch_count", 31 0;
v0x7fdcb3842f80_0 .var "reset", 0 0;
S_0x7fdcb38320a0 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7fdcb380a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x7fdcb3832210 .param/l "BIT0" 1 3 13, C4<0010>;
P_0x7fdcb3832250 .param/l "BIT1" 1 3 14, C4<0011>;
P_0x7fdcb3832290 .param/l "BIT2" 1 3 15, C4<0100>;
P_0x7fdcb38322d0 .param/l "BIT3" 1 3 16, C4<0101>;
P_0x7fdcb3832310 .param/l "BIT4" 1 3 17, C4<0110>;
P_0x7fdcb3832350 .param/l "BIT5" 1 3 18, C4<0111>;
P_0x7fdcb3832390 .param/l "BIT6" 1 3 19, C4<1000>;
P_0x7fdcb38323d0 .param/l "BIT7" 1 3 20, C4<1001>;
P_0x7fdcb3832410 .param/l "DONE" 1 3 22, C4<1011>;
P_0x7fdcb3832450 .param/l "ERROR" 1 3 23, C4<1100>;
P_0x7fdcb3832490 .param/l "IDLE" 1 3 11, C4<0000>;
P_0x7fdcb38324d0 .param/l "START" 1 3 12, C4<0001>;
P_0x7fdcb3832510 .param/l "STOP" 1 3 21, C4<1010>;
v0x7fdcb38328b0_0 .var "bit_count", 3 0;
v0x7fdcb3842860_0 .net "clk", 0 0, v0x7fdcb3842cd0_0;  1 drivers
v0x7fdcb3842900_0 .var "done", 0 0;
v0x7fdcb38429b0_0 .net "in", 0 0, v0x7fdcb3842e20_0;  1 drivers
v0x7fdcb3842a50_0 .var "next_state", 3 0;
v0x7fdcb3842b40_0 .net "reset", 0 0, v0x7fdcb3842f80_0;  1 drivers
v0x7fdcb3842be0_0 .var "state", 3 0;
E_0x7fdcb3832830 .event anyedge, v0x7fdcb38328b0_0, v0x7fdcb38429b0_0, v0x7fdcb3842be0_0;
E_0x7fdcb3832870 .event posedge, v0x7fdcb3842860_0;
    .scope S_0x7fdcb38320a0;
T_0 ;
    %wait E_0x7fdcb3832870;
    %load/vec4 v0x7fdcb3842b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdcb3842be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdcb38328b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdcb3842a50_0;
    %assign/vec4 v0x7fdcb3842be0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdcb38320a0;
T_1 ;
    %wait E_0x7fdcb3832830;
    %load/vec4 v0x7fdcb3842be0_0;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842900_0, 0, 1;
    %load/vec4 v0x7fdcb3842be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.0 ;
    %load/vec4 v0x7fdcb38429b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
T_1.15 ;
    %jmp T_1.14;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v0x7fdcb38429b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
T_1.18 ;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcb3842900_0, 0, 1;
    %load/vec4 v0x7fdcb38429b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
T_1.20 ;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v0x7fdcb38429b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcb3842a50_0, 0, 4;
T_1.21 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdcb380a310;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842cd0_0, 0, 1;
T_2.0 ;
    %delay 1000, 0;
    %load/vec4 v0x7fdcb3842cd0_0;
    %inv;
    %store/vec4 v0x7fdcb3842cd0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fdcb380a310;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %vpi_call 2 134 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 139 "$display", "Test 9 passed!" {0 0 0};
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %vpi_call 2 146 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %vpi_call 2 151 "$display", "Test 10 passed!" {0 0 0};
T_3.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %vpi_call 2 158 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %vpi_call 2 163 "$display", "Test 11 passed!" {0 0 0};
T_3.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %vpi_call 2 170 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %vpi_call 2 175 "$display", "Test 12 passed!" {0 0 0};
T_3.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %vpi_call 2 182 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call 2 187 "$display", "Test 13 passed!" {0 0 0};
T_3.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %vpi_call 2 194 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.27;
T_3.26 ;
    %vpi_call 2 199 "$display", "Test 14 passed!" {0 0 0};
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %vpi_call 2 206 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %vpi_call 2 211 "$display", "Test 15 passed!" {0 0 0};
T_3.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %vpi_call 2 218 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.31;
T_3.30 ;
    %vpi_call 2 223 "$display", "Test 16 passed!" {0 0 0};
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %vpi_call 2 230 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.33;
T_3.32 ;
    %vpi_call 2 235 "$display", "Test 17 passed!" {0 0 0};
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %vpi_call 2 242 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.35;
T_3.34 ;
    %vpi_call 2 247 "$display", "Test 18 passed!" {0 0 0};
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %vpi_call 2 254 "$display", "Mismatch at index 19: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.37;
T_3.36 ;
    %vpi_call 2 259 "$display", "Test 19 passed!" {0 0 0};
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %vpi_call 2 266 "$display", "Mismatch at index 20: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.39;
T_3.38 ;
    %vpi_call 2 271 "$display", "Test 20 passed!" {0 0 0};
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %vpi_call 2 278 "$display", "Mismatch at index 21: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.41;
T_3.40 ;
    %vpi_call 2 283 "$display", "Test 21 passed!" {0 0 0};
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %vpi_call 2 290 "$display", "Mismatch at index 22: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.43;
T_3.42 ;
    %vpi_call 2 295 "$display", "Test 22 passed!" {0 0 0};
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.44, 8;
    %vpi_call 2 302 "$display", "Mismatch at index 23: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.45;
T_3.44 ;
    %vpi_call 2 307 "$display", "Test 23 passed!" {0 0 0};
T_3.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %vpi_call 2 314 "$display", "Mismatch at index 24: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.47;
T_3.46 ;
    %vpi_call 2 319 "$display", "Test 24 passed!" {0 0 0};
T_3.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %vpi_call 2 326 "$display", "Mismatch at index 25: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.49;
T_3.48 ;
    %vpi_call 2 331 "$display", "Test 25 passed!" {0 0 0};
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcb3842f80_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fdcb3842d70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %vpi_call 2 338 "$display", "Mismatch at index 26: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fdcb3842d70_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fdcb3842ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcb3842ef0_0, 0, 32;
    %jmp T_3.51;
T_3.50 ;
    %vpi_call 2 343 "$display", "Test 26 passed!" {0 0 0};
T_3.51 ;
    %load/vec4 v0x7fdcb3842ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.52, 4;
    %vpi_call 2 347 "$display", "All tests passed!" {0 0 0};
    %jmp T_3.53;
T_3.52 ;
    %vpi_call 2 349 "$display", "%0d mismatches out of %0d total tests.", v0x7fdcb3842ef0_0, 32'sb00000000000000000000000000011011 {0 0 0};
T_3.53 ;
    %vpi_call 2 350 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm_serial_0_tb.v";
    "Generate_Knowledge/modules/Fsm_serial.v";
