
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

0000c200 <_vector_start>:
    c200:	20001828 	.word	0x20001828
    c204:	0000e34d 	.word	0x0000e34d
    c208:	000114eb 	.word	0x000114eb
    c20c:	0000e3ad 	.word	0x0000e3ad
    c210:	0000e3ad 	.word	0x0000e3ad
    c214:	0000e3ad 	.word	0x0000e3ad
    c218:	0000e3ad 	.word	0x0000e3ad
    c21c:	0000e3ad 	.word	0x0000e3ad
	...
    c22c:	0000e161 	.word	0x0000e161
    c230:	0000e3ad 	.word	0x0000e3ad
    c234:	00000000 	.word	0x00000000
    c238:	0000e109 	.word	0x0000e109
    c23c:	000113d1 	.word	0x000113d1

0000c240 <_irq_vector_table>:
    c240:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c250:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c260:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c270:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c280:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c290:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2a0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2b0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2c0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2d0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2e0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c2f0:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c300:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c310:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c320:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c330:	0000e30d 0000e30d 0000e30d 0000e30d     ................
    c340:	0000e30d                                ....

0000c344 <_vector_end>:
	...

0000c400 <m_firmware_info>:
    c400:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
    c410:	0000be00 00000001 0000c200 0000c200     ................
    c420:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000c43c <__aeabi_uldivmod>:
    c43c:	b953      	cbnz	r3, c454 <__aeabi_uldivmod+0x18>
    c43e:	b94a      	cbnz	r2, c454 <__aeabi_uldivmod+0x18>
    c440:	2900      	cmp	r1, #0
    c442:	bf08      	it	eq
    c444:	2800      	cmpeq	r0, #0
    c446:	bf1c      	itt	ne
    c448:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    c44c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    c450:	f000 b96c 	b.w	c72c <__aeabi_idiv0>
    c454:	f1ad 0c08 	sub.w	ip, sp, #8
    c458:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    c45c:	f000 f806 	bl	c46c <__udivmoddi4>
    c460:	f8dd e004 	ldr.w	lr, [sp, #4]
    c464:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c468:	b004      	add	sp, #16
    c46a:	4770      	bx	lr

0000c46c <__udivmoddi4>:
    c46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c470:	9d08      	ldr	r5, [sp, #32]
    c472:	4604      	mov	r4, r0
    c474:	4688      	mov	r8, r1
    c476:	2b00      	cmp	r3, #0
    c478:	d17d      	bne.n	c576 <__udivmoddi4+0x10a>
    c47a:	428a      	cmp	r2, r1
    c47c:	4617      	mov	r7, r2
    c47e:	d93f      	bls.n	c500 <__udivmoddi4+0x94>
    c480:	fab2 f282 	clz	r2, r2
    c484:	b142      	cbz	r2, c498 <__udivmoddi4+0x2c>
    c486:	f1c2 0020 	rsb	r0, r2, #32
    c48a:	4091      	lsls	r1, r2
    c48c:	4097      	lsls	r7, r2
    c48e:	fa24 f000 	lsr.w	r0, r4, r0
    c492:	4094      	lsls	r4, r2
    c494:	ea40 0801 	orr.w	r8, r0, r1
    c498:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    c49c:	0c23      	lsrs	r3, r4, #16
    c49e:	fa1f fe87 	uxth.w	lr, r7
    c4a2:	fbb8 f6fc 	udiv	r6, r8, ip
    c4a6:	fb0c 8116 	mls	r1, ip, r6, r8
    c4aa:	fb06 f00e 	mul.w	r0, r6, lr
    c4ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    c4b2:	4298      	cmp	r0, r3
    c4b4:	d905      	bls.n	c4c2 <__udivmoddi4+0x56>
    c4b6:	18fb      	adds	r3, r7, r3
    c4b8:	d202      	bcs.n	c4c0 <__udivmoddi4+0x54>
    c4ba:	4298      	cmp	r0, r3
    c4bc:	f200 8124 	bhi.w	c708 <__udivmoddi4+0x29c>
    c4c0:	3e01      	subs	r6, #1
    c4c2:	1a19      	subs	r1, r3, r0
    c4c4:	b2a3      	uxth	r3, r4
    c4c6:	fbb1 f0fc 	udiv	r0, r1, ip
    c4ca:	fb0c 1110 	mls	r1, ip, r0, r1
    c4ce:	fb00 fe0e 	mul.w	lr, r0, lr
    c4d2:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    c4d6:	45a6      	cmp	lr, r4
    c4d8:	d905      	bls.n	c4e6 <__udivmoddi4+0x7a>
    c4da:	193c      	adds	r4, r7, r4
    c4dc:	d202      	bcs.n	c4e4 <__udivmoddi4+0x78>
    c4de:	45a6      	cmp	lr, r4
    c4e0:	f200 810f 	bhi.w	c702 <__udivmoddi4+0x296>
    c4e4:	3801      	subs	r0, #1
    c4e6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    c4ea:	eba4 040e 	sub.w	r4, r4, lr
    c4ee:	2600      	movs	r6, #0
    c4f0:	b11d      	cbz	r5, c4fa <__udivmoddi4+0x8e>
    c4f2:	40d4      	lsrs	r4, r2
    c4f4:	2300      	movs	r3, #0
    c4f6:	e9c5 4300 	strd	r4, r3, [r5]
    c4fa:	4631      	mov	r1, r6
    c4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c500:	b902      	cbnz	r2, c504 <__udivmoddi4+0x98>
    c502:	deff      	udf	#255	; 0xff
    c504:	fab2 f282 	clz	r2, r2
    c508:	2a00      	cmp	r2, #0
    c50a:	d150      	bne.n	c5ae <__udivmoddi4+0x142>
    c50c:	1bcb      	subs	r3, r1, r7
    c50e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    c512:	fa1f f887 	uxth.w	r8, r7
    c516:	2601      	movs	r6, #1
    c518:	0c21      	lsrs	r1, r4, #16
    c51a:	fbb3 fcfe 	udiv	ip, r3, lr
    c51e:	fb0e 301c 	mls	r0, lr, ip, r3
    c522:	460b      	mov	r3, r1
    c524:	fb08 f90c 	mul.w	r9, r8, ip
    c528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    c52c:	4589      	cmp	r9, r1
    c52e:	d90a      	bls.n	c546 <__udivmoddi4+0xda>
    c530:	1879      	adds	r1, r7, r1
    c532:	bf2c      	ite	cs
    c534:	2301      	movcs	r3, #1
    c536:	2300      	movcc	r3, #0
    c538:	4589      	cmp	r9, r1
    c53a:	d902      	bls.n	c542 <__udivmoddi4+0xd6>
    c53c:	2b00      	cmp	r3, #0
    c53e:	f000 80d9 	beq.w	c6f4 <__udivmoddi4+0x288>
    c542:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    c546:	eba1 0109 	sub.w	r1, r1, r9
    c54a:	b2a3      	uxth	r3, r4
    c54c:	fbb1 f0fe 	udiv	r0, r1, lr
    c550:	fb0e 1110 	mls	r1, lr, r0, r1
    c554:	fb08 f800 	mul.w	r8, r8, r0
    c558:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    c55c:	45a0      	cmp	r8, r4
    c55e:	d905      	bls.n	c56c <__udivmoddi4+0x100>
    c560:	193c      	adds	r4, r7, r4
    c562:	d202      	bcs.n	c56a <__udivmoddi4+0xfe>
    c564:	45a0      	cmp	r8, r4
    c566:	f200 80c9 	bhi.w	c6fc <__udivmoddi4+0x290>
    c56a:	3801      	subs	r0, #1
    c56c:	eba4 0408 	sub.w	r4, r4, r8
    c570:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    c574:	e7bc      	b.n	c4f0 <__udivmoddi4+0x84>
    c576:	428b      	cmp	r3, r1
    c578:	d909      	bls.n	c58e <__udivmoddi4+0x122>
    c57a:	2d00      	cmp	r5, #0
    c57c:	f000 80b1 	beq.w	c6e2 <__udivmoddi4+0x276>
    c580:	2600      	movs	r6, #0
    c582:	e9c5 0100 	strd	r0, r1, [r5]
    c586:	4630      	mov	r0, r6
    c588:	4631      	mov	r1, r6
    c58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c58e:	fab3 f683 	clz	r6, r3
    c592:	2e00      	cmp	r6, #0
    c594:	d146      	bne.n	c624 <__udivmoddi4+0x1b8>
    c596:	428b      	cmp	r3, r1
    c598:	f0c0 80a6 	bcc.w	c6e8 <__udivmoddi4+0x27c>
    c59c:	4282      	cmp	r2, r0
    c59e:	f240 80a3 	bls.w	c6e8 <__udivmoddi4+0x27c>
    c5a2:	4630      	mov	r0, r6
    c5a4:	2d00      	cmp	r5, #0
    c5a6:	d0a8      	beq.n	c4fa <__udivmoddi4+0x8e>
    c5a8:	e9c5 4800 	strd	r4, r8, [r5]
    c5ac:	e7a5      	b.n	c4fa <__udivmoddi4+0x8e>
    c5ae:	4097      	lsls	r7, r2
    c5b0:	f1c2 0320 	rsb	r3, r2, #32
    c5b4:	fa01 f002 	lsl.w	r0, r1, r2
    c5b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    c5bc:	40d9      	lsrs	r1, r3
    c5be:	fa24 f303 	lsr.w	r3, r4, r3
    c5c2:	fa1f f887 	uxth.w	r8, r7
    c5c6:	4094      	lsls	r4, r2
    c5c8:	4303      	orrs	r3, r0
    c5ca:	fbb1 f0fe 	udiv	r0, r1, lr
    c5ce:	0c1e      	lsrs	r6, r3, #16
    c5d0:	fb0e 1110 	mls	r1, lr, r0, r1
    c5d4:	fb00 fc08 	mul.w	ip, r0, r8
    c5d8:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
    c5dc:	458c      	cmp	ip, r1
    c5de:	d909      	bls.n	c5f4 <__udivmoddi4+0x188>
    c5e0:	1879      	adds	r1, r7, r1
    c5e2:	bf2c      	ite	cs
    c5e4:	2601      	movcs	r6, #1
    c5e6:	2600      	movcc	r6, #0
    c5e8:	458c      	cmp	ip, r1
    c5ea:	d902      	bls.n	c5f2 <__udivmoddi4+0x186>
    c5ec:	2e00      	cmp	r6, #0
    c5ee:	f000 8093 	beq.w	c718 <__udivmoddi4+0x2ac>
    c5f2:	3801      	subs	r0, #1
    c5f4:	eba1 010c 	sub.w	r1, r1, ip
    c5f8:	b29b      	uxth	r3, r3
    c5fa:	fbb1 f6fe 	udiv	r6, r1, lr
    c5fe:	fb0e 1116 	mls	r1, lr, r6, r1
    c602:	fb06 fc08 	mul.w	ip, r6, r8
    c606:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
    c60a:	458c      	cmp	ip, r1
    c60c:	d905      	bls.n	c61a <__udivmoddi4+0x1ae>
    c60e:	1879      	adds	r1, r7, r1
    c610:	d202      	bcs.n	c618 <__udivmoddi4+0x1ac>
    c612:	458c      	cmp	ip, r1
    c614:	f200 8087 	bhi.w	c726 <__udivmoddi4+0x2ba>
    c618:	3e01      	subs	r6, #1
    c61a:	eba1 030c 	sub.w	r3, r1, ip
    c61e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
    c622:	e779      	b.n	c518 <__udivmoddi4+0xac>
    c624:	f1c6 0720 	rsb	r7, r6, #32
    c628:	fa03 f406 	lsl.w	r4, r3, r6
    c62c:	fa02 fc06 	lsl.w	ip, r2, r6
    c630:	fa01 fe06 	lsl.w	lr, r1, r6
    c634:	40fa      	lsrs	r2, r7
    c636:	fa20 f807 	lsr.w	r8, r0, r7
    c63a:	40f9      	lsrs	r1, r7
    c63c:	fa00 f306 	lsl.w	r3, r0, r6
    c640:	4322      	orrs	r2, r4
    c642:	ea48 040e 	orr.w	r4, r8, lr
    c646:	ea4f 4812 	mov.w	r8, r2, lsr #16
    c64a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
    c64e:	fa1f f982 	uxth.w	r9, r2
    c652:	fbb1 faf8 	udiv	sl, r1, r8
    c656:	fb08 111a 	mls	r1, r8, sl, r1
    c65a:	fb0a f009 	mul.w	r0, sl, r9
    c65e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
    c662:	4570      	cmp	r0, lr
    c664:	d90a      	bls.n	c67c <__udivmoddi4+0x210>
    c666:	eb12 0e0e 	adds.w	lr, r2, lr
    c66a:	bf2c      	ite	cs
    c66c:	2101      	movcs	r1, #1
    c66e:	2100      	movcc	r1, #0
    c670:	4570      	cmp	r0, lr
    c672:	d901      	bls.n	c678 <__udivmoddi4+0x20c>
    c674:	2900      	cmp	r1, #0
    c676:	d052      	beq.n	c71e <__udivmoddi4+0x2b2>
    c678:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    c67c:	ebae 0e00 	sub.w	lr, lr, r0
    c680:	b2a4      	uxth	r4, r4
    c682:	fbbe f0f8 	udiv	r0, lr, r8
    c686:	fb08 ee10 	mls	lr, r8, r0, lr
    c68a:	fb00 f909 	mul.w	r9, r0, r9
    c68e:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
    c692:	45f1      	cmp	r9, lr
    c694:	d905      	bls.n	c6a2 <__udivmoddi4+0x236>
    c696:	eb12 0e0e 	adds.w	lr, r2, lr
    c69a:	d201      	bcs.n	c6a0 <__udivmoddi4+0x234>
    c69c:	45f1      	cmp	r9, lr
    c69e:	d838      	bhi.n	c712 <__udivmoddi4+0x2a6>
    c6a0:	3801      	subs	r0, #1
    c6a2:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    c6a6:	ebae 0e09 	sub.w	lr, lr, r9
    c6aa:	fba0 890c 	umull	r8, r9, r0, ip
    c6ae:	45ce      	cmp	lr, r9
    c6b0:	4641      	mov	r1, r8
    c6b2:	464c      	mov	r4, r9
    c6b4:	d302      	bcc.n	c6bc <__udivmoddi4+0x250>
    c6b6:	d106      	bne.n	c6c6 <__udivmoddi4+0x25a>
    c6b8:	4543      	cmp	r3, r8
    c6ba:	d204      	bcs.n	c6c6 <__udivmoddi4+0x25a>
    c6bc:	3801      	subs	r0, #1
    c6be:	ebb8 010c 	subs.w	r1, r8, ip
    c6c2:	eb69 0402 	sbc.w	r4, r9, r2
    c6c6:	b315      	cbz	r5, c70e <__udivmoddi4+0x2a2>
    c6c8:	1a5a      	subs	r2, r3, r1
    c6ca:	eb6e 0e04 	sbc.w	lr, lr, r4
    c6ce:	40f2      	lsrs	r2, r6
    c6d0:	fa0e f707 	lsl.w	r7, lr, r7
    c6d4:	fa2e f306 	lsr.w	r3, lr, r6
    c6d8:	2600      	movs	r6, #0
    c6da:	4317      	orrs	r7, r2
    c6dc:	e9c5 7300 	strd	r7, r3, [r5]
    c6e0:	e70b      	b.n	c4fa <__udivmoddi4+0x8e>
    c6e2:	462e      	mov	r6, r5
    c6e4:	4628      	mov	r0, r5
    c6e6:	e708      	b.n	c4fa <__udivmoddi4+0x8e>
    c6e8:	1a84      	subs	r4, r0, r2
    c6ea:	eb61 0103 	sbc.w	r1, r1, r3
    c6ee:	2001      	movs	r0, #1
    c6f0:	4688      	mov	r8, r1
    c6f2:	e757      	b.n	c5a4 <__udivmoddi4+0x138>
    c6f4:	f1ac 0c02 	sub.w	ip, ip, #2
    c6f8:	4439      	add	r1, r7
    c6fa:	e724      	b.n	c546 <__udivmoddi4+0xda>
    c6fc:	3802      	subs	r0, #2
    c6fe:	443c      	add	r4, r7
    c700:	e734      	b.n	c56c <__udivmoddi4+0x100>
    c702:	3802      	subs	r0, #2
    c704:	443c      	add	r4, r7
    c706:	e6ee      	b.n	c4e6 <__udivmoddi4+0x7a>
    c708:	3e02      	subs	r6, #2
    c70a:	443b      	add	r3, r7
    c70c:	e6d9      	b.n	c4c2 <__udivmoddi4+0x56>
    c70e:	462e      	mov	r6, r5
    c710:	e6f3      	b.n	c4fa <__udivmoddi4+0x8e>
    c712:	3802      	subs	r0, #2
    c714:	4496      	add	lr, r2
    c716:	e7c4      	b.n	c6a2 <__udivmoddi4+0x236>
    c718:	3802      	subs	r0, #2
    c71a:	4439      	add	r1, r7
    c71c:	e76a      	b.n	c5f4 <__udivmoddi4+0x188>
    c71e:	f1aa 0a02 	sub.w	sl, sl, #2
    c722:	4496      	add	lr, r2
    c724:	e7aa      	b.n	c67c <__udivmoddi4+0x210>
    c726:	3e02      	subs	r6, #2
    c728:	4439      	add	r1, r7
    c72a:	e776      	b.n	c61a <__udivmoddi4+0x1ae>

0000c72c <__aeabi_idiv0>:
    c72c:	4770      	bx	lr
    c72e:	bf00      	nop

0000c730 <__gnu_cmse_nonsecure_call>:
    c730:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
    c734:	4627      	mov	r7, r4
    c736:	46a0      	mov	r8, r4
    c738:	46a1      	mov	r9, r4
    c73a:	46a2      	mov	sl, r4
    c73c:	46a3      	mov	fp, r4
    c73e:	46a4      	mov	ip, r4
    c740:	ed2d 8b10 	vpush	{d8-d15}
    c744:	f04f 0500 	mov.w	r5, #0
    c748:	ec45 5b18 	vmov	d8, r5, r5
    c74c:	ec45 5a19 	vmov	s18, s19, r5, r5
    c750:	ec45 5a1a 	vmov	s20, s21, r5, r5
    c754:	ec45 5a1b 	vmov	s22, s23, r5, r5
    c758:	ec45 5a1c 	vmov	s24, s25, r5, r5
    c75c:	ec45 5a1d 	vmov	s26, s27, r5, r5
    c760:	ec45 5a1e 	vmov	s28, s29, r5, r5
    c764:	ec45 5a1f 	vmov	s30, s31, r5, r5
    c768:	eef1 5a10 	vmrs	r5, fpscr
    c76c:	f64f 7660 	movw	r6, #65376	; 0xff60
    c770:	f6c0 76ff 	movt	r6, #4095	; 0xfff
    c774:	4035      	ands	r5, r6
    c776:	eee1 5a10 	vmsr	fpscr, r5
    c77a:	f384 8800 	msr	CPSR_f, r4
    c77e:	4625      	mov	r5, r4
    c780:	4626      	mov	r6, r4
    c782:	47a4      	blxns	r4
    c784:	ecbd 8b10 	vpop	{d8-d15}
    c788:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0000c78c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    c78c:	680b      	ldr	r3, [r1, #0]
    c78e:	3301      	adds	r3, #1
    c790:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    c792:	4b01      	ldr	r3, [pc, #4]	; (c798 <char_out+0xc>)
    c794:	681b      	ldr	r3, [r3, #0]
    c796:	4718      	bx	r3
    c798:	20000000 	.word	0x20000000

0000c79c <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    c79c:	b507      	push	{r0, r1, r2, lr}
    c79e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    c7a0:	2100      	movs	r1, #0
{
    c7a2:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    c7a4:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    c7a6:	4803      	ldr	r0, [pc, #12]	; (c7b4 <vprintk+0x18>)
    c7a8:	a901      	add	r1, sp, #4
    c7aa:	f000 fa65 	bl	cc78 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    c7ae:	b003      	add	sp, #12
    c7b0:	f85d fb04 	ldr.w	pc, [sp], #4
    c7b4:	0000c78d 	.word	0x0000c78d

0000c7b8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    c7b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c7bc:	f8b0 9018 	ldrh.w	r9, [r0, #24]
{
    c7c0:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    c7c2:	f019 0808 	ands.w	r8, r9, #8
{
    c7c6:	4693      	mov	fp, r2
	if (processing) {
    c7c8:	d00e      	beq.n	c7e8 <process_event+0x30>
		if (evt == EVT_COMPLETE) {
    c7ca:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    c7cc:	bf0c      	ite	eq
    c7ce:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    c7d2:	f049 0920 	orrne.w	r9, r9, #32
    c7d6:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    c7da:	f38b 8811 	msr	BASEPRI, fp
    c7de:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    c7e2:	b003      	add	sp, #12
    c7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				transit(mgr, transition_complete);
    c7e8:	f8df a198 	ldr.w	sl, [pc, #408]	; c984 <process_event+0x1cc>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c7ec:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    c7f0:	2902      	cmp	r1, #2
    c7f2:	d107      	bne.n	c804 <process_event+0x4c>
			evt = process_recheck(mgr);
    c7f4:	4620      	mov	r0, r4
    c7f6:	f004 fb14 	bl	10e22 <process_recheck>
		if (evt == EVT_NOP) {
    c7fa:	2800      	cmp	r0, #0
    c7fc:	d0ed      	beq.n	c7da <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    c7fe:	2801      	cmp	r0, #1
    c800:	8b23      	ldrh	r3, [r4, #24]
    c802:	d14d      	bne.n	c8a0 <process_event+0xe8>
			res = mgr->last_res;
    c804:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c806:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    c808:	2f00      	cmp	r7, #0
    c80a:	da15      	bge.n	c838 <process_event+0x80>
		*clients = mgr->clients;
    c80c:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c80e:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    c812:	e9c4 8800 	strd	r8, r8, [r4]
    c816:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    c81a:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
    c81c:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    c81e:	8b21      	ldrh	r1, [r4, #24]
    c820:	f001 0207 	and.w	r2, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    c824:	454a      	cmp	r2, r9
    c826:	d002      	beq.n	c82e <process_event+0x76>
		if (do_monitors
    c828:	68a3      	ldr	r3, [r4, #8]
    c82a:	2b00      	cmp	r3, #0
    c82c:	d159      	bne.n	c8e2 <process_event+0x12a>
		    || !sys_slist_is_empty(&clients)
    c82e:	b90d      	cbnz	r5, c834 <process_event+0x7c>
		    || (transit != NULL)) {
    c830:	2e00      	cmp	r6, #0
    c832:	d071      	beq.n	c918 <process_event+0x160>
    c834:	2300      	movs	r3, #0
    c836:	e055      	b.n	c8e4 <process_event+0x12c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c838:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    c83c:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    c83e:	2a01      	cmp	r2, #1
    c840:	d81f      	bhi.n	c882 <process_event+0xca>
		*clients = mgr->clients;
    c842:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    c846:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    c848:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
    c84a:	b289      	uxth	r1, r1
	list->tail = NULL;
    c84c:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    c850:	d10c      	bne.n	c86c <process_event+0xb4>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    c852:	2d00      	cmp	r5, #0
    c854:	462b      	mov	r3, r5
    c856:	bf38      	it	cc
    c858:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    c85a:	b12b      	cbz	r3, c868 <process_event+0xb0>
				mgr->refs += 1U;
    c85c:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    c85e:	681b      	ldr	r3, [r3, #0]
    c860:	3201      	adds	r2, #1
    c862:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    c864:	2b00      	cmp	r3, #0
    c866:	d1f8      	bne.n	c85a <process_event+0xa2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c868:	f041 0102 	orr.w	r1, r1, #2
		if (process_recheck(mgr) != EVT_NOP) {
    c86c:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    c86e:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    c870:	f004 fad7 	bl	10e22 <process_recheck>
    c874:	2800      	cmp	r0, #0
    c876:	d0d1      	beq.n	c81c <process_event+0x64>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    c878:	8b23      	ldrh	r3, [r4, #24]
    c87a:	f043 0320 	orr.w	r3, r3, #32
    c87e:	8323      	strh	r3, [r4, #24]
    c880:	e7cc      	b.n	c81c <process_event+0x64>
	} else if (state == ONOFF_STATE_TO_OFF) {
    c882:	2b04      	cmp	r3, #4
    c884:	d10a      	bne.n	c89c <process_event+0xe4>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c886:	f021 0107 	bic.w	r1, r1, #7
    c88a:	b289      	uxth	r1, r1
		if (process_recheck(mgr) != EVT_NOP) {
    c88c:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    c88e:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    c890:	f004 fac7 	bl	10e22 <process_recheck>
    c894:	b110      	cbz	r0, c89c <process_event+0xe4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    c896:	f041 0120 	orr.w	r1, r1, #32
    c89a:	8321      	strh	r1, [r4, #24]
    c89c:	2500      	movs	r5, #0
    c89e:	e7bd      	b.n	c81c <process_event+0x64>
		} else if (evt == EVT_START) {
    c8a0:	2803      	cmp	r0, #3
    c8a2:	d109      	bne.n	c8b8 <process_event+0x100>
			transit = mgr->transitions->start;
    c8a4:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8a6:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
    c8aa:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8ac:	f043 0306 	orr.w	r3, r3, #6
}
    c8b0:	2500      	movs	r5, #0
	mgr->flags = (state & ONOFF_STATE_MASK)
    c8b2:	8323      	strh	r3, [r4, #24]
		res = 0;
    c8b4:	462f      	mov	r7, r5
    c8b6:	e7b2      	b.n	c81e <process_event+0x66>
		} else if (evt == EVT_STOP) {
    c8b8:	2804      	cmp	r0, #4
    c8ba:	d106      	bne.n	c8ca <process_event+0x112>
			transit = mgr->transitions->stop;
    c8bc:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8be:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
    c8c2:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8c4:	f043 0304 	orr.w	r3, r3, #4
    c8c8:	e7f2      	b.n	c8b0 <process_event+0xf8>
		} else if (evt == EVT_RESET) {
    c8ca:	2805      	cmp	r0, #5
    c8cc:	d106      	bne.n	c8dc <process_event+0x124>
			transit = mgr->transitions->reset;
    c8ce:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8d0:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
    c8d4:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8d6:	f043 0305 	orr.w	r3, r3, #5
    c8da:	e7e9      	b.n	c8b0 <process_event+0xf8>
    c8dc:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    c8de:	462e      	mov	r6, r5
    c8e0:	e7e8      	b.n	c8b4 <process_event+0xfc>
				   && !sys_slist_is_empty(&mgr->monitors);
    c8e2:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    c8e4:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    c8e8:	8321      	strh	r1, [r4, #24]
    c8ea:	f38b 8811 	msr	BASEPRI, fp
    c8ee:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    c8f2:	bb03      	cbnz	r3, c936 <process_event+0x17e>
	while (!sys_slist_is_empty(list)) {
    c8f4:	2d00      	cmp	r5, #0
    c8f6:	d134      	bne.n	c962 <process_event+0x1aa>
			if (transit != NULL) {
    c8f8:	b116      	cbz	r6, c900 <process_event+0x148>
				transit(mgr, transition_complete);
    c8fa:	4651      	mov	r1, sl
    c8fc:	4620      	mov	r0, r4
    c8fe:	47b0      	blx	r6
	__asm__ volatile(
    c900:	f04f 0320 	mov.w	r3, #32
    c904:	f3ef 8b11 	mrs	fp, BASEPRI
    c908:	f383 8811 	msr	BASEPRI, r3
    c90c:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    c910:	8b23      	ldrh	r3, [r4, #24]
    c912:	f023 0308 	bic.w	r3, r3, #8
    c916:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    c918:	8b23      	ldrh	r3, [r4, #24]
    c91a:	06da      	lsls	r2, r3, #27
    c91c:	d52a      	bpl.n	c974 <process_event+0x1bc>
			evt = EVT_COMPLETE;
    c91e:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    c920:	f023 0310 	bic.w	r3, r3, #16
    c924:	8323      	strh	r3, [r4, #24]
		state = mgr->flags & ONOFF_STATE_MASK;
    c926:	f8b4 9018 	ldrh.w	r9, [r4, #24]
    c92a:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    c92e:	2900      	cmp	r1, #0
    c930:	f47f af5e 	bne.w	c7f0 <process_event+0x38>
out:
    c934:	e751      	b.n	c7da <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    c936:	68a1      	ldr	r1, [r4, #8]
    c938:	2900      	cmp	r1, #0
    c93a:	d0db      	beq.n	c8f4 <process_event+0x13c>
	return node->next;
    c93c:	680b      	ldr	r3, [r1, #0]
    c93e:	2b00      	cmp	r3, #0
    c940:	bf38      	it	cc
    c942:	2300      	movcc	r3, #0
    c944:	4699      	mov	r9, r3
		mon->callback(mgr, mon, state, res);
    c946:	4620      	mov	r0, r4
    c948:	463b      	mov	r3, r7
    c94a:	f8d1 b004 	ldr.w	fp, [r1, #4]
    c94e:	9201      	str	r2, [sp, #4]
    c950:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    c952:	9a01      	ldr	r2, [sp, #4]
    c954:	f1b9 0f00 	cmp.w	r9, #0
    c958:	d0cc      	beq.n	c8f4 <process_event+0x13c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    c95a:	4649      	mov	r1, r9
    c95c:	f8d9 3000 	ldr.w	r3, [r9]
    c960:	e7ed      	b.n	c93e <process_event+0x186>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    c962:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    c964:	463b      	mov	r3, r7
    c966:	4620      	mov	r0, r4
    c968:	9201      	str	r2, [sp, #4]
    c96a:	682d      	ldr	r5, [r5, #0]
    c96c:	f004 fa75 	bl	10e5a <notify_one>
	while (!sys_slist_is_empty(list)) {
    c970:	9a01      	ldr	r2, [sp, #4]
    c972:	e7bf      	b.n	c8f4 <process_event+0x13c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    c974:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    c978:	bf1e      	ittt	ne
    c97a:	f023 0320 	bicne.w	r3, r3, #32
			evt = EVT_RECHECK;
    c97e:	2102      	movne	r1, #2
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    c980:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    c982:	e7d0      	b.n	c926 <process_event+0x16e>
    c984:	00010e87 	.word	0x00010e87

0000c988 <extract_conversion>:
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
	*conv = (struct conversion) {
    c988:	2200      	movs	r2, #0
{
    c98a:	b5f0      	push	{r4, r5, r6, r7, lr}
	*conv = (struct conversion) {
    c98c:	e9c0 2200 	strd	r2, r2, [r0]
    c990:	6082      	str	r2, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
    c992:	784a      	ldrb	r2, [r1, #1]
{
    c994:	4603      	mov	r3, r0
	if (*sp == '%') {
    c996:	2a25      	cmp	r2, #37	; 0x25
    c998:	d033      	beq.n	ca02 <extract_conversion+0x7a>
	++sp;
    c99a:	3101      	adds	r1, #1
    c99c:	4608      	mov	r0, r1
		switch (*sp) {
    c99e:	f811 2b01 	ldrb.w	r2, [r1], #1
    c9a2:	2a2b      	cmp	r2, #43	; 0x2b
    c9a4:	d03d      	beq.n	ca22 <extract_conversion+0x9a>
    c9a6:	d82f      	bhi.n	ca08 <extract_conversion+0x80>
    c9a8:	2a20      	cmp	r2, #32
    c9aa:	d03e      	beq.n	ca2a <extract_conversion+0xa2>
    c9ac:	2a23      	cmp	r2, #35	; 0x23
    c9ae:	d040      	beq.n	ca32 <extract_conversion+0xaa>
	if (conv->flag_zero && conv->flag_dash) {
    c9b0:	781a      	ldrb	r2, [r3, #0]
    c9b2:	f002 0144 	and.w	r1, r2, #68	; 0x44
    c9b6:	2944      	cmp	r1, #68	; 0x44
    c9b8:	d102      	bne.n	c9c0 <extract_conversion+0x38>
		conv->flag_zero = false;
    c9ba:	f36f 1286 	bfc	r2, #6, #1
    c9be:	701a      	strb	r2, [r3, #0]
	if (*sp == '*') {
    c9c0:	7802      	ldrb	r2, [r0, #0]
    c9c2:	2a2a      	cmp	r2, #42	; 0x2a
    c9c4:	d14c      	bne.n	ca60 <extract_conversion+0xd8>
		conv->width_present = true;
    c9c6:	8819      	ldrh	r1, [r3, #0]
    c9c8:	1c42      	adds	r2, r0, #1
    c9ca:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
    c9ce:	8019      	strh	r1, [r3, #0]
	if (*sp != '.') {
    c9d0:	7811      	ldrb	r1, [r2, #0]
    c9d2:	292e      	cmp	r1, #46	; 0x2e
    c9d4:	d14f      	bne.n	ca76 <extract_conversion+0xee>
	if (*sp == '*') {
    c9d6:	7851      	ldrb	r1, [r2, #1]
    c9d8:	292a      	cmp	r1, #42	; 0x2a
    c9da:	d045      	beq.n	ca68 <extract_conversion+0xe0>
    c9dc:	3201      	adds	r2, #1
	const char *sp = *str;
    c9de:	4615      	mov	r5, r2
	size_t val = 0;
    c9e0:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    c9e2:	270a      	movs	r7, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    c9e4:	4610      	mov	r0, r2
    c9e6:	f810 4b01 	ldrb.w	r4, [r0], #1
    c9ea:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    c9ee:	2e09      	cmp	r6, #9
    c9f0:	d953      	bls.n	ca9a <extract_conversion+0x112>
	if (sp != wp) {
    c9f2:	42aa      	cmp	r2, r5
		conv->prec_present = true;
    c9f4:	bf1f      	itttt	ne
    c9f6:	7858      	ldrbne	r0, [r3, #1]
		conv->prec_value = prec;
    c9f8:	6099      	strne	r1, [r3, #8]
		conv->prec_present = true;
    c9fa:	f040 0002 	orrne.w	r0, r0, #2
    c9fe:	7058      	strbne	r0, [r3, #1]
		if (prec != conv->prec_value) {
    ca00:	e039      	b.n	ca76 <extract_conversion+0xee>
		conv->specifier = *sp++;
    ca02:	1c88      	adds	r0, r1, #2
    ca04:	70da      	strb	r2, [r3, #3]
	sp = extract_prec(conv, sp);
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
    ca06:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch (*sp) {
    ca08:	2a2d      	cmp	r2, #45	; 0x2d
    ca0a:	d005      	beq.n	ca18 <extract_conversion+0x90>
    ca0c:	2a30      	cmp	r2, #48	; 0x30
    ca0e:	d1cf      	bne.n	c9b0 <extract_conversion+0x28>
			conv->flag_zero = true;
    ca10:	781a      	ldrb	r2, [r3, #0]
    ca12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    ca16:	e002      	b.n	ca1e <extract_conversion+0x96>
			conv->flag_dash = true;
    ca18:	781a      	ldrb	r2, [r3, #0]
    ca1a:	f042 0204 	orr.w	r2, r2, #4
			conv->flag_zero = true;
    ca1e:	701a      	strb	r2, [r3, #0]
			break;
    ca20:	e7bc      	b.n	c99c <extract_conversion+0x14>
			conv->flag_plus = true;
    ca22:	781a      	ldrb	r2, [r3, #0]
    ca24:	f042 0208 	orr.w	r2, r2, #8
    ca28:	e7f9      	b.n	ca1e <extract_conversion+0x96>
			conv->flag_space = true;
    ca2a:	781a      	ldrb	r2, [r3, #0]
    ca2c:	f042 0210 	orr.w	r2, r2, #16
    ca30:	e7f5      	b.n	ca1e <extract_conversion+0x96>
			conv->flag_hash = true;
    ca32:	781a      	ldrb	r2, [r3, #0]
    ca34:	f042 0220 	orr.w	r2, r2, #32
    ca38:	e7f1      	b.n	ca1e <extract_conversion+0x96>
		val = 10U * val + *sp++ - '0';
    ca3a:	4622      	mov	r2, r4
    ca3c:	fb07 5101 	mla	r1, r7, r1, r5
    ca40:	3930      	subs	r1, #48	; 0x30
    ca42:	4614      	mov	r4, r2
    ca44:	f814 5b01 	ldrb.w	r5, [r4], #1
    ca48:	f1a5 0630 	sub.w	r6, r5, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    ca4c:	2e09      	cmp	r6, #9
    ca4e:	d9f4      	bls.n	ca3a <extract_conversion+0xb2>
	if (sp != wp) {
    ca50:	4290      	cmp	r0, r2
		conv->width_present = true;
    ca52:	bf1f      	itttt	ne
    ca54:	7818      	ldrbne	r0, [r3, #0]
		conv->width_value = width;
    ca56:	6059      	strne	r1, [r3, #4]
		conv->width_present = true;
    ca58:	f040 0080 	orrne.w	r0, r0, #128	; 0x80
    ca5c:	7018      	strbne	r0, [r3, #0]
		if (width != conv->width_value) {
    ca5e:	e7b7      	b.n	c9d0 <extract_conversion+0x48>
    ca60:	4602      	mov	r2, r0
	size_t val = 0;
    ca62:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    ca64:	270a      	movs	r7, #10
    ca66:	e7ec      	b.n	ca42 <extract_conversion+0xba>
		conv->prec_present = true;
    ca68:	7859      	ldrb	r1, [r3, #1]
		return ++sp;
    ca6a:	3202      	adds	r2, #2
		conv->prec_present = true;
    ca6c:	f021 0106 	bic.w	r1, r1, #6
    ca70:	f041 0106 	orr.w	r1, r1, #6
    ca74:	7059      	strb	r1, [r3, #1]
	switch (*sp) {
    ca76:	4611      	mov	r1, r2
    ca78:	f811 0b01 	ldrb.w	r0, [r1], #1
    ca7c:	286c      	cmp	r0, #108	; 0x6c
    ca7e:	d054      	beq.n	cb2a <extract_conversion+0x1a2>
    ca80:	d810      	bhi.n	caa4 <extract_conversion+0x11c>
    ca82:	2868      	cmp	r0, #104	; 0x68
    ca84:	d016      	beq.n	cab4 <extract_conversion+0x12c>
    ca86:	286a      	cmp	r0, #106	; 0x6a
    ca88:	d058      	beq.n	cb3c <extract_conversion+0x1b4>
    ca8a:	284c      	cmp	r0, #76	; 0x4c
    ca8c:	d05c      	beq.n	cb48 <extract_conversion+0x1c0>
		conv->length_mod = LENGTH_NONE;
    ca8e:	7859      	ldrb	r1, [r3, #1]
    ca90:	f36f 01c6 	bfc	r1, #3, #4
    ca94:	7059      	strb	r1, [r3, #1]
		break;
    ca96:	4611      	mov	r1, r2
    ca98:	e015      	b.n	cac6 <extract_conversion+0x13e>
		val = 10U * val + *sp++ - '0';
    ca9a:	fb07 4101 	mla	r1, r7, r1, r4
    ca9e:	4602      	mov	r2, r0
    caa0:	3930      	subs	r1, #48	; 0x30
    caa2:	e79f      	b.n	c9e4 <extract_conversion+0x5c>
	switch (*sp) {
    caa4:	2874      	cmp	r0, #116	; 0x74
    caa6:	785c      	ldrb	r4, [r3, #1]
    caa8:	d04b      	beq.n	cb42 <extract_conversion+0x1ba>
    caaa:	287a      	cmp	r0, #122	; 0x7a
    caac:	d1ef      	bne.n	ca8e <extract_conversion+0x106>
		conv->length_mod = LENGTH_Z;
    caae:	4622      	mov	r2, r4
    cab0:	2006      	movs	r0, #6
    cab2:	e036      	b.n	cb22 <extract_conversion+0x19a>
		if (*++sp == 'h') {
    cab4:	7850      	ldrb	r0, [r2, #1]
    cab6:	785c      	ldrb	r4, [r3, #1]
    cab8:	2868      	cmp	r0, #104	; 0x68
    caba:	d130      	bne.n	cb1e <extract_conversion+0x196>
			conv->length_mod = LENGTH_HH;
    cabc:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    cabe:	f361 04c6 	bfi	r4, r1, #3, #4
    cac2:	705c      	strb	r4, [r3, #1]
			++sp;
    cac4:	1c91      	adds	r1, r2, #2
	conv->specifier = *sp++;
    cac6:	4608      	mov	r0, r1
    cac8:	f810 4b01 	ldrb.w	r4, [r0], #1
	switch (conv->specifier) {
    cacc:	2c78      	cmp	r4, #120	; 0x78
	conv->specifier = *sp++;
    cace:	70dc      	strb	r4, [r3, #3]
	switch (conv->specifier) {
    cad0:	f200 80b1 	bhi.w	cc36 <extract_conversion+0x2ae>
    cad4:	2c57      	cmp	r4, #87	; 0x57
    cad6:	d842      	bhi.n	cb5e <extract_conversion+0x1d6>
    cad8:	2c41      	cmp	r4, #65	; 0x41
    cada:	d004      	beq.n	cae6 <extract_conversion+0x15e>
    cadc:	f1a4 0245 	sub.w	r2, r4, #69	; 0x45
    cae0:	2a02      	cmp	r2, #2
    cae2:	f200 80a8 	bhi.w	cc36 <extract_conversion+0x2ae>
		conv->specifier_cat = SPECIFIER_FP;
    cae6:	2104      	movs	r1, #4
    cae8:	789a      	ldrb	r2, [r3, #2]
			|| (conv->specifier == 'A');
    caea:	f004 04df 	and.w	r4, r4, #223	; 0xdf
    caee:	f1a4 0541 	sub.w	r5, r4, #65	; 0x41
		conv->specifier_cat = SPECIFIER_FP;
    caf2:	f361 0202 	bfi	r2, r1, #0, #3
			|| (conv->specifier == 'A');
    caf6:	426c      	negs	r4, r5
		conv->specifier_a = (conv->specifier == 'a')
    caf8:	7859      	ldrb	r1, [r3, #1]
			|| (conv->specifier == 'A');
    cafa:	416c      	adcs	r4, r5
		conv->specifier_a = (conv->specifier == 'a')
    cafc:	f364 11c7 	bfi	r1, r4, #7, #1
		if (conv->specifier_a
    cb00:	060e      	lsls	r6, r1, #24
		conv->specifier_cat = SPECIFIER_FP;
    cb02:	709a      	strb	r2, [r3, #2]
		conv->specifier_a = (conv->specifier == 'a')
    cb04:	7059      	strb	r1, [r3, #1]
		if (conv->specifier_a
    cb06:	b2ca      	uxtb	r2, r1
    cb08:	f100 80b3 	bmi.w	cc72 <extract_conversion+0x2ea>
		if (conv->length_mod == LENGTH_L) {
    cb0c:	f002 0178 	and.w	r1, r2, #120	; 0x78
    cb10:	2918      	cmp	r1, #24
    cb12:	f040 808d 	bne.w	cc30 <extract_conversion+0x2a8>
			conv->length_mod = LENGTH_NONE;
    cb16:	f36f 02c6 	bfc	r2, #3, #4
    cb1a:	705a      	strb	r2, [r3, #1]
    cb1c:	e078      	b.n	cc10 <extract_conversion+0x288>
			conv->length_mod = LENGTH_H;
    cb1e:	4622      	mov	r2, r4
    cb20:	2002      	movs	r0, #2
			conv->length_mod = LENGTH_L;
    cb22:	f360 02c6 	bfi	r2, r0, #3, #4
    cb26:	705a      	strb	r2, [r3, #1]
    cb28:	e7cd      	b.n	cac6 <extract_conversion+0x13e>
		if (*++sp == 'l') {
    cb2a:	7850      	ldrb	r0, [r2, #1]
    cb2c:	785c      	ldrb	r4, [r3, #1]
    cb2e:	286c      	cmp	r0, #108	; 0x6c
    cb30:	d101      	bne.n	cb36 <extract_conversion+0x1ae>
			conv->length_mod = LENGTH_LL;
    cb32:	2104      	movs	r1, #4
    cb34:	e7c3      	b.n	cabe <extract_conversion+0x136>
			conv->length_mod = LENGTH_L;
    cb36:	4622      	mov	r2, r4
    cb38:	2003      	movs	r0, #3
    cb3a:	e7f2      	b.n	cb22 <extract_conversion+0x19a>
		conv->length_mod = LENGTH_J;
    cb3c:	2005      	movs	r0, #5
    cb3e:	785a      	ldrb	r2, [r3, #1]
    cb40:	e7ef      	b.n	cb22 <extract_conversion+0x19a>
		conv->length_mod = LENGTH_T;
    cb42:	4622      	mov	r2, r4
    cb44:	2007      	movs	r0, #7
    cb46:	e7ec      	b.n	cb22 <extract_conversion+0x19a>
		conv->unsupported = true;
    cb48:	881a      	ldrh	r2, [r3, #0]
    cb4a:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    cb4e:	f022 0202 	bic.w	r2, r2, #2
    cb52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    cb56:	f042 0202 	orr.w	r2, r2, #2
    cb5a:	801a      	strh	r2, [r3, #0]
		break;
    cb5c:	e7b3      	b.n	cac6 <extract_conversion+0x13e>
    cb5e:	f1a4 0258 	sub.w	r2, r4, #88	; 0x58
    cb62:	2a20      	cmp	r2, #32
    cb64:	d867      	bhi.n	cc36 <extract_conversion+0x2ae>
    cb66:	a101      	add	r1, pc, #4	; (adr r1, cb6c <extract_conversion+0x1e4>)
    cb68:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    cb6c:	0000cc15 	.word	0x0000cc15
    cb70:	0000cc37 	.word	0x0000cc37
    cb74:	0000cc37 	.word	0x0000cc37
    cb78:	0000cc37 	.word	0x0000cc37
    cb7c:	0000cc37 	.word	0x0000cc37
    cb80:	0000cc37 	.word	0x0000cc37
    cb84:	0000cc37 	.word	0x0000cc37
    cb88:	0000cc37 	.word	0x0000cc37
    cb8c:	0000cc37 	.word	0x0000cc37
    cb90:	0000cae7 	.word	0x0000cae7
    cb94:	0000cc37 	.word	0x0000cc37
    cb98:	0000cc15 	.word	0x0000cc15
    cb9c:	0000cbf1 	.word	0x0000cbf1
    cba0:	0000cae7 	.word	0x0000cae7
    cba4:	0000cae7 	.word	0x0000cae7
    cba8:	0000cae7 	.word	0x0000cae7
    cbac:	0000cc37 	.word	0x0000cc37
    cbb0:	0000cbf1 	.word	0x0000cbf1
    cbb4:	0000cc37 	.word	0x0000cc37
    cbb8:	0000cc37 	.word	0x0000cc37
    cbbc:	0000cc37 	.word	0x0000cc37
    cbc0:	0000cc37 	.word	0x0000cc37
    cbc4:	0000cc41 	.word	0x0000cc41
    cbc8:	0000cc15 	.word	0x0000cc15
    cbcc:	0000cc5b 	.word	0x0000cc5b
    cbd0:	0000cc37 	.word	0x0000cc37
    cbd4:	0000cc37 	.word	0x0000cc37
    cbd8:	0000cc5b 	.word	0x0000cc5b
    cbdc:	0000cc37 	.word	0x0000cc37
    cbe0:	0000cc15 	.word	0x0000cc15
    cbe4:	0000cc37 	.word	0x0000cc37
    cbe8:	0000cc37 	.word	0x0000cc37
    cbec:	0000cc15 	.word	0x0000cc15
		conv->specifier_cat = SPECIFIER_SINT;
    cbf0:	2101      	movs	r1, #1
    cbf2:	789a      	ldrb	r2, [r3, #2]
		conv->specifier_cat = SPECIFIER_UINT;
    cbf4:	f361 0202 	bfi	r2, r1, #0, #3
    cbf8:	709a      	strb	r2, [r3, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    cbfa:	785a      	ldrb	r2, [r3, #1]
    cbfc:	f002 0278 	and.w	r2, r2, #120	; 0x78
    cc00:	2a40      	cmp	r2, #64	; 0x40
			conv->invalid = true;
    cc02:	bf02      	ittt	eq
    cc04:	7819      	ldrbeq	r1, [r3, #0]
    cc06:	f041 0101 	orreq.w	r1, r1, #1
    cc0a:	7019      	strbeq	r1, [r3, #0]
		if (conv->specifier == 'c') {
    cc0c:	2c63      	cmp	r4, #99	; 0x63
    cc0e:	d004      	beq.n	cc1a <extract_conversion+0x292>
	bool unsupported = false;
    cc10:	2200      	movs	r2, #0
    cc12:	e005      	b.n	cc20 <extract_conversion+0x298>
		conv->specifier_cat = SPECIFIER_UINT;
    cc14:	2102      	movs	r1, #2
    cc16:	789a      	ldrb	r2, [r3, #2]
    cc18:	e7ec      	b.n	cbf4 <extract_conversion+0x26c>
			unsupported = (conv->length_mod != LENGTH_NONE);
    cc1a:	3a00      	subs	r2, #0
    cc1c:	bf18      	it	ne
    cc1e:	2201      	movne	r2, #1
	conv->unsupported |= unsupported;
    cc20:	7819      	ldrb	r1, [r3, #0]
    cc22:	f3c1 0440 	ubfx	r4, r1, #1, #1
    cc26:	4322      	orrs	r2, r4
    cc28:	f362 0141 	bfi	r1, r2, #1, #1
    cc2c:	7019      	strb	r1, [r3, #0]
	return sp;
    cc2e:	e6ea      	b.n	ca06 <extract_conversion+0x7e>
		} else if ((conv->length_mod != LENGTH_NONE)
    cc30:	f012 0f38 	tst.w	r2, #56	; 0x38
    cc34:	d0ec      	beq.n	cc10 <extract_conversion+0x288>
			conv->invalid = true;
    cc36:	781a      	ldrb	r2, [r3, #0]
    cc38:	f042 0201 	orr.w	r2, r2, #1
    cc3c:	701a      	strb	r2, [r3, #0]
    cc3e:	e7e7      	b.n	cc10 <extract_conversion+0x288>
		conv->specifier_cat = SPECIFIER_PTR;
    cc40:	2103      	movs	r1, #3
    cc42:	789a      	ldrb	r2, [r3, #2]
    cc44:	f361 0202 	bfi	r2, r1, #0, #3
    cc48:	709a      	strb	r2, [r3, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    cc4a:	785a      	ldrb	r2, [r3, #1]
    cc4c:	f002 0278 	and.w	r2, r2, #120	; 0x78
    cc50:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
    cc54:	424a      	negs	r2, r1
    cc56:	414a      	adcs	r2, r1
    cc58:	e7e2      	b.n	cc20 <extract_conversion+0x298>
		conv->specifier_cat = SPECIFIER_PTR;
    cc5a:	2103      	movs	r1, #3
    cc5c:	789a      	ldrb	r2, [r3, #2]
    cc5e:	f361 0202 	bfi	r2, r1, #0, #3
    cc62:	709a      	strb	r2, [r3, #2]
		if (conv->length_mod != LENGTH_NONE) {
    cc64:	785a      	ldrb	r2, [r3, #1]
    cc66:	f012 0f78 	tst.w	r2, #120	; 0x78
    cc6a:	bf14      	ite	ne
    cc6c:	2201      	movne	r2, #1
    cc6e:	2200      	moveq	r2, #0
    cc70:	e7d6      	b.n	cc20 <extract_conversion+0x298>
			unsupported = true;
    cc72:	2201      	movs	r2, #1
    cc74:	e7d4      	b.n	cc20 <extract_conversion+0x298>
    cc76:	bf00      	nop

0000cc78 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cc7c:	468a      	mov	sl, r1
    cc7e:	4614      	mov	r4, r2
    cc80:	469b      	mov	fp, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    cc82:	f04f 0900 	mov.w	r9, #0
{
    cc86:	b0a1      	sub	sp, #132	; 0x84
    cc88:	9003      	str	r0, [sp, #12]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    cc8a:	7820      	ldrb	r0, [r4, #0]
    cc8c:	b908      	cbnz	r0, cc92 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    cc8e:	4648      	mov	r0, r9
    cc90:	e189      	b.n	cfa6 <cbvprintf+0x32e>
		if (*fp != '%') {
    cc92:	2825      	cmp	r0, #37	; 0x25
    cc94:	d00a      	beq.n	ccac <cbvprintf+0x34>
			OUTC(*fp++);
    cc96:	4651      	mov	r1, sl
    cc98:	9b03      	ldr	r3, [sp, #12]
    cc9a:	4798      	blx	r3
    cc9c:	2800      	cmp	r0, #0
    cc9e:	f2c0 8182 	blt.w	cfa6 <cbvprintf+0x32e>
    cca2:	1c63      	adds	r3, r4, #1
    cca4:	930b      	str	r3, [sp, #44]	; 0x2c
			OUTC('%');
    cca6:	f109 0901 	add.w	r9, r9, #1
		if (bps == NULL) {
    ccaa:	e067      	b.n	cd7c <cbvprintf+0x104>
		fp = extract_conversion(&conv, sp);
    ccac:	4621      	mov	r1, r4
    ccae:	a816      	add	r0, sp, #88	; 0x58
    ccb0:	f7ff fe6a 	bl	c988 <extract_conversion>
		if (conv.width_star) {
    ccb4:	f89d 3059 	ldrb.w	r3, [sp, #89]	; 0x59
		fp = extract_conversion(&conv, sp);
    ccb8:	900b      	str	r0, [sp, #44]	; 0x2c
		if (conv.width_star) {
    ccba:	07d8      	lsls	r0, r3, #31
    ccbc:	d51c      	bpl.n	ccf8 <cbvprintf+0x80>
			width = va_arg(ap, int);
    ccbe:	f85b 2b04 	ldr.w	r2, [fp], #4
			if (width < 0) {
    ccc2:	2a00      	cmp	r2, #0
			width = va_arg(ap, int);
    ccc4:	920a      	str	r2, [sp, #40]	; 0x28
			if (width < 0) {
    ccc6:	da08      	bge.n	ccda <cbvprintf+0x62>
				conv.flag_dash = true;
    ccc8:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
    cccc:	f042 0204 	orr.w	r2, r2, #4
    ccd0:	f88d 2058 	strb.w	r2, [sp, #88]	; 0x58
				width = -width;
    ccd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ccd6:	4252      	negs	r2, r2
		int width = -1;
    ccd8:	920a      	str	r2, [sp, #40]	; 0x28
		if (conv.prec_star) {
    ccda:	0759      	lsls	r1, r3, #29
    ccdc:	d514      	bpl.n	cd08 <cbvprintf+0x90>
			int arg = va_arg(ap, int);
    ccde:	f85b 5b04 	ldr.w	r5, [fp], #4
			if (arg < 0) {
    cce2:	2d00      	cmp	r5, #0
    cce4:	da13      	bge.n	cd0e <cbvprintf+0x96>
				conv.prec_present = false;
    cce6:	f89d 3059 	ldrb.w	r3, [sp, #89]	; 0x59
    ccea:	f36f 0341 	bfc	r3, #1, #1
    ccee:	f88d 3059 	strb.w	r3, [sp, #89]	; 0x59
		int precision = -1;
    ccf2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    ccf6:	e00a      	b.n	cd0e <cbvprintf+0x96>
		} else if (conv.width_present) {
    ccf8:	f99d 2058 	ldrsb.w	r2, [sp, #88]	; 0x58
    ccfc:	2a00      	cmp	r2, #0
		int width = -1;
    ccfe:	bfac      	ite	ge
    cd00:	f04f 32ff 	movge.w	r2, #4294967295	; 0xffffffff
			width = conv.width_value;
    cd04:	9a17      	ldrlt	r2, [sp, #92]	; 0x5c
    cd06:	e7e7      	b.n	ccd8 <cbvprintf+0x60>
		} else if (conv.prec_present) {
    cd08:	079a      	lsls	r2, r3, #30
    cd0a:	d5f2      	bpl.n	ccf2 <cbvprintf+0x7a>
			precision = conv.prec_value;
    cd0c:	9d18      	ldr	r5, [sp, #96]	; 0x60
		conv.pad0_value = 0;
    cd0e:	2300      	movs	r3, #0
		conv.pad0_pre_exp = 0;
    cd10:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
		    && (conv.specifier_cat == SPECIFIER_FP)
    cd14:	f89d 305a 	ldrb.w	r3, [sp, #90]	; 0x5a
    cd18:	f89d 2059 	ldrb.w	r2, [sp, #89]	; 0x59
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT)
    cd1c:	f003 0307 	and.w	r3, r3, #7
    cd20:	2b04      	cmp	r3, #4
    cd22:	d107      	bne.n	cd34 <cbvprintf+0xbc>
		    && !conv.prec_present) {
    cd24:	0793      	lsls	r3, r2, #30
    cd26:	d405      	bmi.n	cd34 <cbvprintf+0xbc>
			if (conv.specifier_a) {
    cd28:	f99d 3059 	ldrsb.w	r3, [sp, #89]	; 0x59
				precision = 6;
    cd2c:	2b00      	cmp	r3, #0
    cd2e:	bfb4      	ite	lt
    cd30:	250d      	movlt	r5, #13
    cd32:	2506      	movge	r5, #6
			= (enum specifier_cat_enum)conv.specifier_cat;
    cd34:	f89d 305a 	ldrb.w	r3, [sp, #90]	; 0x5a
		union argument_value value = (union argument_value){
    cd38:	2000      	movs	r0, #0
		enum specifier_cat_enum specifier_cat
    cd3a:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    cd3e:	2b01      	cmp	r3, #1
		union argument_value value = (union argument_value){
    cd40:	f04f 0100 	mov.w	r1, #0
			= (enum length_mod_enum)conv.length_mod;
    cd44:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    cd48:	d126      	bne.n	cd98 <cbvprintf+0x120>
			switch (length_mod) {
    cd4a:	1ed3      	subs	r3, r2, #3
    cd4c:	2b04      	cmp	r3, #4
    cd4e:	d817      	bhi.n	cd80 <cbvprintf+0x108>
    cd50:	e8df f003 	tbb	[pc, r3]
    cd54:	16323203 	.word	0x16323203
    cd58:	16          	.byte	0x16
    cd59:	00          	.byte	0x00
				value.sint = va_arg(ap, long);
    cd5a:	f85b 0b04 	ldr.w	r0, [fp], #4
				value.sint = (short)value.sint;
    cd5e:	17c1      	asrs	r1, r0, #31
		if (conv.invalid || conv.unsupported) {
    cd60:	f89d 6058 	ldrb.w	r6, [sp, #88]	; 0x58
    cd64:	07b7      	lsls	r7, r6, #30
    cd66:	d047      	beq.n	cdf8 <cbvprintf+0x180>
			OUTS(sp, fp);
    cd68:	4622      	mov	r2, r4
    cd6a:	4651      	mov	r1, sl
    cd6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cd6e:	9803      	ldr	r0, [sp, #12]
    cd70:	f004 fa7d 	bl	1126e <outs>
    cd74:	2800      	cmp	r0, #0
    cd76:	f2c0 8116 	blt.w	cfa6 <cbvprintf+0x32e>
    cd7a:	4481      	add	r9, r0
			continue;
    cd7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    cd7e:	e784      	b.n	cc8a <cbvprintf+0x12>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    cd80:	f85b 0b04 	ldr.w	r0, [fp], #4
			if (length_mod == LENGTH_HH) {
    cd84:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    cd86:	ea4f 71e0 	mov.w	r1, r0, asr #31
			if (length_mod == LENGTH_HH) {
    cd8a:	d101      	bne.n	cd90 <cbvprintf+0x118>
				value.uint = (unsigned char)value.uint;
    cd8c:	b2c6      	uxtb	r6, r0
    cd8e:	e00f      	b.n	cdb0 <cbvprintf+0x138>
			} else if (length_mod == LENGTH_H) {
    cd90:	2a02      	cmp	r2, #2
    cd92:	d1e5      	bne.n	cd60 <cbvprintf+0xe8>
				value.sint = (short)value.sint;
    cd94:	b200      	sxth	r0, r0
    cd96:	e7e2      	b.n	cd5e <cbvprintf+0xe6>
		} else if (specifier_cat == SPECIFIER_UINT) {
    cd98:	2b02      	cmp	r3, #2
    cd9a:	d11f      	bne.n	cddc <cbvprintf+0x164>
			switch (length_mod) {
    cd9c:	1ed3      	subs	r3, r2, #3
    cd9e:	2b04      	cmp	r3, #4
    cda0:	d811      	bhi.n	cdc6 <cbvprintf+0x14e>
    cda2:	e8df f003 	tbb	[pc, r3]
    cda6:	0903      	.short	0x0903
    cda8:	1009      	.short	0x1009
    cdaa:	10          	.byte	0x10
    cdab:	00          	.byte	0x00
				value.uint = va_arg(ap, unsigned long);
    cdac:	f85b 6b04 	ldr.w	r6, [fp], #4
				value.uint = (unsigned short)value.uint;
    cdb0:	2300      	movs	r3, #0
    cdb2:	4630      	mov	r0, r6
    cdb4:	4619      	mov	r1, r3
    cdb6:	e7d3      	b.n	cd60 <cbvprintf+0xe8>
					(uint_value_type)va_arg(ap,
    cdb8:	f10b 0b07 	add.w	fp, fp, #7
    cdbc:	f02b 0b07 	bic.w	fp, fp, #7
				value.uint =
    cdc0:	e8fb 0102 	ldrd	r0, r1, [fp], #8
				break;
    cdc4:	e7cc      	b.n	cd60 <cbvprintf+0xe8>
				value.uint =
    cdc6:	2300      	movs	r3, #0
    cdc8:	f85b 6b04 	ldr.w	r6, [fp], #4
			if (length_mod == LENGTH_HH) {
    cdcc:	2a01      	cmp	r2, #1
				value.uint =
    cdce:	4630      	mov	r0, r6
    cdd0:	4619      	mov	r1, r3
			if (length_mod == LENGTH_HH) {
    cdd2:	d0db      	beq.n	cd8c <cbvprintf+0x114>
			} else if (length_mod == LENGTH_H) {
    cdd4:	2a02      	cmp	r2, #2
    cdd6:	d1c3      	bne.n	cd60 <cbvprintf+0xe8>
				value.uint = (unsigned short)value.uint;
    cdd8:	b2b6      	uxth	r6, r6
    cdda:	e7e9      	b.n	cdb0 <cbvprintf+0x138>
		} else if (specifier_cat == SPECIFIER_FP) {
    cddc:	2b04      	cmp	r3, #4
    cdde:	d106      	bne.n	cdee <cbvprintf+0x176>
			if (length_mod == LENGTH_UPPER_L) {
    cde0:	f10b 0b07 	add.w	fp, fp, #7
    cde4:	f02b 0b07 	bic.w	fp, fp, #7
    cde8:	e8fb 0102 	ldrd	r0, r1, [fp], #8
    cdec:	e7b8      	b.n	cd60 <cbvprintf+0xe8>
		} else if (specifier_cat == SPECIFIER_PTR) {
    cdee:	2b03      	cmp	r3, #3
			value.ptr = va_arg(ap, void *);
    cdf0:	bf08      	it	eq
    cdf2:	f85b 0b04 	ldreq.w	r0, [fp], #4
    cdf6:	e7b3      	b.n	cd60 <cbvprintf+0xe8>
		switch (conv.specifier) {
    cdf8:	f89d 705b 	ldrb.w	r7, [sp, #91]	; 0x5b
    cdfc:	2f78      	cmp	r7, #120	; 0x78
    cdfe:	d8bd      	bhi.n	cd7c <cbvprintf+0x104>
    ce00:	2f57      	cmp	r7, #87	; 0x57
    ce02:	d87f      	bhi.n	cf04 <cbvprintf+0x28c>
    ce04:	2f25      	cmp	r7, #37	; 0x25
    ce06:	f000 80c7 	beq.w	cf98 <cbvprintf+0x320>
    ce0a:	2f24      	cmp	r7, #36	; 0x24
    ce0c:	d9b6      	bls.n	cd7c <cbvprintf+0x104>
    ce0e:	2f41      	cmp	r7, #65	; 0x41
    ce10:	d003      	beq.n	ce1a <cbvprintf+0x1a2>
    ce12:	f1a7 0345 	sub.w	r3, r7, #69	; 0x45
    ce16:	2b02      	cmp	r3, #2
    ce18:	d8b0      	bhi.n	cd7c <cbvprintf+0x104>
	if ((u.u64 & SIGN_MASK) != 0U) {
    ce1a:	2800      	cmp	r0, #0
    ce1c:	f171 0300 	sbcs.w	r3, r1, #0
    ce20:	f2c0 815c 	blt.w	d0dc <cbvprintf+0x464>
	} else if (conv->flag_plus) {
    ce24:	0732      	lsls	r2, r6, #28
    ce26:	f100 815b 	bmi.w	d0e0 <cbvprintf+0x468>
		*sign = ' ';
    ce2a:	f016 0610 	ands.w	r6, r6, #16
    ce2e:	bf18      	it	ne
    ce30:	2620      	movne	r6, #32
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    ce32:	f3c1 0313 	ubfx	r3, r1, #0, #20
    ce36:	9006      	str	r0, [sp, #24]
    ce38:	9307      	str	r3, [sp, #28]
	int exp = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    ce3a:	f3c1 540a 	ubfx	r4, r1, #20, #11
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    ce3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    ce42:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
	bool is_subnormal = (exp == 0) && (fract != 0);
    ce46:	2c00      	cmp	r4, #0
    ce48:	f040 814c 	bne.w	d0e4 <cbvprintf+0x46c>
    ce4c:	4603      	mov	r3, r0
    ce4e:	9a07      	ldr	r2, [sp, #28]
    ce50:	4313      	orrs	r3, r2
    ce52:	bf14      	ite	ne
    ce54:	f04f 0c01 	movne.w	ip, #1
    ce58:	f04f 0c00 	moveq.w	ip, #0
	fract <<= EXPONENT_BITS;
    ce5c:	9907      	ldr	r1, [sp, #28]
		c = 'f';
    ce5e:	2f46      	cmp	r7, #70	; 0x46
	fract <<= EXPONENT_BITS;
    ce60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    ce64:	9906      	ldr	r1, [sp, #24]
		c = 'f';
    ce66:	bf08      	it	eq
    ce68:	2766      	moveq	r7, #102	; 0x66
	fract <<= EXPONENT_BITS;
    ce6a:	02ca      	lsls	r2, r1, #11
    ce6c:	ea43 5351 	orr.w	r3, r3, r1, lsr #21
	if ((exp | fract) != 0) {
    ce70:	ea44 0102 	orr.w	r1, r4, r2
    ce74:	910c      	str	r1, [sp, #48]	; 0x30
    ce76:	17e1      	asrs	r1, r4, #31
    ce78:	4319      	orrs	r1, r3
    ce7a:	910d      	str	r1, [sp, #52]	; 0x34
    ce7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce80:	4301      	orrs	r1, r0
	fract &= ~SIGN_MASK;
    ce82:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
	if ((exp | fract) != 0) {
    ce86:	f000 81cf 	beq.w	d228 <cbvprintf+0x5b0>
		if (is_subnormal) {
    ce8a:	f1bc 0f00 	cmp.w	ip, #0
    ce8e:	f040 815d 	bne.w	d14c <cbvprintf+0x4d4>
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
    ce92:	f2a4 38fe 	subw	r8, r4, #1022	; 0x3fe
		fract |= BIT_63;
    ce96:	2400      	movs	r4, #0
    ce98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    ce9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    ce9e:	9313      	str	r3, [sp, #76]	; 0x4c
	while (exp <= -3) {
    cea0:	f118 0f02 	cmn.w	r8, #2
    cea4:	f2c0 815e 	blt.w	d164 <cbvprintf+0x4ec>
	while (exp > 0) {
    cea8:	f1b8 0f00 	cmp.w	r8, #0
    ceac:	f300 8196 	bgt.w	d1dc <cbvprintf+0x564>
		_rlrshift(&fract);
    ceb0:	a812      	add	r0, sp, #72	; 0x48
		exp++;
    ceb2:	f108 0801 	add.w	r8, r8, #1
		_rlrshift(&fract);
    ceb6:	f004 f946 	bl	11146 <_rlrshift>
	while (exp < (0 + 4)) {
    ceba:	f1b8 0f04 	cmp.w	r8, #4
    cebe:	d1f7      	bne.n	ceb0 <cbvprintf+0x238>
	if ((c == 'g') || (c == 'G')) {
    cec0:	f007 03df 	and.w	r3, r7, #223	; 0xdf
    cec4:	2b47      	cmp	r3, #71	; 0x47
    cec6:	f040 81b5 	bne.w	d234 <cbvprintf+0x5bc>
		if (decexp < (-4 + 1) || decexp > precision) {
    ceca:	1ce3      	adds	r3, r4, #3
    cecc:	db02      	blt.n	ced4 <cbvprintf+0x25c>
    cece:	42a5      	cmp	r5, r4
    ced0:	f280 81ad 	bge.w	d22e <cbvprintf+0x5b6>
			c += 'e' - 'g';  /* e or E */
    ced4:	3f02      	subs	r7, #2
			if (precision > 0) {
    ced6:	2d00      	cmp	r5, #0
			c += 'e' - 'g';  /* e or E */
    ced8:	b2ff      	uxtb	r7, r7
			if (precision > 0) {
    ceda:	dd00      	ble.n	cede <cbvprintf+0x266>
				precision--;
    cedc:	3d01      	subs	r5, #1
		if (!conv->flag_hash && (precision > 0)) {
    cede:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
    cee2:	0698      	lsls	r0, r3, #26
    cee4:	f100 81a6 	bmi.w	d234 <cbvprintf+0x5bc>
    cee8:	2d00      	cmp	r5, #0
    ceea:	bfd4      	ite	le
    ceec:	2300      	movle	r3, #0
    ceee:	2301      	movgt	r3, #1
	if (c == 'f') {
    cef0:	2f66      	cmp	r7, #102	; 0x66
	bool prune_zero = false;
    cef2:	9304      	str	r3, [sp, #16]
	if (c == 'f') {
    cef4:	f040 81a0 	bne.w	d238 <cbvprintf+0x5c0>
		if (exp < 0) {
    cef8:	1963      	adds	r3, r4, r5
    cefa:	f140 819e 	bpl.w	d23a <cbvprintf+0x5c2>
			exp = 0;
    cefe:	f04f 0800 	mov.w	r8, #0
    cf02:	e19e      	b.n	d242 <cbvprintf+0x5ca>
    cf04:	f1a7 0358 	sub.w	r3, r7, #88	; 0x58
    cf08:	2b20      	cmp	r3, #32
    cf0a:	f63f af37 	bhi.w	cd7c <cbvprintf+0x104>
    cf0e:	a401      	add	r4, pc, #4	; (adr r4, cf14 <cbvprintf+0x29c>)
    cf10:	f854 f023 	ldr.w	pc, [r4, r3, lsl #2]
    cf14:	0000d07b 	.word	0x0000d07b
    cf18:	0000cd7d 	.word	0x0000cd7d
    cf1c:	0000cd7d 	.word	0x0000cd7d
    cf20:	0000cd7d 	.word	0x0000cd7d
    cf24:	0000cd7d 	.word	0x0000cd7d
    cf28:	0000cd7d 	.word	0x0000cd7d
    cf2c:	0000cd7d 	.word	0x0000cd7d
    cf30:	0000cd7d 	.word	0x0000cd7d
    cf34:	0000cd7d 	.word	0x0000cd7d
    cf38:	0000ce1b 	.word	0x0000ce1b
    cf3c:	0000cd7d 	.word	0x0000cd7d
    cf40:	0000cfc7 	.word	0x0000cfc7
    cf44:	0000d029 	.word	0x0000d029
    cf48:	0000ce1b 	.word	0x0000ce1b
    cf4c:	0000ce1b 	.word	0x0000ce1b
    cf50:	0000ce1b 	.word	0x0000ce1b
    cf54:	0000cd7d 	.word	0x0000cd7d
    cf58:	0000d029 	.word	0x0000d029
    cf5c:	0000cd7d 	.word	0x0000cd7d
    cf60:	0000cd7d 	.word	0x0000cd7d
    cf64:	0000cd7d 	.word	0x0000cd7d
    cf68:	0000cd7d 	.word	0x0000cd7d
    cf6c:	0000d0af 	.word	0x0000d0af
    cf70:	0000d07b 	.word	0x0000d07b
    cf74:	0000d07f 	.word	0x0000d07f
    cf78:	0000cd7d 	.word	0x0000cd7d
    cf7c:	0000cd7d 	.word	0x0000cd7d
    cf80:	0000cfad 	.word	0x0000cfad
    cf84:	0000cd7d 	.word	0x0000cd7d
    cf88:	0000d07b 	.word	0x0000d07b
    cf8c:	0000cd7d 	.word	0x0000cd7d
    cf90:	0000cd7d 	.word	0x0000cd7d
    cf94:	0000d07b 	.word	0x0000d07b
			OUTC('%');
    cf98:	4651      	mov	r1, sl
    cf9a:	4638      	mov	r0, r7
    cf9c:	9b03      	ldr	r3, [sp, #12]
    cf9e:	4798      	blx	r3
    cfa0:	2800      	cmp	r0, #0
    cfa2:	f6bf ae80 	bge.w	cca6 <cbvprintf+0x2e>
#undef OUTS
#undef OUTC
}
    cfa6:	b021      	add	sp, #132	; 0x84
    cfa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			bps = (const char *)value.ptr;
    cfac:	4604      	mov	r4, r0
			size_t len = strlen(bps);
    cfae:	f004 faca 	bl	11546 <strlen>
			if ((precision >= 0)
    cfb2:	2d00      	cmp	r5, #0
    cfb4:	db02      	blt.n	cfbc <cbvprintf+0x344>
    cfb6:	42a8      	cmp	r0, r5
    cfb8:	bf28      	it	cs
    cfba:	4628      	movcs	r0, r5
		char sign = 0;
    cfbc:	2600      	movs	r6, #0
			bpe = bps + len;
    cfbe:	eb04 0800 	add.w	r8, r4, r0
		if (bps == NULL) {
    cfc2:	b934      	cbnz	r4, cfd2 <cbvprintf+0x35a>
    cfc4:	e6da      	b.n	cd7c <cbvprintf+0x104>
		char sign = 0;
    cfc6:	2600      	movs	r6, #0
			buf[0] = value.uint;
    cfc8:	f88d 0064 	strb.w	r0, [sp, #100]	; 0x64
			bpe = buf + 1;
    cfcc:	f10d 0865 	add.w	r8, sp, #101	; 0x65
				bps = encode_float(value.dbl, &conv, precision,
    cfd0:	ac19      	add	r4, sp, #100	; 0x64
		size_t nj_len = (bpe - bps);
    cfd2:	eba8 0704 	sub.w	r7, r8, r4
		if (sign != 0) {
    cfd6:	b106      	cbz	r6, cfda <cbvprintf+0x362>
			nj_len += 1U;
    cfd8:	3701      	adds	r7, #1
		if (conv.altform_0c) {
    cfda:	f89d 105a 	ldrb.w	r1, [sp, #90]	; 0x5a
    cfde:	06cb      	lsls	r3, r1, #27
    cfe0:	f140 8206 	bpl.w	d3f0 <cbvprintf+0x778>
			nj_len += 2U;
    cfe4:	3702      	adds	r7, #2
		nj_len += conv.pad0_value;
    cfe6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
		if (conv.pad_fp) {
    cfe8:	0648      	lsls	r0, r1, #25
		nj_len += conv.pad0_value;
    cfea:	4417      	add	r7, r2
		if (width > 0) {
    cfec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			nj_len += conv.pad0_pre_exp;
    cfee:	bf44      	itt	mi
    cff0:	9a18      	ldrmi	r2, [sp, #96]	; 0x60
    cff2:	18bf      	addmi	r7, r7, r2
		if (width > 0) {
    cff4:	2b00      	cmp	r3, #0
    cff6:	f340 820e 	ble.w	d416 <cbvprintf+0x79e>
			if (!conv.flag_dash) {
    cffa:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
			width -= (int)nj_len;
    cffe:	1bdf      	subs	r7, r3, r7
			if (!conv.flag_dash) {
    d000:	0751      	lsls	r1, r2, #29
    d002:	f3c2 0580 	ubfx	r5, r2, #2, #1
    d006:	f100 8245 	bmi.w	d494 <cbvprintf+0x81c>
				if (conv.flag_zero) {
    d00a:	0653      	lsls	r3, r2, #25
    d00c:	f140 823e 	bpl.w	d48c <cbvprintf+0x814>
					if (sign != 0) {
    d010:	b146      	cbz	r6, d024 <cbvprintf+0x3ac>
						OUTC(sign);
    d012:	4651      	mov	r1, sl
    d014:	4630      	mov	r0, r6
    d016:	9b03      	ldr	r3, [sp, #12]
    d018:	4798      	blx	r3
    d01a:	2800      	cmp	r0, #0
    d01c:	dbc3      	blt.n	cfa6 <cbvprintf+0x32e>
						sign = 0;
    d01e:	462e      	mov	r6, r5
						OUTC(sign);
    d020:	f109 0901 	add.w	r9, r9, #1
					pad = '0';
    d024:	2530      	movs	r5, #48	; 0x30
    d026:	e232      	b.n	d48e <cbvprintf+0x816>
			if (conv.flag_plus) {
    d028:	0734      	lsls	r4, r6, #28
    d02a:	d424      	bmi.n	d076 <cbvprintf+0x3fe>
				sign = ' ';
    d02c:	f016 0610 	ands.w	r6, r6, #16
    d030:	bf18      	it	ne
    d032:	2620      	movne	r6, #32
			if (value.sint < 0) {
    d034:	2800      	cmp	r0, #0
    d036:	f171 0300 	sbcs.w	r3, r1, #0
    d03a:	da03      	bge.n	d044 <cbvprintf+0x3cc>
				sign = '-';
    d03c:	262d      	movs	r6, #45	; 0x2d
				value.uint = -value.sint;
    d03e:	4240      	negs	r0, r0
    d040:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
			bps = encode_uint(value.uint, &conv, buf, bpe);
    d044:	f10d 037d 	add.w	r3, sp, #125	; 0x7d
    d048:	9300      	str	r3, [sp, #0]
    d04a:	aa16      	add	r2, sp, #88	; 0x58
    d04c:	ab19      	add	r3, sp, #100	; 0x64
    d04e:	f004 f8c3 	bl	111d8 <encode_uint>
    d052:	4604      	mov	r4, r0
			if (precision >= 0) {
    d054:	2d00      	cmp	r5, #0
    d056:	f10d 037d 	add.w	r3, sp, #125	; 0x7d
    d05a:	db0a      	blt.n	d072 <cbvprintf+0x3fa>
				conv.flag_zero = false;
    d05c:	f89d 1058 	ldrb.w	r1, [sp, #88]	; 0x58
				size_t len = bpe - bps;
    d060:	1b1a      	subs	r2, r3, r4
				conv.flag_zero = false;
    d062:	f36f 1186 	bfc	r1, #6, #1
				if (len < (size_t)precision) {
    d066:	4295      	cmp	r5, r2
				conv.flag_zero = false;
    d068:	f88d 1058 	strb.w	r1, [sp, #88]	; 0x58
				if (len < (size_t)precision) {
    d06c:	d901      	bls.n	d072 <cbvprintf+0x3fa>
					conv.pad0_value = precision - (int)len;
    d06e:	1aad      	subs	r5, r5, r2
    d070:	9517      	str	r5, [sp, #92]	; 0x5c
		const char *bpe = buf + sizeof(buf);
    d072:	4698      	mov	r8, r3
    d074:	e7a5      	b.n	cfc2 <cbvprintf+0x34a>
				sign = '+';
    d076:	262b      	movs	r6, #43	; 0x2b
    d078:	e7dc      	b.n	d034 <cbvprintf+0x3bc>
		switch (conv.specifier) {
    d07a:	2600      	movs	r6, #0
    d07c:	e7e2      	b.n	d044 <cbvprintf+0x3cc>
			if (value.ptr != NULL) {
    d07e:	2800      	cmp	r0, #0
    d080:	f000 81b0 	beq.w	d3e4 <cbvprintf+0x76c>
				bps = encode_uint((uintptr_t)value.ptr, &conv,
    d084:	f10d 037d 	add.w	r3, sp, #125	; 0x7d
    d088:	9300      	str	r3, [sp, #0]
    d08a:	2100      	movs	r1, #0
    d08c:	ab19      	add	r3, sp, #100	; 0x64
    d08e:	aa16      	add	r2, sp, #88	; 0x58
    d090:	f004 f8a2 	bl	111d8 <encode_uint>
				conv.altform_0c = true;
    d094:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
				bps = encode_uint((uintptr_t)value.ptr, &conv,
    d098:	4604      	mov	r4, r0
				conv.altform_0c = true;
    d09a:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    d09e:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    d0a2:	f043 0310 	orr.w	r3, r3, #16
		char sign = 0;
    d0a6:	2600      	movs	r6, #0
				conv.altform_0c = true;
    d0a8:	f8ad 305a 	strh.w	r3, [sp, #90]	; 0x5a
				goto prec_int_pad0;
    d0ac:	e7d2      	b.n	d054 <cbvprintf+0x3dc>
	switch ((enum length_mod_enum)conv->length_mod) {
    d0ae:	2a07      	cmp	r2, #7
    d0b0:	f63f ae64 	bhi.w	cd7c <cbvprintf+0x104>
    d0b4:	e8df f002 	tbb	[pc, r2]
    d0b8:	0f07040f 	.word	0x0f07040f
    d0bc:	0f0f0a0a 	.word	0x0f0f0a0a
		*(signed char *)dp = (signed char)count;
    d0c0:	f880 9000 	strb.w	r9, [r0]
		break;
    d0c4:	e65a      	b.n	cd7c <cbvprintf+0x104>
		*(short *)dp = (short)count;
    d0c6:	f8a0 9000 	strh.w	r9, [r0]
		break;
    d0ca:	e657      	b.n	cd7c <cbvprintf+0x104>
		*(intmax_t *)dp = (intmax_t)count;
    d0cc:	464a      	mov	r2, r9
    d0ce:	17d3      	asrs	r3, r2, #31
    d0d0:	e9c0 2300 	strd	r2, r3, [r0]
		break;
    d0d4:	e652      	b.n	cd7c <cbvprintf+0x104>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    d0d6:	f8c0 9000 	str.w	r9, [r0]
		break;
    d0da:	e64f      	b.n	cd7c <cbvprintf+0x104>
		*sign = '-';
    d0dc:	262d      	movs	r6, #45	; 0x2d
    d0de:	e6a8      	b.n	ce32 <cbvprintf+0x1ba>
		*sign = '+';
    d0e0:	262b      	movs	r6, #43	; 0x2b
    d0e2:	e6a6      	b.n	ce32 <cbvprintf+0x1ba>
	if (exp == BIT_MASK(EXPONENT_BITS)) {
    d0e4:	f240 73ff 	movw	r3, #2047	; 0x7ff
    d0e8:	429c      	cmp	r4, r3
    d0ea:	d12b      	bne.n	d144 <cbvprintf+0x4cc>
		if (fract == 0) {
    d0ec:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
    d0f0:	4323      	orrs	r3, r4
    d0f2:	f1a7 0741 	sub.w	r7, r7, #65	; 0x41
    d0f6:	d117      	bne.n	d128 <cbvprintf+0x4b0>
			if (isupper((int)c)) {
    d0f8:	2f19      	cmp	r7, #25
				*buf++ = 'I';
    d0fa:	bf95      	itete	ls
    d0fc:	f644 6349 	movwls	r3, #20041	; 0x4e49
				*buf++ = 'i';
    d100:	f646 6369 	movwhi	r3, #28265	; 0x6e69
				*buf++ = 'I';
    d104:	f8ad 3064 	strhls.w	r3, [sp, #100]	; 0x64
				*buf++ = 'i';
    d108:	f8ad 3064 	strhhi.w	r3, [sp, #100]	; 0x64
				*buf++ = 'F';
    d10c:	bf94      	ite	ls
    d10e:	2346      	movls	r3, #70	; 0x46
				*buf++ = 'f';
    d110:	2366      	movhi	r3, #102	; 0x66
				*buf++ = 'n';
    d112:	f88d 3066 	strb.w	r3, [sp, #102]	; 0x66
		conv->flag_zero = false;
    d116:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
		*bpe = buf;
    d11a:	f10d 0867 	add.w	r8, sp, #103	; 0x67
		conv->flag_zero = false;
    d11e:	f36f 1386 	bfc	r3, #6, #1
    d122:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
		return bps;
    d126:	e753      	b.n	cfd0 <cbvprintf+0x358>
			if (isupper((int)c)) {
    d128:	2f19      	cmp	r7, #25
				*buf++ = 'N';
    d12a:	bf95      	itete	ls
    d12c:	f244 134e 	movwls	r3, #16718	; 0x414e
				*buf++ = 'n';
    d130:	f246 136e 	movwhi	r3, #24942	; 0x616e
				*buf++ = 'N';
    d134:	f8ad 3064 	strhls.w	r3, [sp, #100]	; 0x64
				*buf++ = 'n';
    d138:	f8ad 3064 	strhhi.w	r3, [sp, #100]	; 0x64
				*buf++ = 'N';
    d13c:	bf94      	ite	ls
    d13e:	234e      	movls	r3, #78	; 0x4e
				*buf++ = 'n';
    d140:	236e      	movhi	r3, #110	; 0x6e
    d142:	e7e6      	b.n	d112 <cbvprintf+0x49a>
	bool is_subnormal = (exp == 0) && (fract != 0);
    d144:	f04f 0c00 	mov.w	ip, #0
    d148:	e688      	b.n	ce5c <cbvprintf+0x1e4>
				exp--;
    d14a:	3c01      	subs	r4, #1
			while (((fract <<= 1) & BIT_63) == 0) {
    d14c:	1892      	adds	r2, r2, r2
    d14e:	415b      	adcs	r3, r3
    d150:	2a00      	cmp	r2, #0
    d152:	f173 0100 	sbcs.w	r1, r3, #0
    d156:	daf8      	bge.n	d14a <cbvprintf+0x4d2>
    d158:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    d15c:	e699      	b.n	ce92 <cbvprintf+0x21a>
			_rlrshift(&fract);
    d15e:	a812      	add	r0, sp, #72	; 0x48
    d160:	f003 fff1 	bl	11146 <_rlrshift>
		while ((fract >> 32) >= (MAX_FP1 / 5)) {
    d164:	e9dd 2c12 	ldrd	r2, ip, [sp, #72]	; 0x48
    d168:	2300      	movs	r3, #0
    d16a:	f8cd c020 	str.w	ip, [sp, #32]
    d16e:	9309      	str	r3, [sp, #36]	; 0x24
    d170:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    d174:	2900      	cmp	r1, #0
    d176:	bf08      	it	eq
    d178:	f1b0 3f33 	cmpeq.w	r0, #858993459	; 0x33333333
    d17c:	f108 0801 	add.w	r8, r8, #1
    d180:	d2ed      	bcs.n	d15e <cbvprintf+0x4e6>
		fract *= 5U;
    d182:	2005      	movs	r0, #5
    d184:	fba2 2300 	umull	r2, r3, r2, r0
    d188:	e9cd 2304 	strd	r2, r3, [sp, #16]
    d18c:	9b05      	ldr	r3, [sp, #20]
		decexp--;
    d18e:	3c01      	subs	r4, #1
		fract *= 5U;
    d190:	fb00 330c 	mla	r3, r0, ip, r3
		while ((fract >> 32) <= (MAX_FP1 / 2)) {
    d194:	f04f 0c00 	mov.w	ip, #0
		fract *= 5U;
    d198:	9305      	str	r3, [sp, #20]
    d19a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    d19e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
		while ((fract >> 32) <= (MAX_FP1 / 2)) {
    d1a2:	2100      	movs	r1, #0
    d1a4:	2300      	movs	r3, #0
    d1a6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    d1aa:	9805      	ldr	r0, [sp, #20]
    d1ac:	428b      	cmp	r3, r1
    d1ae:	bf08      	it	eq
    d1b0:	4282      	cmpeq	r2, r0
    d1b2:	d208      	bcs.n	d1c6 <cbvprintf+0x54e>
    d1b4:	f1bc 0f00 	cmp.w	ip, #0
    d1b8:	f43f ae72 	beq.w	cea0 <cbvprintf+0x228>
    d1bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    d1c0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    d1c4:	e66c      	b.n	cea0 <cbvprintf+0x228>
			fract <<= 1;
    d1c6:	9b04      	ldr	r3, [sp, #16]
			exp--;
    d1c8:	f04f 0c01 	mov.w	ip, #1
			fract <<= 1;
    d1cc:	18db      	adds	r3, r3, r3
    d1ce:	9304      	str	r3, [sp, #16]
    d1d0:	9b05      	ldr	r3, [sp, #20]
			exp--;
    d1d2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
			fract <<= 1;
    d1d6:	415b      	adcs	r3, r3
    d1d8:	9305      	str	r3, [sp, #20]
			exp--;
    d1da:	e7e2      	b.n	d1a2 <cbvprintf+0x52a>
		_ldiv5(&fract);
    d1dc:	a812      	add	r0, sp, #72	; 0x48
    d1de:	f003 ffc3 	bl	11168 <_ldiv5>
		while ((fract >> 32) <= (MAX_FP1 / 2)) {
    d1e2:	f04f 0c00 	mov.w	ip, #0
    d1e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
    d1e8:	f8dd e04c 	ldr.w	lr, [sp, #76]	; 0x4c
		exp--;
    d1ec:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		decexp++;
    d1f0:	3401      	adds	r4, #1
		while ((fract >> 32) <= (MAX_FP1 / 2)) {
    d1f2:	9304      	str	r3, [sp, #16]
    d1f4:	2300      	movs	r3, #0
    d1f6:	2100      	movs	r1, #0
    d1f8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    d1fc:	4299      	cmp	r1, r3
    d1fe:	bf08      	it	eq
    d200:	4570      	cmpeq	r0, lr
    d202:	d207      	bcs.n	d214 <cbvprintf+0x59c>
    d204:	f1bc 0f00 	cmp.w	ip, #0
    d208:	f43f ae4e 	beq.w	cea8 <cbvprintf+0x230>
    d20c:	9b04      	ldr	r3, [sp, #16]
    d20e:	e9cd 3e12 	strd	r3, lr, [sp, #72]	; 0x48
    d212:	e649      	b.n	cea8 <cbvprintf+0x230>
			fract <<= 1;
    d214:	9b04      	ldr	r3, [sp, #16]
			exp--;
    d216:	f04f 0c01 	mov.w	ip, #1
			fract <<= 1;
    d21a:	18db      	adds	r3, r3, r3
    d21c:	9304      	str	r3, [sp, #16]
    d21e:	eb4e 0e0e 	adc.w	lr, lr, lr
			exp--;
    d222:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    d226:	e7e5      	b.n	d1f4 <cbvprintf+0x57c>
    d228:	2400      	movs	r4, #0
    d22a:	46a0      	mov	r8, r4
    d22c:	e640      	b.n	ceb0 <cbvprintf+0x238>
			c = 'f';
    d22e:	2766      	movs	r7, #102	; 0x66
			precision -= decexp;
    d230:	1b2d      	subs	r5, r5, r4
    d232:	e654      	b.n	cede <cbvprintf+0x266>
	bool prune_zero = false;
    d234:	2300      	movs	r3, #0
    d236:	e65b      	b.n	cef0 <cbvprintf+0x278>
		exp = precision + 1;
    d238:	1c6b      	adds	r3, r5, #1
	if (exp > 16) {
    d23a:	2b10      	cmp	r3, #16
    d23c:	bfa8      	it	ge
    d23e:	2310      	movge	r3, #16
    d240:	4698      	mov	r8, r3
    d242:	2210      	movs	r2, #16
	uint64_t ltemp = BIT64(59);
    d244:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    d248:	9211      	str	r2, [sp, #68]	; 0x44
    d24a:	2200      	movs	r2, #0
    d24c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	while (exp--) {
    d250:	f1b8 0801 	subs.w	r8, r8, #1
    d254:	d222      	bcs.n	d29c <cbvprintf+0x624>
	fract += ltemp;
    d256:	9b12      	ldr	r3, [sp, #72]	; 0x48
    d258:	9a14      	ldr	r2, [sp, #80]	; 0x50
    d25a:	9915      	ldr	r1, [sp, #84]	; 0x54
    d25c:	189b      	adds	r3, r3, r2
    d25e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    d260:	eb41 0202 	adc.w	r2, r1, r2
    d264:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
	if ((fract >> 32) & (0x0FU << 28)) {
    d268:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
    d26c:	930e      	str	r3, [sp, #56]	; 0x38
    d26e:	2300      	movs	r3, #0
    d270:	930f      	str	r3, [sp, #60]	; 0x3c
    d272:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    d276:	4313      	orrs	r3, r2
    d278:	d006      	beq.n	d288 <cbvprintf+0x610>
		_ldiv5(&fract);
    d27a:	a812      	add	r0, sp, #72	; 0x48
    d27c:	f003 ff74 	bl	11168 <_ldiv5>
		_rlrshift(&fract);
    d280:	a812      	add	r0, sp, #72	; 0x48
    d282:	f003 ff60 	bl	11146 <_rlrshift>
		decexp++;
    d286:	3401      	adds	r4, #1
	if (c == 'f') {
    d288:	2f66      	cmp	r7, #102	; 0x66
    d28a:	d17d      	bne.n	d388 <cbvprintf+0x710>
		if (decexp > 0) {
    d28c:	2c00      	cmp	r4, #0
    d28e:	dc0c      	bgt.n	d2aa <cbvprintf+0x632>
			*buf++ = '0';
    d290:	2330      	movs	r3, #48	; 0x30
    d292:	f10d 0865 	add.w	r8, sp, #101	; 0x65
    d296:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
    d29a:	e015      	b.n	d2c8 <cbvprintf+0x650>
		_ldiv5(&ltemp);
    d29c:	a814      	add	r0, sp, #80	; 0x50
    d29e:	f003 ff63 	bl	11168 <_ldiv5>
		_rlrshift(&ltemp);
    d2a2:	a814      	add	r0, sp, #80	; 0x50
    d2a4:	f003 ff4f 	bl	11146 <_rlrshift>
    d2a8:	e7d2      	b.n	d250 <cbvprintf+0x5d8>
	char *buf = bps;
    d2aa:	f10d 0864 	add.w	r8, sp, #100	; 0x64
			while (decexp > 0 && digit_count > 0) {
    d2ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d2b0:	2a00      	cmp	r2, #0
    d2b2:	dd07      	ble.n	d2c4 <cbvprintf+0x64c>
				*buf++ = _get_digit(&fract, &digit_count);
    d2b4:	a911      	add	r1, sp, #68	; 0x44
    d2b6:	a812      	add	r0, sp, #72	; 0x48
    d2b8:	f003 ff77 	bl	111aa <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    d2bc:	3c01      	subs	r4, #1
				*buf++ = _get_digit(&fract, &digit_count);
    d2be:	f808 0b01 	strb.w	r0, [r8], #1
			while (decexp > 0 && digit_count > 0) {
    d2c2:	d1f4      	bne.n	d2ae <cbvprintf+0x636>
			conv->pad0_value = decexp;
    d2c4:	9417      	str	r4, [sp, #92]	; 0x5c
			decexp = 0;
    d2c6:	2400      	movs	r4, #0
		if (conv->flag_hash || (precision > 0)) {
    d2c8:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
    d2cc:	0691      	lsls	r1, r2, #26
    d2ce:	d401      	bmi.n	d2d4 <cbvprintf+0x65c>
    d2d0:	2d00      	cmp	r5, #0
    d2d2:	dd1b      	ble.n	d30c <cbvprintf+0x694>
			*buf++ = '.';
    d2d4:	222e      	movs	r2, #46	; 0x2e
    d2d6:	f808 2b01 	strb.w	r2, [r8], #1
		if (decexp < 0 && precision > 0) {
    d2da:	b194      	cbz	r4, d302 <cbvprintf+0x68a>
    d2dc:	2d00      	cmp	r5, #0
    d2de:	dd15      	ble.n	d30c <cbvprintf+0x694>
			conv->pad0_value = -decexp;
    d2e0:	4262      	negs	r2, r4
    d2e2:	42aa      	cmp	r2, r5
    d2e4:	bfa8      	it	ge
    d2e6:	462a      	movge	r2, r5
			conv->pad_postdp = (conv->pad0_value > 0);
    d2e8:	2a00      	cmp	r2, #0
			conv->pad0_value = -decexp;
    d2ea:	9217      	str	r2, [sp, #92]	; 0x5c
			precision -= conv->pad0_value;
    d2ec:	eba5 0502 	sub.w	r5, r5, r2
			conv->pad_postdp = (conv->pad0_value > 0);
    d2f0:	bfd4      	ite	le
    d2f2:	2200      	movle	r2, #0
    d2f4:	2201      	movgt	r2, #1
    d2f6:	f89d 105a 	ldrb.w	r1, [sp, #90]	; 0x5a
    d2fa:	f362 1145 	bfi	r1, r2, #5, #1
    d2fe:	f88d 105a 	strb.w	r1, [sp, #90]	; 0x5a
	while (precision > 0 && digit_count > 0) {
    d302:	2d00      	cmp	r5, #0
    d304:	dd02      	ble.n	d30c <cbvprintf+0x694>
    d306:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d308:	2a00      	cmp	r2, #0
    d30a:	dc53      	bgt.n	d3b4 <cbvprintf+0x73c>
	if (prune_zero) {
    d30c:	9b04      	ldr	r3, [sp, #16]
    d30e:	2b00      	cmp	r3, #0
    d310:	d15b      	bne.n	d3ca <cbvprintf+0x752>
	conv->pad0_pre_exp = precision;
    d312:	9518      	str	r5, [sp, #96]	; 0x60
	if ((c == 'e') || (c == 'E')) {
    d314:	f007 02df 	and.w	r2, r7, #223	; 0xdf
    d318:	2a45      	cmp	r2, #69	; 0x45
    d31a:	d123      	bne.n	d364 <cbvprintf+0x6ec>
		if (decexp < 0) {
    d31c:	2c00      	cmp	r4, #0
			*buf++ = '-';
    d31e:	bfb4      	ite	lt
    d320:	222d      	movlt	r2, #45	; 0x2d
			*buf++ = '+';
    d322:	222b      	movge	r2, #43	; 0x2b
		*buf++ = c;
    d324:	4641      	mov	r1, r8
			decexp = -decexp;
    d326:	bfb8      	it	lt
    d328:	4264      	neglt	r4, r4
		if (decexp >= 100) {
    d32a:	2c63      	cmp	r4, #99	; 0x63
		*buf++ = c;
    d32c:	f801 7b02 	strb.w	r7, [r1], #2
			*buf++ = '-';
    d330:	f888 2001 	strb.w	r2, [r8, #1]
		if (decexp >= 100) {
    d334:	dd0a      	ble.n	d34c <cbvprintf+0x6d4>
			*buf++ = (decexp / 100) + '0';
    d336:	2064      	movs	r0, #100	; 0x64
    d338:	fb94 f2f0 	sdiv	r2, r4, r0
			decexp %= 100;
    d33c:	fb00 4412 	mls	r4, r0, r2, r4
			*buf++ = (decexp / 100) + '0';
    d340:	f102 0530 	add.w	r5, r2, #48	; 0x30
    d344:	f108 0103 	add.w	r1, r8, #3
    d348:	f888 5002 	strb.w	r5, [r8, #2]
		*buf++ = (decexp / 10) + '0';
    d34c:	200a      	movs	r0, #10
    d34e:	fb94 f2f0 	sdiv	r2, r4, r0
    d352:	4688      	mov	r8, r1
		*buf++ = (decexp % 10) + '0';
    d354:	fb00 4412 	mls	r4, r0, r2, r4
		*buf++ = (decexp / 10) + '0';
    d358:	f102 0530 	add.w	r5, r2, #48	; 0x30
		*buf++ = (decexp % 10) + '0';
    d35c:	3430      	adds	r4, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    d35e:	f808 5b02 	strb.w	r5, [r8], #2
		*buf++ = (decexp % 10) + '0';
    d362:	704c      	strb	r4, [r1, #1]
		|| (conv->pad0_pre_exp > 0);
    d364:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d366:	2a00      	cmp	r2, #0
    d368:	dc3a      	bgt.n	d3e0 <cbvprintf+0x768>
    d36a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    d36c:	2a00      	cmp	r2, #0
    d36e:	bfd4      	ite	le
    d370:	2200      	movle	r2, #0
    d372:	2201      	movgt	r2, #1
	conv->pad_fp = (conv->pad0_value > 0)
    d374:	f89d 105a 	ldrb.w	r1, [sp, #90]	; 0x5a
    d378:	f362 1186 	bfi	r1, r2, #6, #1
	*buf = 0;
    d37c:	2200      	movs	r2, #0
	conv->pad_fp = (conv->pad0_value > 0)
    d37e:	f88d 105a 	strb.w	r1, [sp, #90]	; 0x5a
	*buf = 0;
    d382:	f888 2000 	strb.w	r2, [r8]
	return bps;
    d386:	e623      	b.n	cfd0 <cbvprintf+0x358>
		*buf = _get_digit(&fract, &digit_count);
    d388:	a911      	add	r1, sp, #68	; 0x44
    d38a:	a812      	add	r0, sp, #72	; 0x48
    d38c:	f003 ff0d 	bl	111aa <_get_digit>
		if (conv->flag_hash || (precision > 0)) {
    d390:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
		if (*buf++ != '0') {
    d394:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    d396:	bf18      	it	ne
    d398:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
		if (conv->flag_hash || (precision > 0)) {
    d39c:	069a      	lsls	r2, r3, #26
		*buf = _get_digit(&fract, &digit_count);
    d39e:	f88d 0064 	strb.w	r0, [sp, #100]	; 0x64
		if (conv->flag_hash || (precision > 0)) {
    d3a2:	d401      	bmi.n	d3a8 <cbvprintf+0x730>
    d3a4:	2d00      	cmp	r5, #0
    d3a6:	dd0d      	ble.n	d3c4 <cbvprintf+0x74c>
			*buf++ = '.';
    d3a8:	232e      	movs	r3, #46	; 0x2e
    d3aa:	f10d 0866 	add.w	r8, sp, #102	; 0x66
    d3ae:	f88d 3065 	strb.w	r3, [sp, #101]	; 0x65
    d3b2:	e7a6      	b.n	d302 <cbvprintf+0x68a>
		*buf++ = _get_digit(&fract, &digit_count);
    d3b4:	a911      	add	r1, sp, #68	; 0x44
    d3b6:	a812      	add	r0, sp, #72	; 0x48
    d3b8:	f003 fef7 	bl	111aa <_get_digit>
		precision--;
    d3bc:	3d01      	subs	r5, #1
		*buf++ = _get_digit(&fract, &digit_count);
    d3be:	f808 0b01 	strb.w	r0, [r8], #1
		precision--;
    d3c2:	e79e      	b.n	d302 <cbvprintf+0x68a>
		if (*buf++ != '0') {
    d3c4:	f10d 0865 	add.w	r8, sp, #101	; 0x65
    d3c8:	e7a0      	b.n	d30c <cbvprintf+0x694>
		conv->pad0_pre_exp = 0;
    d3ca:	2200      	movs	r2, #0
    d3cc:	9218      	str	r2, [sp, #96]	; 0x60
		while (*--buf == '0') {
    d3ce:	4641      	mov	r1, r8
    d3d0:	f818 2d01 	ldrb.w	r2, [r8, #-1]!
    d3d4:	2a30      	cmp	r2, #48	; 0x30
    d3d6:	d0fa      	beq.n	d3ce <cbvprintf+0x756>
		if (*buf != '.') {
    d3d8:	2a2e      	cmp	r2, #46	; 0x2e
    d3da:	bf18      	it	ne
    d3dc:	4688      	movne	r8, r1
    d3de:	e799      	b.n	d314 <cbvprintf+0x69c>
		|| (conv->pad0_pre_exp > 0);
    d3e0:	2201      	movs	r2, #1
    d3e2:	e7c7      	b.n	d374 <cbvprintf+0x6fc>
			bpe = bps + 5;
    d3e4:	f8df 81d8 	ldr.w	r8, [pc, #472]	; d5c0 <cbvprintf+0x948>
		char sign = 0;
    d3e8:	4606      	mov	r6, r0
			bps = "(nil)";
    d3ea:	f1a8 0405 	sub.w	r4, r8, #5
    d3ee:	e5f0      	b.n	cfd2 <cbvprintf+0x35a>
		} else if (conv.altform_0) {
    d3f0:	070d      	lsls	r5, r1, #28
			nj_len += 1U;
    d3f2:	bf48      	it	mi
    d3f4:	3701      	addmi	r7, #1
    d3f6:	e5f6      	b.n	cfe6 <cbvprintf+0x36e>
					OUTC(pad);
    d3f8:	4651      	mov	r1, sl
    d3fa:	4628      	mov	r0, r5
    d3fc:	9b03      	ldr	r3, [sp, #12]
    d3fe:	4798      	blx	r3
    d400:	2800      	cmp	r0, #0
    d402:	f6ff add0 	blt.w	cfa6 <cbvprintf+0x32e>
    d406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    d408:	eba7 0903 	sub.w	r9, r7, r3
				while (width-- > 0) {
    d40c:	2b00      	cmp	r3, #0
    d40e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
    d412:	930a      	str	r3, [sp, #40]	; 0x28
    d414:	dcf0      	bgt.n	d3f8 <cbvprintf+0x780>
		if (sign != 0) {
    d416:	b146      	cbz	r6, d42a <cbvprintf+0x7b2>
			OUTC(sign);
    d418:	4651      	mov	r1, sl
    d41a:	4630      	mov	r0, r6
    d41c:	9b03      	ldr	r3, [sp, #12]
    d41e:	4798      	blx	r3
    d420:	2800      	cmp	r0, #0
    d422:	f6ff adc0 	blt.w	cfa6 <cbvprintf+0x32e>
    d426:	f109 0901 	add.w	r9, r9, #1
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT) && conv.pad_fp) {
    d42a:	f89d 205a 	ldrb.w	r2, [sp, #90]	; 0x5a
    d42e:	0655      	lsls	r5, r2, #25
    d430:	f140 8081 	bpl.w	d536 <cbvprintf+0x8be>
			if (conv.specifier_a) {
    d434:	f99d 2059 	ldrsb.w	r2, [sp, #89]	; 0x59
    d438:	2a00      	cmp	r2, #0
    d43a:	db2d      	blt.n	d498 <cbvprintf+0x820>
    d43c:	eba9 0904 	sub.w	r9, r9, r4
				while (isdigit((int)*cp)) {
    d440:	7820      	ldrb	r0, [r4, #0]
    d442:	4625      	mov	r5, r4
    d444:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    d448:	2a09      	cmp	r2, #9
    d44a:	eb09 0604 	add.w	r6, r9, r4
    d44e:	f104 0401 	add.w	r4, r4, #1
    d452:	d945      	bls.n	d4e0 <cbvprintf+0x868>
				if (!conv.pad_postdp) {
    d454:	f89d 205a 	ldrb.w	r2, [sp, #90]	; 0x5a
				pad_len = conv.pad0_value;
    d458:	9c17      	ldr	r4, [sp, #92]	; 0x5c
				if (!conv.pad_postdp) {
    d45a:	0690      	lsls	r0, r2, #26
    d45c:	d406      	bmi.n	d46c <cbvprintf+0x7f4>
    d45e:	19a7      	adds	r7, r4, r6
					while (pad_len-- > 0) {
    d460:	2c00      	cmp	r4, #0
    d462:	eba7 0604 	sub.w	r6, r7, r4
    d466:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
    d46a:	dc3f      	bgt.n	d4ec <cbvprintf+0x874>
				if (*cp == '.') {
    d46c:	7828      	ldrb	r0, [r5, #0]
    d46e:	282e      	cmp	r0, #46	; 0x2e
    d470:	d10a      	bne.n	d488 <cbvprintf+0x810>
					OUTC(*cp++);
    d472:	4651      	mov	r1, sl
    d474:	9b03      	ldr	r3, [sp, #12]
    d476:	4798      	blx	r3
						OUTC('0');
    d478:	2800      	cmp	r0, #0
    d47a:	f6ff ad94 	blt.w	cfa6 <cbvprintf+0x32e>
					while (pad_len-- > 0) {
    d47e:	2c00      	cmp	r4, #0
						OUTC('0');
    d480:	f106 0601 	add.w	r6, r6, #1
					while (pad_len-- > 0) {
    d484:	dc39      	bgt.n	d4fa <cbvprintf+0x882>
					OUTC(*cp++);
    d486:	3501      	adds	r5, #1
    d488:	1b76      	subs	r6, r6, r5
    d48a:	e042      	b.n	d512 <cbvprintf+0x89a>
				char pad = ' ';
    d48c:	2520      	movs	r5, #32
					pad = '0';
    d48e:	970a      	str	r7, [sp, #40]	; 0x28
    d490:	444f      	add	r7, r9
    d492:	e7b8      	b.n	d406 <cbvprintf+0x78e>
			width -= (int)nj_len;
    d494:	970a      	str	r7, [sp, #40]	; 0x28
    d496:	e7be      	b.n	d416 <cbvprintf+0x79e>
			if (conv.specifier_a) {
    d498:	4625      	mov	r5, r4
    d49a:	eba9 0904 	sub.w	r9, r9, r4
    d49e:	462f      	mov	r7, r5
    d4a0:	eb09 0405 	add.w	r4, r9, r5
				while (*cp != 'p') {
    d4a4:	f815 0b01 	ldrb.w	r0, [r5], #1
    d4a8:	2870      	cmp	r0, #112	; 0x70
    d4aa:	d113      	bne.n	d4d4 <cbvprintf+0x85c>
			while (pad_len-- > 0) {
    d4ac:	9d18      	ldr	r5, [sp, #96]	; 0x60
    d4ae:	4425      	add	r5, r4
    d4b0:	1b2a      	subs	r2, r5, r4
    d4b2:	2a00      	cmp	r2, #0
    d4b4:	dc36      	bgt.n	d524 <cbvprintf+0x8ac>
			OUTS(cp, bpe);
    d4b6:	4643      	mov	r3, r8
    d4b8:	463a      	mov	r2, r7
    d4ba:	4651      	mov	r1, sl
    d4bc:	9803      	ldr	r0, [sp, #12]
    d4be:	f003 fed6 	bl	1126e <outs>
    d4c2:	2800      	cmp	r0, #0
    d4c4:	f6ff ad6f 	blt.w	cfa6 <cbvprintf+0x32e>
    d4c8:	4420      	add	r0, r4
    d4ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			while (pad_len-- > 0) {
    d4cc:	4681      	mov	r9, r0
    d4ce:	4403      	add	r3, r0
    d4d0:	461d      	mov	r5, r3
    d4d2:	e06f      	b.n	d5b4 <cbvprintf+0x93c>
					OUTC(*cp++);
    d4d4:	4651      	mov	r1, sl
    d4d6:	9b03      	ldr	r3, [sp, #12]
    d4d8:	4798      	blx	r3
    d4da:	2800      	cmp	r0, #0
    d4dc:	dadf      	bge.n	d49e <cbvprintf+0x826>
    d4de:	e562      	b.n	cfa6 <cbvprintf+0x32e>
					OUTC(*cp++);
    d4e0:	4651      	mov	r1, sl
    d4e2:	9b03      	ldr	r3, [sp, #12]
    d4e4:	4798      	blx	r3
    d4e6:	2800      	cmp	r0, #0
    d4e8:	daaa      	bge.n	d440 <cbvprintf+0x7c8>
    d4ea:	e55c      	b.n	cfa6 <cbvprintf+0x32e>
						OUTC('0');
    d4ec:	4651      	mov	r1, sl
    d4ee:	2030      	movs	r0, #48	; 0x30
    d4f0:	9b03      	ldr	r3, [sp, #12]
    d4f2:	4798      	blx	r3
    d4f4:	2800      	cmp	r0, #0
    d4f6:	dab3      	bge.n	d460 <cbvprintf+0x7e8>
    d4f8:	e555      	b.n	cfa6 <cbvprintf+0x32e>
						OUTC('0');
    d4fa:	4651      	mov	r1, sl
    d4fc:	2030      	movs	r0, #48	; 0x30
    d4fe:	9b03      	ldr	r3, [sp, #12]
    d500:	4798      	blx	r3
    d502:	3c01      	subs	r4, #1
    d504:	e7b8      	b.n	d478 <cbvprintf+0x800>
					OUTC(*cp++);
    d506:	4651      	mov	r1, sl
    d508:	9b03      	ldr	r3, [sp, #12]
    d50a:	4798      	blx	r3
    d50c:	2800      	cmp	r0, #0
    d50e:	f6ff ad4a 	blt.w	cfa6 <cbvprintf+0x32e>
    d512:	462f      	mov	r7, r5
    d514:	1974      	adds	r4, r6, r5
				while (isdigit((int)*cp)) {
    d516:	f815 0b01 	ldrb.w	r0, [r5], #1
    d51a:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    d51e:	2a09      	cmp	r2, #9
    d520:	d9f1      	bls.n	d506 <cbvprintf+0x88e>
    d522:	e7c3      	b.n	d4ac <cbvprintf+0x834>
				OUTC('0');
    d524:	4651      	mov	r1, sl
    d526:	2030      	movs	r0, #48	; 0x30
    d528:	9b03      	ldr	r3, [sp, #12]
    d52a:	4798      	blx	r3
    d52c:	2800      	cmp	r0, #0
    d52e:	f6ff ad3a 	blt.w	cfa6 <cbvprintf+0x32e>
    d532:	3401      	adds	r4, #1
    d534:	e7bc      	b.n	d4b0 <cbvprintf+0x838>
			if (conv.altform_0c | conv.altform_0) {
    d536:	06d1      	lsls	r1, r2, #27
    d538:	d401      	bmi.n	d53e <cbvprintf+0x8c6>
    d53a:	0712      	lsls	r2, r2, #28
    d53c:	d508      	bpl.n	d550 <cbvprintf+0x8d8>
				OUTC('0');
    d53e:	4651      	mov	r1, sl
    d540:	2030      	movs	r0, #48	; 0x30
    d542:	9b03      	ldr	r3, [sp, #12]
    d544:	4798      	blx	r3
    d546:	2800      	cmp	r0, #0
    d548:	f6ff ad2d 	blt.w	cfa6 <cbvprintf+0x32e>
    d54c:	f109 0901 	add.w	r9, r9, #1
			if (conv.altform_0c) {
    d550:	f89d 205a 	ldrb.w	r2, [sp, #90]	; 0x5a
    d554:	06d3      	lsls	r3, r2, #27
    d556:	d509      	bpl.n	d56c <cbvprintf+0x8f4>
				OUTC(conv.specifier);
    d558:	4651      	mov	r1, sl
    d55a:	f89d 005b 	ldrb.w	r0, [sp, #91]	; 0x5b
    d55e:	9b03      	ldr	r3, [sp, #12]
    d560:	4798      	blx	r3
    d562:	2800      	cmp	r0, #0
    d564:	f6ff ad1f 	blt.w	cfa6 <cbvprintf+0x32e>
    d568:	f109 0901 	add.w	r9, r9, #1
			while (pad_len-- > 0) {
    d56c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    d56e:	444d      	add	r5, r9
    d570:	eba5 0209 	sub.w	r2, r5, r9
    d574:	2a00      	cmp	r2, #0
    d576:	dc0a      	bgt.n	d58e <cbvprintf+0x916>
			OUTS(bps, bpe);
    d578:	4643      	mov	r3, r8
    d57a:	4622      	mov	r2, r4
    d57c:	4651      	mov	r1, sl
    d57e:	9803      	ldr	r0, [sp, #12]
    d580:	f003 fe75 	bl	1126e <outs>
    d584:	2800      	cmp	r0, #0
    d586:	f6ff ad0e 	blt.w	cfa6 <cbvprintf+0x32e>
    d58a:	4448      	add	r0, r9
    d58c:	e79d      	b.n	d4ca <cbvprintf+0x852>
				OUTC('0');
    d58e:	4651      	mov	r1, sl
    d590:	2030      	movs	r0, #48	; 0x30
    d592:	9b03      	ldr	r3, [sp, #12]
    d594:	4798      	blx	r3
    d596:	2800      	cmp	r0, #0
    d598:	f6ff ad05 	blt.w	cfa6 <cbvprintf+0x32e>
    d59c:	f109 0901 	add.w	r9, r9, #1
    d5a0:	e7e6      	b.n	d570 <cbvprintf+0x8f8>
			OUTC(' ');
    d5a2:	4651      	mov	r1, sl
    d5a4:	2020      	movs	r0, #32
    d5a6:	9b03      	ldr	r3, [sp, #12]
    d5a8:	4798      	blx	r3
    d5aa:	2800      	cmp	r0, #0
    d5ac:	f6ff acfb 	blt.w	cfa6 <cbvprintf+0x32e>
    d5b0:	f109 0901 	add.w	r9, r9, #1
		while (width > 0) {
    d5b4:	eba5 0309 	sub.w	r3, r5, r9
    d5b8:	2b00      	cmp	r3, #0
    d5ba:	dcf2      	bgt.n	d5a2 <cbvprintf+0x92a>
    d5bc:	f7ff bbde 	b.w	cd7c <cbvprintf+0x104>
    d5c0:	00011e22 	.word	0x00011e22

0000d5c4 <nordicsemi_nrf91_init>:
    d5c4:	f04f 0220 	mov.w	r2, #32
    d5c8:	f3ef 8311 	mrs	r3, BASEPRI
    d5cc:	f382 8811 	msr	BASEPRI, r2
    d5d0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    d5d4:	2101      	movs	r1, #1
    d5d6:	4a04      	ldr	r2, [pc, #16]	; (d5e8 <nordicsemi_nrf91_init+0x24>)
    d5d8:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    d5dc:	f383 8811 	msr	BASEPRI, r3
    d5e0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    d5e4:	2000      	movs	r0, #0
    d5e6:	4770      	bx	lr
    d5e8:	50039000 	.word	0x50039000

0000d5ec <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    d5ec:	b120      	cbz	r0, d5f8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    d5ee:	4b03      	ldr	r3, [pc, #12]	; (d5fc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    d5f0:	0180      	lsls	r0, r0, #6
    d5f2:	f043 0301 	orr.w	r3, r3, #1
    d5f6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    d5f8:	4770      	bx	lr
    d5fa:	bf00      	nop
    d5fc:	00011ba0 	.word	0x00011ba0

0000d600 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

void sys_reboot(int type)
{
    d600:	b507      	push	{r0, r1, r2, lr}
    d602:	9001      	str	r0, [sp, #4]
	__asm__ volatile(
    d604:	f04f 0220 	mov.w	r2, #32
    d608:	f3ef 8311 	mrs	r3, BASEPRI
    d60c:	f382 8811 	msr	BASEPRI, r2
    d610:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    d614:	f003 fede 	bl	113d4 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    d618:	9801      	ldr	r0, [sp, #4]
    d61a:	f000 ffe5 	bl	e5e8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    d61e:	4803      	ldr	r0, [pc, #12]	; (d62c <sys_reboot+0x2c>)
    d620:	f003 fbf2 	bl	10e08 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    d624:	f000 fe20 	bl	e268 <arch_cpu_idle>
    d628:	e7fc      	b.n	d624 <sys_reboot+0x24>
    d62a:	bf00      	nop
    d62c:	00011e23 	.word	0x00011e23

0000d630 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = DEVICE_GET(clock_nrf)->data;
	size_t offset = (size_t)(mgr - data->mgr);
    d630:	4a0e      	ldr	r2, [pc, #56]	; (d66c <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    d632:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    d634:	1a84      	subs	r4, r0, r2
{
    d636:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    d638:	200c      	movs	r0, #12
{
    d63a:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
    d63c:	2140      	movs	r1, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    d63e:	10a3      	asrs	r3, r4, #2
    d640:	4c0b      	ldr	r4, [pc, #44]	; (d670 <onoff_stop+0x40>)
    d642:	435c      	muls	r4, r3
    d644:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
    d646:	fb00 2004 	mla	r0, r0, r4, r2
    d64a:	4408      	add	r0, r1
    d64c:	f003 fe34 	bl	112b8 <set_off_state>
	if (err < 0) {
    d650:	1e01      	subs	r1, r0, #0
    d652:	db05      	blt.n	d660 <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
    d654:	4b07      	ldr	r3, [pc, #28]	; (d674 <onoff_stop+0x44>)
    d656:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    d65a:	6863      	ldr	r3, [r4, #4]
    d65c:	4798      	blx	r3
	return 0;
    d65e:	2100      	movs	r1, #0
	int res;

	res = stop(DEVICE_GET(clock_nrf), get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
    d660:	4628      	mov	r0, r5
    d662:	4633      	mov	r3, r6
}
    d664:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    d668:	4718      	bx	r3
    d66a:	bf00      	nop
    d66c:	20000230 	.word	0x20000230
    d670:	b6db6db7 	.word	0xb6db6db7
    d674:	00011bbc 	.word	0x00011bbc

0000d678 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    d678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
    d67c:	250c      	movs	r5, #12
	size_t offset = (size_t)(mgr - data->mgr);
    d67e:	4e10      	ldr	r6, [pc, #64]	; (d6c0 <onoff_start+0x48>)
{
    d680:	4680      	mov	r8, r0
	size_t offset = (size_t)(mgr - data->mgr);
    d682:	1b84      	subs	r4, r0, r6
    d684:	10a3      	asrs	r3, r4, #2
    d686:	4c0f      	ldr	r4, [pc, #60]	; (d6c4 <onoff_start+0x4c>)
{
    d688:	460f      	mov	r7, r1
	size_t offset = (size_t)(mgr - data->mgr);
    d68a:	435c      	muls	r4, r3
    d68c:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
    d68e:	4365      	muls	r5, r4
    d690:	f105 0040 	add.w	r0, r5, #64	; 0x40
    d694:	2140      	movs	r1, #64	; 0x40
    d696:	4430      	add	r0, r6
    d698:	f003 fe27 	bl	112ea <set_starting_state>
	if (err < 0) {
    d69c:	1e01      	subs	r1, r0, #0
    d69e:	db09      	blt.n	d6b4 <onoff_start+0x3c>
	subdata->cb = cb;
    d6a0:	4a09      	ldr	r2, [pc, #36]	; (d6c8 <onoff_start+0x50>)
    d6a2:	1973      	adds	r3, r6, r5
	subdata->user_data = user_data;
    d6a4:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    d6a8:	4b08      	ldr	r3, [pc, #32]	; (d6cc <onoff_start+0x54>)
    d6aa:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(DEVICE_GET(clock_nrf), get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    d6ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    d6b2:	4718      	bx	r3
		notify(mgr, err);
    d6b4:	4640      	mov	r0, r8
    d6b6:	463b      	mov	r3, r7
}
    d6b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    d6bc:	4718      	bx	r3
    d6be:	bf00      	nop
    d6c0:	20000230 	.word	0x20000230
    d6c4:	b6db6db7 	.word	0xb6db6db7
    d6c8:	0001134d 	.word	0x0001134d
    d6cc:	00011bbc 	.word	0x00011bbc

0000d6d0 <clk_init>:
		break;
	}
}

static int clk_init(const struct device *dev)
{
    d6d0:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    d6d2:	2200      	movs	r2, #0
    d6d4:	2101      	movs	r1, #1
{
    d6d6:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    d6d8:	2005      	movs	r0, #5
    d6da:	f000 fd6f 	bl	e1bc <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    d6de:	2005      	movs	r0, #5
    d6e0:	f000 fd4e 	bl	e180 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    d6e4:	480f      	ldr	r0, [pc, #60]	; (d724 <clk_init+0x54>)
    d6e6:	f001 fb0f 	bl	ed08 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    d6ea:	4b0f      	ldr	r3, [pc, #60]	; (d728 <clk_init+0x58>)
    d6ec:	4298      	cmp	r0, r3
    d6ee:	d115      	bne.n	d71c <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    d6f0:	f003 ffc1 	bl	11676 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    d6f4:	68e6      	ldr	r6, [r4, #12]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    d6f6:	490d      	ldr	r1, [pc, #52]	; (d72c <clk_init+0x5c>)
    d6f8:	4630      	mov	r0, r6
    d6fa:	f003 fbe2 	bl	10ec2 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    d6fe:	2800      	cmp	r0, #0
    d700:	db0b      	blt.n	d71a <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    d702:	2501      	movs	r5, #1
    d704:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    d706:	68e4      	ldr	r4, [r4, #12]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    d708:	4908      	ldr	r1, [pc, #32]	; (d72c <clk_init+0x5c>)
    d70a:	f104 001c 	add.w	r0, r4, #28
    d70e:	f003 fbd8 	bl	10ec2 <onoff_manager_init>
		if (err < 0) {
    d712:	2800      	cmp	r0, #0
    d714:	db01      	blt.n	d71a <clk_init+0x4a>
	}

	return 0;
    d716:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    d718:	64e5      	str	r5, [r4, #76]	; 0x4c
}
    d71a:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    d71c:	f06f 0004 	mvn.w	r0, #4
    d720:	e7fb      	b.n	d71a <clk_init+0x4a>
    d722:	bf00      	nop
    d724:	0000d76d 	.word	0x0000d76d
    d728:	0bad0000 	.word	0x0bad0000
    d72c:	00011bcc 	.word	0x00011bcc

0000d730 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    d730:	b573      	push	{r0, r1, r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    d732:	230c      	movs	r3, #12
static void clkstarted_handle(const struct device *dev,
    d734:	4601      	mov	r1, r0
	sub_data->cb = NULL;
    d736:	2600      	movs	r6, #0
	clock_control_cb_t callback = sub_data->cb;
    d738:	434b      	muls	r3, r1
    d73a:	480a      	ldr	r0, [pc, #40]	; (d764 <clkstarted_handle.constprop.0+0x34>)
    d73c:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    d73e:	3340      	adds	r3, #64	; 0x40
	void *user_data = sub_data->user_data;
    d740:	e9d4 520e 	ldrd	r5, r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    d744:	4418      	add	r0, r3
	sub_data->cb = NULL;
    d746:	63a6      	str	r6, [r4, #56]	; 0x38
	void *user_data = sub_data->user_data;
    d748:	9201      	str	r2, [sp, #4]
	set_on_state(&sub_data->flags);
    d74a:	f003 fdec 	bl	11326 <set_on_state>
	if (callback) {
    d74e:	b135      	cbz	r5, d75e <clkstarted_handle.constprop.0+0x2e>
		callback(dev, (clock_control_subsys_t)type, user_data);
    d750:	462b      	mov	r3, r5
    d752:	9a01      	ldr	r2, [sp, #4]
    d754:	4804      	ldr	r0, [pc, #16]	; (d768 <clkstarted_handle.constprop.0+0x38>)
}
    d756:	b002      	add	sp, #8
    d758:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    d75c:	4718      	bx	r3
}
    d75e:	b002      	add	sp, #8
    d760:	bd70      	pop	{r4, r5, r6, pc}
    d762:	bf00      	nop
    d764:	20000230 	.word	0x20000230
    d768:	20000090 	.word	0x20000090

0000d76c <clock_event_handler>:
	switch (event) {
    d76c:	b110      	cbz	r0, d774 <clock_event_handler+0x8>
    d76e:	2801      	cmp	r0, #1
    d770:	d004      	beq.n	d77c <clock_event_handler+0x10>
    d772:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    d774:	4b03      	ldr	r3, [pc, #12]	; (d784 <clock_event_handler+0x18>)
    d776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d778:	075b      	lsls	r3, r3, #29
    d77a:	d101      	bne.n	d780 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    d77c:	f7ff bfd8 	b.w	d730 <clkstarted_handle.constprop.0>
}
    d780:	4770      	bx	lr
    d782:	bf00      	nop
    d784:	20000230 	.word	0x20000230

0000d788 <generic_hfclk_start>:
{
    d788:	b508      	push	{r3, lr}
    d78a:	f04f 0320 	mov.w	r3, #32
    d78e:	f3ef 8111 	mrs	r1, BASEPRI
    d792:	f383 8811 	msr	BASEPRI, r3
    d796:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    d79a:	4a12      	ldr	r2, [pc, #72]	; (d7e4 <generic_hfclk_start+0x5c>)
    d79c:	6813      	ldr	r3, [r2, #0]
    d79e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    d7a2:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    d7a6:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    d7a8:	d00c      	beq.n	d7c4 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    d7aa:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d7ae:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    d7b2:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    d7b6:	f013 0301 	ands.w	r3, r3, #1
    d7ba:	d003      	beq.n	d7c4 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    d7bc:	480a      	ldr	r0, [pc, #40]	; (d7e8 <generic_hfclk_start+0x60>)
    d7be:	f003 fdb2 	bl	11326 <set_on_state>
			already_started = true;
    d7c2:	2301      	movs	r3, #1
	__asm__ volatile(
    d7c4:	f381 8811 	msr	BASEPRI, r1
    d7c8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    d7cc:	b123      	cbz	r3, d7d8 <generic_hfclk_start+0x50>
}
    d7ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(DEVICE_GET(clock_nrf),
    d7d2:	2000      	movs	r0, #0
    d7d4:	f7ff bfac 	b.w	d730 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    d7d8:	2001      	movs	r0, #1
}
    d7da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    d7de:	f001 baa3 	b.w	ed28 <nrfx_clock_start>
    d7e2:	bf00      	nop
    d7e4:	20000280 	.word	0x20000280
    d7e8:	20000270 	.word	0x20000270

0000d7ec <generic_hfclk_stop>:
 * @return Previous value of @a target.
 */
#ifdef CONFIG_ATOMIC_OPERATIONS_BUILTIN
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    d7ec:	4b07      	ldr	r3, [pc, #28]	; (d80c <generic_hfclk_stop+0x20>)
    d7ee:	e8d3 2fef 	ldaex	r2, [r3]
    d7f2:	f022 0102 	bic.w	r1, r2, #2
    d7f6:	e8c3 1fe0 	stlex	r0, r1, [r3]
    d7fa:	2800      	cmp	r0, #0
    d7fc:	d1f7      	bne.n	d7ee <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    d7fe:	07d3      	lsls	r3, r2, #31
    d800:	d402      	bmi.n	d808 <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    d802:	2001      	movs	r0, #1
    d804:	f001 bac2 	b.w	ed8c <nrfx_clock_stop>
}
    d808:	4770      	bx	lr
    d80a:	bf00      	nop
    d80c:	20000280 	.word	0x20000280

0000d810 <api_blocking_start>:
{
    d810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    d812:	2200      	movs	r2, #0
    d814:	2301      	movs	r3, #1
    d816:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    d81a:	466b      	mov	r3, sp
    d81c:	4a08      	ldr	r2, [pc, #32]	; (d840 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    d81e:	f8cd d000 	str.w	sp, [sp]
    d822:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    d826:	f003 fdb8 	bl	1139a <api_start>
	if (err < 0) {
    d82a:	2800      	cmp	r0, #0
    d82c:	db05      	blt.n	d83a <api_blocking_start+0x2a>
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    d82e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    d832:	2300      	movs	r3, #0
    d834:	4668      	mov	r0, sp
    d836:	f002 f96f 	bl	fb18 <z_impl_k_sem_take>
}
    d83a:	b005      	add	sp, #20
    d83c:	f85d fb04 	ldr.w	pc, [sp], #4
    d840:	00011361 	.word	0x00011361

0000d844 <z_nrf_clock_control_lf_on>:
{
    d844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    d848:	2201      	movs	r2, #1
    d84a:	4606      	mov	r6, r0
    d84c:	4939      	ldr	r1, [pc, #228]	; (d934 <z_nrf_clock_control_lf_on+0xf0>)
    d84e:	e8d1 3fef 	ldaex	r3, [r1]
    d852:	e8c1 2fe0 	stlex	r0, r2, [r1]
    d856:	2800      	cmp	r0, #0
    d858:	d1f9      	bne.n	d84e <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    d85a:	b933      	cbnz	r3, d86a <z_nrf_clock_control_lf_on+0x26>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    d85c:	4936      	ldr	r1, [pc, #216]	; (d938 <z_nrf_clock_control_lf_on+0xf4>)
		err = onoff_request(mgr, &cli);
    d85e:	4837      	ldr	r0, [pc, #220]	; (d93c <z_nrf_clock_control_lf_on+0xf8>)
    d860:	604b      	str	r3, [r1, #4]
    d862:	60cb      	str	r3, [r1, #12]
    d864:	608a      	str	r2, [r1, #8]
    d866:	f003 fb3f 	bl	10ee8 <onoff_request>
	switch (start_mode) {
    d86a:	1e73      	subs	r3, r6, #1
    d86c:	2b01      	cmp	r3, #1
    d86e:	d832      	bhi.n	d8d6 <z_nrf_clock_control_lf_on+0x92>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    d870:	2e01      	cmp	r6, #1
    d872:	d107      	bne.n	d884 <z_nrf_clock_control_lf_on+0x40>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    d874:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d878:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    d87c:	f003 0303 	and.w	r3, r3, #3
    d880:	2b02      	cmp	r3, #2
    d882:	d028      	beq.n	d8d6 <z_nrf_clock_control_lf_on+0x92>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    d884:	f003 ffee 	bl	11864 <k_is_in_isr>
    d888:	4604      	mov	r4, r0
    d88a:	b918      	cbnz	r0, d894 <z_nrf_clock_control_lf_on+0x50>
	return !z_sys_post_kernel;
    d88c:	4b2c      	ldr	r3, [pc, #176]	; (d940 <z_nrf_clock_control_lf_on+0xfc>)
	int key = isr_mode ? irq_lock() : 0;
    d88e:	781b      	ldrb	r3, [r3, #0]
    d890:	2b00      	cmp	r3, #0
    d892:	d147      	bne.n	d924 <z_nrf_clock_control_lf_on+0xe0>
	__asm__ volatile(
    d894:	f04f 0320 	mov.w	r3, #32
    d898:	f3ef 8511 	mrs	r5, BASEPRI
    d89c:	f383 8811 	msr	BASEPRI, r3
    d8a0:	f3bf 8f6f 	isb	sy
    d8a4:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    d8a6:	4f27      	ldr	r7, [pc, #156]	; (d944 <z_nrf_clock_control_lf_on+0x100>)
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d8a8:	f8df 809c 	ldr.w	r8, [pc, #156]	; d948 <z_nrf_clock_control_lf_on+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d8ac:	f8df 909c 	ldr.w	r9, [pc, #156]	; d94c <z_nrf_clock_control_lf_on+0x108>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    d8b0:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d8b4:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    d8b8:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    d8bc:	03d2      	lsls	r2, r2, #15
    d8be:	d50c      	bpl.n	d8da <z_nrf_clock_control_lf_on+0x96>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    d8c0:	f003 0303 	and.w	r3, r3, #3
    d8c4:	2b02      	cmp	r3, #2
    d8c6:	d001      	beq.n	d8cc <z_nrf_clock_control_lf_on+0x88>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    d8c8:	2e01      	cmp	r6, #1
    d8ca:	d106      	bne.n	d8da <z_nrf_clock_control_lf_on+0x96>
	if (isr_mode) {
    d8cc:	b324      	cbz	r4, d918 <z_nrf_clock_control_lf_on+0xd4>
	__asm__ volatile(
    d8ce:	f385 8811 	msr	BASEPRI, r5
    d8d2:	f3bf 8f6f 	isb	sy
}
    d8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode) {
    d8da:	b1c4      	cbz	r4, d90e <z_nrf_clock_control_lf_on+0xca>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    d8dc:	4628      	mov	r0, r5
    d8de:	f000 fcd1 	bl	e284 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    d8e2:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d8e6:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    d8ea:	b2db      	uxtb	r3, r3
    d8ec:	2b01      	cmp	r3, #1
    d8ee:	d1df      	bne.n	d8b0 <z_nrf_clock_control_lf_on+0x6c>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    d8f0:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    d8f2:	2900      	cmp	r1, #0
    d8f4:	d0dc      	beq.n	d8b0 <z_nrf_clock_control_lf_on+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d8f6:	2100      	movs	r1, #0
    d8f8:	6039      	str	r1, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    d8fa:	6839      	ldr	r1, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    d8fc:	2102      	movs	r1, #2
    d8fe:	f8c2 1518 	str.w	r1, [r2, #1304]	; 0x518
    d902:	2220      	movs	r2, #32
    d904:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d908:	f8c9 3000 	str.w	r3, [r9]
}
    d90c:	e7d0      	b.n	d8b0 <z_nrf_clock_control_lf_on+0x6c>
	return z_impl_k_sleep(timeout);
    d90e:	2100      	movs	r1, #0
    d910:	2021      	movs	r0, #33	; 0x21
    d912:	f002 f8bb 	bl	fa8c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    d916:	e7e4      	b.n	d8e2 <z_nrf_clock_control_lf_on+0x9e>
    p_reg->INTENSET = mask;
    d918:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d91c:	2202      	movs	r2, #2
    d91e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    d922:	e7d8      	b.n	d8d6 <z_nrf_clock_control_lf_on+0x92>
    p_reg->INTENCLR = mask;
    d924:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d928:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    d92a:	4605      	mov	r5, r0
    d92c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    d930:	e7b9      	b.n	d8a6 <z_nrf_clock_control_lf_on+0x62>
    d932:	bf00      	nop
    d934:	20000284 	.word	0x20000284
    d938:	20000220 	.word	0x20000220
    d93c:	2000024c 	.word	0x2000024c
    d940:	20000825 	.word	0x20000825
    d944:	50005104 	.word	0x50005104
    d948:	e000e100 	.word	0xe000e100
    d94c:	50005008 	.word	0x50005008

0000d950 <handle_next_cycle_case>:
 * counter progresses during that time it means that 1 cycle elapsed and
 * interrupt is set pending.
 */
static void handle_next_cycle_case(uint32_t t)
{
	set_comparator(t + 2);
    d950:	1c82      	adds	r2, r0, #2

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    d952:	4b08      	ldr	r3, [pc, #32]	; (d974 <handle_next_cycle_case+0x24>)
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    d954:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    d958:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    d95c:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
	while (t != counter()) {
    d960:	4290      	cmp	r0, r2
    d962:	d100      	bne.n	d966 <handle_next_cycle_case+0x16>
		 * generated. Trigger interrupt.
		 */
		t = counter();
		set_comparator(t + 2);
	}
}
    d964:	4770      	bx	lr
    d966:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		set_comparator(t + 2);
    d96a:	1c82      	adds	r2, r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    d96c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    d970:	e7f2      	b.n	d958 <handle_next_cycle_case+0x8>
    d972:	bf00      	nop
    d974:	50015000 	.word	0x50015000

0000d978 <rtc_nrf_isr>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    d978:	2200      	movs	r2, #0
    d97a:	4b07      	ldr	r3, [pc, #28]	; (d998 <rtc_nrf_isr+0x20>)
    d97c:	601a      	str	r2, [r3, #0]
    d97e:	681b      	ldr	r3, [r3, #0]
{
	ARG_UNUSED(arg);
	event_clear();

	uint32_t t = get_comparator();
	uint32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
    d980:	4a06      	ldr	r2, [pc, #24]	; (d99c <rtc_nrf_isr+0x24>)
    return p_reg->CC[ch];
    d982:	4b07      	ldr	r3, [pc, #28]	; (d9a0 <rtc_nrf_isr+0x28>)
    d984:	f8d3 0540 	ldr.w	r0, [r3, #1344]	; 0x540
    d988:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    d98a:	1ac0      	subs	r0, r0, r3
    d98c:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    d990:	4403      	add	r3, r0
    d992:	6013      	str	r3, [r2, #0]
		 * so it won't get preempted by the interrupt.
		 */
		set_absolute_alarm(last_count + CYC_PER_TICK);
	}

	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : (dticks > 0));
    d994:	f002 ba64 	b.w	fe60 <z_clock_announce>
    d998:	50015140 	.word	0x50015140
    d99c:	20000288 	.word	0x20000288
    d9a0:	50015000 	.word	0x50015000

0000d9a4 <z_clock_driver_init>:
}

int z_clock_driver_init(const struct device *device)
{
    d9a4:	b538      	push	{r3, r4, r5, lr}
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    d9a6:	2400      	movs	r4, #0
    d9a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    d9ac:	4d0e      	ldr	r5, [pc, #56]	; (d9e8 <z_clock_driver_init+0x44>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    d9ae:	4b0f      	ldr	r3, [pc, #60]	; (d9ec <z_clock_driver_init+0x48>)
    p_reg->PRESCALER = val;
    d9b0:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    d9b4:	601c      	str	r4, [r3, #0]
    d9b6:	681b      	ldr	r3, [r3, #0]
    d9b8:	4b0d      	ldr	r3, [pc, #52]	; (d9f0 <z_clock_driver_init+0x4c>)
	nrf_rtc_prescaler_set(RTC, 0);
	event_clear();
	NVIC_ClearPendingIRQ(RTC_IRQn);
	int_enable();

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    d9ba:	2101      	movs	r1, #1
    d9bc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    p_reg->INTENSET = mask;
    d9c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    d9c4:	4622      	mov	r2, r4
    d9c6:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    d9ca:	2015      	movs	r0, #21
    d9cc:	f000 fbf6 	bl	e1bc <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    d9d0:	2015      	movs	r0, #21
    d9d2:	f000 fbd5 	bl	e180 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    d9d6:	2301      	movs	r3, #1
    d9d8:	4a06      	ldr	r2, [pc, #24]	; (d9f4 <z_clock_driver_init+0x50>)

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
	}

	z_nrf_clock_control_lf_on(mode);
    d9da:	2002      	movs	r0, #2
    d9dc:	6013      	str	r3, [r2, #0]
    d9de:	602b      	str	r3, [r5, #0]
    d9e0:	f7ff ff30 	bl	d844 <z_nrf_clock_control_lf_on>

	return 0;
}
    d9e4:	4620      	mov	r0, r4
    d9e6:	bd38      	pop	{r3, r4, r5, pc}
    d9e8:	50015000 	.word	0x50015000
    d9ec:	50015140 	.word	0x50015140
    d9f0:	e000e100 	.word	0xe000e100
    d9f4:	50015008 	.word	0x50015008

0000d9f8 <z_clock_set_timeout>:

void z_clock_set_timeout(int32_t ticks, bool idle)
{
    d9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    d9fa:	4b2e      	ldr	r3, [pc, #184]	; (dab4 <z_clock_set_timeout+0xbc>)
    d9fc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    da00:	bf08      	it	eq
    da02:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    da04:	3801      	subs	r0, #1
    da06:	2800      	cmp	r0, #0
    da08:	dd41      	ble.n	da8e <z_clock_set_timeout+0x96>
    da0a:	4298      	cmp	r0, r3
    da0c:	bfa8      	it	ge
    da0e:	4618      	movge	r0, r3
     return p_reg->COUNTER;
    da10:	4b29      	ldr	r3, [pc, #164]	; (dab8 <z_clock_set_timeout+0xc0>)

	uint32_t unannounced = counter_sub(counter(), last_count);
    da12:	492a      	ldr	r1, [pc, #168]	; (dabc <z_clock_set_timeout+0xc4>)
    da14:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
    da18:	6809      	ldr	r1, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    da1a:	2600      	movs	r6, #0
	return (a - b) & COUNTER_MAX;
    da1c:	1a52      	subs	r2, r2, r1
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
		ticks = 0;
    da1e:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    da22:	bf18      	it	ne
    da24:	2000      	movne	r0, #0
	return (a - b) & COUNTER_MAX;
    da26:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    da2a:	3401      	adds	r4, #1
    da2c:	4420      	add	r0, r4
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
    da2e:	4c21      	ldr	r4, [pc, #132]	; (dab4 <z_clock_set_timeout+0xbc>)
    da30:	4d23      	ldr	r5, [pc, #140]	; (dac0 <z_clock_set_timeout+0xc8>)
    da32:	42a0      	cmp	r0, r4
    da34:	bf94      	ite	ls
    da36:	180c      	addls	r4, r1, r0
    da38:	190c      	addhi	r4, r1, r4
    p_reg->INTENCLR = mask;
    da3a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    da3e:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
     return p_reg->COUNTER;
    da42:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
    return p_reg->CC[ch];
    da46:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    da4a:	602e      	str	r6, [r5, #0]
    da4c:	682f      	ldr	r7, [r5, #0]
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    da4e:	f021 477f 	bic.w	r7, r1, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    da52:	f8c3 7540 	str.w	r7, [r3, #1344]	; 0x540
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    da56:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	return (a - b) & COUNTER_MAX;
    da5a:	1a53      	subs	r3, r2, r1
    da5c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	if (counter_sub(prev_val, now) == 1) {
    da60:	2b01      	cmp	r3, #1
    da62:	d104      	bne.n	da6e <z_clock_set_timeout+0x76>
	z_impl_k_busy_wait(usec_to_wait);
    da64:	200f      	movs	r0, #15
    da66:	f003 ff03 	bl	11870 <z_impl_k_busy_wait>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    da6a:	602e      	str	r6, [r5, #0]
    da6c:	682b      	ldr	r3, [r5, #0]
    da6e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    da72:	4b14      	ldr	r3, [pc, #80]	; (dac4 <z_clock_set_timeout+0xcc>)
    da74:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     return p_reg->COUNTER;
    da78:	4b0f      	ldr	r3, [pc, #60]	; (dab8 <z_clock_set_timeout+0xc0>)
    da7a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    da7e:	1a22      	subs	r2, r4, r0
    da80:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	if (diff == 1) {
    da84:	2a01      	cmp	r2, #1
    da86:	d104      	bne.n	da92 <z_clock_set_timeout+0x9a>
		handle_next_cycle_case(t);
    da88:	f7ff ff62 	bl	d950 <handle_next_cycle_case>
    da8c:	e00b      	b.n	daa6 <z_clock_set_timeout+0xae>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    da8e:	2000      	movs	r0, #0
    da90:	e7be      	b.n	da10 <z_clock_set_timeout+0x18>
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
    da92:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    da96:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
     return p_reg->COUNTER;
    da9a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    da9e:	1a24      	subs	r4, r4, r0
    daa0:	3c02      	subs	r4, #2
	if (diff > MAX_CYCLES) {
    daa2:	0223      	lsls	r3, r4, #8
    daa4:	d4f0      	bmi.n	da88 <z_clock_set_timeout+0x90>
    p_reg->INTENSET = mask;
    daa6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    daaa:	4b03      	ldr	r3, [pc, #12]	; (dab8 <z_clock_set_timeout+0xc0>)
    daac:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	set_protected_absolute_alarm(cyc);
}
    dab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dab2:	bf00      	nop
    dab4:	007fffff 	.word	0x007fffff
    dab8:	50015000 	.word	0x50015000
    dabc:	20000288 	.word	0x20000288
    dac0:	50015140 	.word	0x50015140
    dac4:	e000e100 	.word	0xe000e100

0000dac8 <z_clock_elapsed>:
	__asm__ volatile(
    dac8:	f04f 0220 	mov.w	r2, #32
    dacc:	f3ef 8311 	mrs	r3, BASEPRI
    dad0:	f382 8811 	msr	BASEPRI, r2
    dad4:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
    dad8:	4a06      	ldr	r2, [pc, #24]	; (daf4 <z_clock_elapsed+0x2c>)
    dada:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	uint32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
    dade:	4a06      	ldr	r2, [pc, #24]	; (daf8 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
    dae0:	6812      	ldr	r2, [r2, #0]
    dae2:	1a80      	subs	r0, r0, r2
    dae4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
    dae8:	f383 8811 	msr	BASEPRI, r3
    daec:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
    daf0:	4770      	bx	lr
    daf2:	bf00      	nop
    daf4:	50015000 	.word	0x50015000
    daf8:	20000288 	.word	0x20000288

0000dafc <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, uint32_t perm)
{
    dafc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    dafe:	2800      	cmp	r0, #0
{
    db00:	461c      	mov	r4, r3

	for (size_t i = start; i < end; i++) {
    db02:	460d      	mov	r5, r1
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    db04:	bf14      	ite	ne
    db06:	f44f 5300 	movne.w	r3, #8192	; 0x2000
    db0a:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
	for (size_t i = start; i < end; i++) {
    db0e:	4e20      	ldr	r6, [pc, #128]	; (db90 <config_regions+0x94>)
    db10:	4295      	cmp	r5, r2
    db12:	d332      	bcc.n	db7a <config_regions+0x7e>
		} else {
			NRF_SPU->FLASHREGION[i].PERM = perm;
		}
	}

	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
    db14:	fb02 f003 	mul.w	r0, r2, r3
    db18:	3a01      	subs	r2, #1
    db1a:	434b      	muls	r3, r1
    db1c:	9000      	str	r0, [sp, #0]
    db1e:	481d      	ldr	r0, [pc, #116]	; (db94 <config_regions+0x98>)
    db20:	f003 f972 	bl	10e08 <printk>
				region_size * start, region_size * end);
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
    db24:	4b1c      	ldr	r3, [pc, #112]	; (db98 <config_regions+0x9c>)
    db26:	f014 0f10 	tst.w	r4, #16
    db2a:	491c      	ldr	r1, [pc, #112]	; (db9c <config_regions+0xa0>)
    db2c:	481c      	ldr	r0, [pc, #112]	; (dba0 <config_regions+0xa4>)
    db2e:	bf08      	it	eq
    db30:	4619      	moveq	r1, r3
    db32:	f003 f969 	bl	10e08 <printk>
								"Non-Secure\t");
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
    db36:	f014 0f04 	tst.w	r4, #4
    db3a:	bf14      	ite	ne
    db3c:	2172      	movne	r1, #114	; 0x72
    db3e:	212d      	moveq	r1, #45	; 0x2d
    db40:	4818      	ldr	r0, [pc, #96]	; (dba4 <config_regions+0xa8>)
    db42:	f003 f961 	bl	10e08 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
    db46:	f014 0f02 	tst.w	r4, #2
    db4a:	bf14      	ite	ne
    db4c:	2177      	movne	r1, #119	; 0x77
    db4e:	212d      	moveq	r1, #45	; 0x2d
    db50:	4814      	ldr	r0, [pc, #80]	; (dba4 <config_regions+0xa8>)
    db52:	f003 f959 	bl	10e08 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
    db56:	f014 0f01 	tst.w	r4, #1
    db5a:	bf0c      	ite	eq
    db5c:	212d      	moveq	r1, #45	; 0x2d
    db5e:	2178      	movne	r1, #120	; 0x78
    db60:	4810      	ldr	r0, [pc, #64]	; (dba4 <config_regions+0xa8>)
    db62:	f003 f951 	bl	10e08 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
    db66:	216c      	movs	r1, #108	; 0x6c
    db68:	480e      	ldr	r0, [pc, #56]	; (dba4 <config_regions+0xa8>)
    db6a:	f003 f94d 	bl	10e08 <printk>
	PRINT("\n");
    db6e:	480e      	ldr	r0, [pc, #56]	; (dba8 <config_regions+0xac>)
}
    db70:	b003      	add	sp, #12
    db72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
    db76:	f003 b947 	b.w	10e08 <printk>
		if (ram) {
    db7a:	b128      	cbz	r0, db88 <config_regions+0x8c>
			NRF_SPU->RAMREGION[i].PERM = perm;
    db7c:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
			NRF_SPU->FLASHREGION[i].PERM = perm;
    db80:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
    db84:	3501      	adds	r5, #1
    db86:	e7c3      	b.n	db10 <config_regions+0x14>
			NRF_SPU->FLASHREGION[i].PERM = perm;
    db88:	f505 77c0 	add.w	r7, r5, #384	; 0x180
    db8c:	e7f8      	b.n	db80 <config_regions+0x84>
    db8e:	bf00      	nop
    db90:	50003000 	.word	0x50003000
    db94:	00011e6b 	.word	0x00011e6b
    db98:	00011e5f 	.word	0x00011e5f
    db9c:	00011e56 	.word	0x00011e56
    dba0:	00011fea 	.word	0x00011fea
    dba4:	00011e85 	.word	0x00011e85
    dba8:	000121c0 	.word	0x000121c0

0000dbac <spm_config_peripheral.constprop.0>:
		     SPU_PERIPHID_PERM_SECUREMAPPING_Split;

	return present && (usel || split);
}

static int spm_config_peripheral(uint8_t id, bool dma_present)
    dbac:	b508      	push	{r3, lr}
	 * Assign DMA capabilities and lock down the attribution.
	 *
	 * Note: the function assumes that the peripheral ID matches
	 * the IRQ line.
	 */
	NVIC_DisableIRQ(id);
    dbae:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    dbb0:	2b00      	cmp	r3, #0
    dbb2:	db0c      	blt.n	dbce <spm_config_peripheral.constprop.0+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dbb4:	2201      	movs	r2, #1
    dbb6:	f000 011f 	and.w	r1, r0, #31
    dbba:	408a      	lsls	r2, r1
    dbbc:	095b      	lsrs	r3, r3, #5
    dbbe:	4910      	ldr	r1, [pc, #64]	; (dc00 <spm_config_peripheral.constprop.0+0x54>)
    dbc0:	3320      	adds	r3, #32
    dbc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    dbc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dbca:	f3bf 8f6f 	isb	sy
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    dbce:	0083      	lsls	r3, r0, #2
    dbd0:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    dbd4:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    dbd8:	2831      	cmp	r0, #49	; 0x31
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    dbda:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    dbde:	d006      	beq.n	dbee <spm_config_peripheral.constprop.0+0x42>
	return present && (usel || split);
    dbe0:	2a00      	cmp	r2, #0
    dbe2:	da07      	bge.n	dbf4 <spm_config_peripheral.constprop.0+0x48>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    dbe4:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
    dbe8:	3a02      	subs	r2, #2
    dbea:	2a01      	cmp	r2, #1
    dbec:	d802      	bhi.n	dbf4 <spm_config_peripheral.constprop.0+0x48>

	if (usel_or_split(id)) {
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    dbee:	4a05      	ldr	r2, [pc, #20]	; (dc04 <spm_config_peripheral.constprop.0+0x58>)
    dbf0:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	}

	/* Even for non-present peripherals we force IRQs to be routed
	 * to Non-Secure state.
	 */
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    dbf4:	2101      	movs	r1, #1
    dbf6:	f003 fc40 	bl	1147a <irq_target_state_set>
	return 0;
}
    dbfa:	2000      	movs	r0, #0
    dbfc:	bd08      	pop	{r3, pc}
    dbfe:	bf00      	nop
    dc00:	e000e100 	.word	0xe000e100
    dc04:	80000100 	.word	0x80000100

0000dc08 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
    dc08:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	uint32_t *vtor_ns = (uint32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    dc0a:	f44f 34c1 	mov.w	r4, #98816	; 0x18200
{
    dc0e:	b085      	sub	sp, #20
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    dc10:	4d2e      	ldr	r5, [pc, #184]	; (dccc <spm_jump+0xc4>)
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    dc12:	f44f 31c1 	mov.w	r1, #98816	; 0x18200
    dc16:	482e      	ldr	r0, [pc, #184]	; (dcd0 <spm_jump+0xc8>)
    dc18:	f003 f8f6 	bl	10e08 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    dc1c:	6821      	ldr	r1, [r4, #0]
    dc1e:	482d      	ldr	r0, [pc, #180]	; (dcd4 <spm_jump+0xcc>)
    dc20:	f003 f8f2 	bl	10e08 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    dc24:	6829      	ldr	r1, [r5, #0]
    dc26:	482c      	ldr	r0, [pc, #176]	; (dcd8 <spm_jump+0xd0>)
    dc28:	f003 f8ee 	bl	10e08 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    dc2c:	2210      	movs	r2, #16
    dc2e:	2100      	movs	r1, #0
    dc30:	4668      	mov	r0, sp
    dc32:	f003 fced 	bl	11610 <memset>
		.vtor_ns = (uint32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
    dc36:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
    dc38:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    dc3a:	9300      	str	r3, [sp, #0]
    dc3c:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
    dc3e:	f000 fec1 	bl	e9c4 <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
    dc42:	2001      	movs	r0, #1
    dc44:	f000 feee 	bl	ea24 <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
    dc48:	2000      	movs	r0, #0
    dc4a:	f000 fed7 	bl	e9fc <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
    dc4e:	2000      	movs	r0, #0
    dc50:	f000 fefc 	bl	ea4c <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
    dc54:	2101      	movs	r1, #1
    dc56:	2000      	movs	r0, #0
    dc58:	f000 ff16 	bl	ea88 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
    dc5c:	f000 ff0a 	bl	ea74 <tz_nonsecure_fpu_access_enable>

	spm_configure_ns(&spm_ns_conf);

	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    dc60:	682c      	ldr	r4, [r5, #0]

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    dc62:	481e      	ldr	r0, [pc, #120]	; (dcdc <spm_jump+0xd4>)
    dc64:	f003 f8d0 	bl	10e08 <printk>
		/* Note: Move UARTE0 before jumping, if it is
		 * to be used on the Non-Secure domain.
		 */

		/* Configure UARTE0 as non-secure */
		spm_config_peripheral(
    dc68:	2008      	movs	r0, #8
    dc6a:	f7ff ff9f 	bl	dbac <spm_config_peripheral.constprop.0>
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    dc6e:	f024 0401 	bic.w	r4, r4, #1
  __ASM volatile ("dsb 0xF":::"memory");
    dc72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dc76:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
    dc7a:	0864      	lsrs	r4, r4, #1
    dc7c:	0064      	lsls	r4, r4, #1
    dc7e:	4620      	mov	r0, r4
    dc80:	4621      	mov	r1, r4
    dc82:	4622      	mov	r2, r4
    dc84:	4623      	mov	r3, r4
    dc86:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    dc8a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    dc8e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    dc92:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    dc96:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    dc9a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    dc9e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    dca2:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    dca6:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    dcaa:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    dcae:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    dcb2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    dcb6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    dcba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    dcbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    dcc2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    dcc6:	f7fe fd33 	bl	c730 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    dcca:	bf00      	nop
    dccc:	00018204 	.word	0x00018204
    dcd0:	00011e88 	.word	0x00011e88
    dcd4:	00011e9f 	.word	0x00011e9f
    dcd8:	00011eb4 	.word	0x00011eb4
    dcdc:	00011ed2 	.word	0x00011ed2

0000dce0 <spm_config>:
		      (uint32_t)reset_ns);
	}
}

void spm_config(void)
{
    dce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
    dce4:	483b      	ldr	r0, [pc, #236]	; (ddd4 <spm_config+0xf4>)
    dce6:	f003 f88f 	bl	10e08 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
    dcea:	2100      	movs	r1, #0
    dcec:	f240 1317 	movw	r3, #279	; 0x117
    dcf0:	4608      	mov	r0, r1
    dcf2:	2203      	movs	r2, #3
    dcf4:	f7ff ff02 	bl	dafc <config_regions>
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
    dcf8:	f240 1307 	movw	r3, #263	; 0x107
    dcfc:	2220      	movs	r2, #32
    dcfe:	2103      	movs	r1, #3
    dd00:	2000      	movs	r0, #0
    dd02:	f7ff fefb 	bl	dafc <config_regions>
	PRINT("\n");
    dd06:	4834      	ldr	r0, [pc, #208]	; (ddd8 <spm_config+0xf8>)
    dd08:	f003 f87e 	bl	10e08 <printk>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    dd0c:	4b33      	ldr	r3, [pc, #204]	; (dddc <spm_config+0xfc>)
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    dd0e:	4a34      	ldr	r2, [pc, #208]	; (dde0 <spm_config+0x100>)
    dd10:	f3c3 31c4 	ubfx	r1, r3, #15, #5
    dd14:	f3c3 030e 	ubfx	r3, r3, #0, #15
    dd18:	f5c3 4300 	rsb	r3, r3, #32768	; 0x8000
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    dd1c:	f3c3 1343 	ubfx	r3, r3, #5, #4
    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    dd20:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    dd24:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    dd28:	f8d2 1500 	ldr.w	r1, [r2, #1280]	; 0x500
    dd2c:	f8d2 2504 	ldr.w	r2, [r2, #1284]	; 0x504
    dd30:	482c      	ldr	r0, [pc, #176]	; (dde4 <spm_config+0x104>)
    dd32:	0152      	lsls	r2, r2, #5
    dd34:	f003 f868 	bl	10e08 <printk>
	PRINT("\n");
    dd38:	4827      	ldr	r0, [pc, #156]	; (ddd8 <spm_config+0xf8>)
    dd3a:	f003 f865 	bl	10e08 <printk>
	int err = spm_secure_services_init();
    dd3e:	f003 fb4a 	bl	113d6 <spm_secure_services_init>
	if (err != 0) {
    dd42:	4601      	mov	r1, r0
    dd44:	b110      	cbz	r0, dd4c <spm_config+0x6c>
		PRINT("Could not initialize secure services (err %d).\n", err);
    dd46:	4828      	ldr	r0, [pc, #160]	; (dde8 <spm_config+0x108>)
    dd48:	f003 f85e 	bl	10e08 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    dd4c:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    dd4e:	4827      	ldr	r0, [pc, #156]	; (ddec <spm_config+0x10c>)
    dd50:	f003 f85a 	bl	10e08 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
    dd54:	f240 1317 	movw	r3, #279	; 0x117
    dd58:	2208      	movs	r2, #8
    dd5a:	2100      	movs	r1, #0
    dd5c:	2001      	movs	r0, #1
    dd5e:	f7ff fecd 	bl	dafc <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
    dd62:	4d1f      	ldr	r5, [pc, #124]	; (dde0 <spm_config+0x100>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
    dd64:	f240 1307 	movw	r3, #263	; 0x107
    dd68:	2220      	movs	r2, #32
    dd6a:	2108      	movs	r1, #8
    dd6c:	2001      	movs	r0, #1
    dd6e:	f7ff fec5 	bl	dafc <config_regions>
	PRINT("\n");
    dd72:	4819      	ldr	r0, [pc, #100]	; (ddd8 <spm_config+0xf8>)
    dd74:	f003 f848 	bl	10e08 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    dd78:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    dd7c:	481c      	ldr	r0, [pc, #112]	; (ddf0 <spm_config+0x110>)
    dd7e:	f003 f843 	bl	10e08 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    dd82:	4f1c      	ldr	r7, [pc, #112]	; (ddf4 <spm_config+0x114>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    dd84:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    dd88:	f8df 807c 	ldr.w	r8, [pc, #124]	; de08 <spm_config+0x128>
    dd8c:	4d1a      	ldr	r5, [pc, #104]	; (ddf8 <spm_config+0x118>)
    dd8e:	f8df 907c 	ldr.w	r9, [pc, #124]	; de0c <spm_config+0x12c>
    dd92:	796e      	ldrb	r6, [r5, #5]
    dd94:	4621      	mov	r1, r4
    dd96:	2e00      	cmp	r6, #0
    dd98:	bf14      	ite	ne
    dd9a:	463b      	movne	r3, r7
    dd9c:	4643      	moveq	r3, r8
    dd9e:	4648      	mov	r0, r9
    dda0:	682a      	ldr	r2, [r5, #0]
    dda2:	f003 f831 	bl	10e08 <printk>
		if (!periph[i].nonsecure) {
    dda6:	b966      	cbnz	r6, ddc2 <spm_config+0xe2>
			PRINT("\tSKIP\n");
    dda8:	4814      	ldr	r0, [pc, #80]	; (ddfc <spm_config+0x11c>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    ddaa:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    ddac:	f003 f82c 	bl	10e08 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    ddb0:	2c1a      	cmp	r4, #26
    ddb2:	f105 0508 	add.w	r5, r5, #8
    ddb6:	d1ec      	bne.n	dd92 <spm_config+0xb2>
	PRINT("\n");
    ddb8:	4807      	ldr	r0, [pc, #28]	; (ddd8 <spm_config+0xf8>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    ddba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    ddbe:	f003 b823 	b.w	10e08 <printk>
		err = spm_config_peripheral(periph[i].id, false);
    ddc2:	7928      	ldrb	r0, [r5, #4]
    ddc4:	f7ff fef2 	bl	dbac <spm_config_peripheral.constprop.0>
		if (err) {
    ddc8:	b108      	cbz	r0, ddce <spm_config+0xee>
			PRINT("\tERROR\n");
    ddca:	480d      	ldr	r0, [pc, #52]	; (de00 <spm_config+0x120>)
    ddcc:	e7ed      	b.n	ddaa <spm_config+0xca>
			PRINT("\tOK\n");
    ddce:	480d      	ldr	r0, [pc, #52]	; (de04 <spm_config+0x124>)
    ddd0:	e7eb      	b.n	ddaa <spm_config+0xca>
    ddd2:	bf00      	nop
    ddd4:	00011f08 	.word	0x00011f08
    ddd8:	000121c0 	.word	0x000121c0
    dddc:	00017fe0 	.word	0x00017fe0
    dde0:	50003000 	.word	0x50003000
    dde4:	00011f2c 	.word	0x00011f2c
    dde8:	00011f72 	.word	0x00011f72
    ddec:	00011fa2 	.word	0x00011fa2
    ddf0:	00011fc4 	.word	0x00011fc4
    ddf4:	00011efd 	.word	0x00011efd
    ddf8:	00011bd8 	.word	0x00011bd8
    ddfc:	00011fed 	.word	0x00011fed
    de00:	00011ff4 	.word	0x00011ff4
    de04:	00011ffc 	.word	0x00011ffc
    de08:	00011e63 	.word	0x00011e63
    de0c:	00011fe0 	.word	0x00011fe0

0000de10 <__acle_se_spm_request_read_nse>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read_nse(void *destination, uint32_t addr, size_t len)
{
    de10:	b510      	push	{r4, lr}
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    de12:	2800      	cmp	r0, #0
    de14:	d050      	beq.n	deb8 <__acle_se_spm_request_read_nse+0xa8>
    de16:	2a00      	cmp	r2, #0
    de18:	d04e      	beq.n	deb8 <__acle_se_spm_request_read_nse+0xa8>

	for (size_t i = 0; i < ARRAY_SIZE(ranges); i++) {
		uint32_t start = ranges[i].start;
		uint32_t size = ranges[i].size;

		if (addr >= start && addr + len <= start + size) {
    de1a:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
    de1e:	d348      	bcc.n	deb2 <__acle_se_spm_request_read_nse+0xa2>
    de20:	1853      	adds	r3, r2, r1
    de22:	f5b3 4f42 	cmp.w	r3, #49664	; 0xc200
    de26:	d906      	bls.n	de36 <__acle_se_spm_request_read_nse+0x26>
    de28:	4c25      	ldr	r4, [pc, #148]	; (dec0 <__acle_se_spm_request_read_nse+0xb0>)
    de2a:	42a1      	cmp	r1, r4
    de2c:	d93b      	bls.n	dea6 <__acle_se_spm_request_read_nse+0x96>
    de2e:	f604 241d 	addw	r4, r4, #2589	; 0xa1d
    de32:	42a3      	cmp	r3, r4
    de34:	d83a      	bhi.n	deac <__acle_se_spm_request_read_nse+0x9c>
			memcpy(destination, (const void *)addr, len);
    de36:	f003 fbc0 	bl	115ba <memcpy>
			return 0;
    de3a:	2000      	movs	r0, #0
		}
	}

	return -EPERM;
}
    de3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    de40:	4671      	mov	r1, lr
    de42:	4672      	mov	r2, lr
    de44:	4673      	mov	r3, lr
    de46:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    de4a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    de4e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    de52:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    de56:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    de5a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    de5e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    de62:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    de66:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    de6a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    de6e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    de72:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    de76:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    de7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    de7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    de82:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    de86:	f38e 8c00 	msr	CPSR_fs, lr
    de8a:	b410      	push	{r4}
    de8c:	eef1 ca10 	vmrs	ip, fpscr
    de90:	f64f 7460 	movw	r4, #65376	; 0xff60
    de94:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    de98:	ea0c 0c04 	and.w	ip, ip, r4
    de9c:	eee1 ca10 	vmsr	fpscr, ip
    dea0:	bc10      	pop	{r4}
    dea2:	46f4      	mov	ip, lr
    dea4:	4774      	bxns	lr
		if (addr >= start && addr + len <= start + size) {
    dea6:	4c07      	ldr	r4, [pc, #28]	; (dec4 <__acle_se_spm_request_read_nse+0xb4>)
    dea8:	42a1      	cmp	r1, r4
    deaa:	d902      	bls.n	deb2 <__acle_se_spm_request_read_nse+0xa2>
    deac:	4c06      	ldr	r4, [pc, #24]	; (dec8 <__acle_se_spm_request_read_nse+0xb8>)
    deae:	42a3      	cmp	r3, r4
    deb0:	d9c1      	bls.n	de36 <__acle_se_spm_request_read_nse+0x26>
	return -EPERM;
    deb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    deb6:	e7c1      	b.n	de3c <__acle_se_spm_request_read_nse+0x2c>
		return -EINVAL;
    deb8:	f06f 0015 	mvn.w	r0, #21
    debc:	e7be      	b.n	de3c <__acle_se_spm_request_read_nse+0x2c>
    debe:	bf00      	nop
    dec0:	00ff0203 	.word	0x00ff0203
    dec4:	00ff012f 	.word	0x00ff012f
    dec8:	00ff0138 	.word	0x00ff0138

0000decc <__acle_se_spm_firmware_info_nse>:


#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info_nse(uint32_t fw_address, struct fw_info *info)
{
    decc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ded0:	4681      	mov	r9, r0
	const struct fw_info *tmp_info;

	if (info == NULL) {
    ded2:	460e      	mov	r6, r1
{
    ded4:	b085      	sub	sp, #20
	if (info == NULL) {
    ded6:	2900      	cmp	r1, #0
    ded8:	d054      	beq.n	df84 <__acle_se_spm_firmware_info_nse+0xb8>
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    deda:	f04f 0800 	mov.w	r8, #0
    dede:	f8df b0b8 	ldr.w	fp, [pc, #184]	; df98 <__acle_se_spm_firmware_info_nse+0xcc>
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    dee2:	f8df a0b8 	ldr.w	sl, [pc, #184]	; df9c <__acle_se_spm_firmware_info_nse+0xd0>
    dee6:	af01      	add	r7, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
    dee8:	f85b 5b04 	ldr.w	r5, [fp], #4
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    deec:	e89a 0007 	ldmia.w	sl, {r0, r1, r2}
		finfo = fw_info_check(firmware_address +
    def0:	444d      	add	r5, r9
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    def2:	e887 0007 	stmia.w	r7, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
    def6:	220c      	movs	r2, #12
    def8:	4639      	mov	r1, r7
    defa:	4628      	mov	r0, r5
    defc:	f003 fb36 	bl	1156c <memcmp>
    df00:	4604      	mov	r4, r0
    df02:	b908      	cbnz	r0, df08 <__acle_se_spm_firmware_info_nse+0x3c>
		if (finfo) {
    df04:	2d00      	cmp	r5, #0
    df06:	d140      	bne.n	df8a <__acle_se_spm_firmware_info_nse+0xbe>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    df08:	f108 0801 	add.w	r8, r8, #1
    df0c:	f1b8 0f05 	cmp.w	r8, #5
    df10:	d1ea      	bne.n	dee8 <__acle_se_spm_firmware_info_nse+0x1c>
	if (tmp_info != NULL) {
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
    df12:	f06f 040d 	mvn.w	r4, #13
}
    df16:	4620      	mov	r0, r4
    df18:	b005      	add	sp, #20
    df1a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
    df1e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
    df22:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
    df26:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    df2a:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
    df2e:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
    df32:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
    df36:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
    df3a:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
    df3e:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
    df42:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
    df46:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
    df4a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
    df4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    df52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    df56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    df5a:	4671      	mov	r1, lr
    df5c:	4672      	mov	r2, lr
    df5e:	4673      	mov	r3, lr
    df60:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    df64:	f38e 8c00 	msr	CPSR_fs, lr
    df68:	b410      	push	{r4}
    df6a:	eef1 ca10 	vmrs	ip, fpscr
    df6e:	f64f 7460 	movw	r4, #65376	; 0xff60
    df72:	f6c0 74ff 	movt	r4, #4095	; 0xfff
    df76:	ea0c 0c04 	and.w	ip, ip, r4
    df7a:	eee1 ca10 	vmsr	fpscr, ip
    df7e:	bc10      	pop	{r4}
    df80:	46f4      	mov	ip, lr
    df82:	4774      	bxns	lr
		return -EINVAL;
    df84:	f06f 0415 	mvn.w	r4, #21
    df88:	e7c5      	b.n	df16 <__acle_se_spm_firmware_info_nse+0x4a>
		memcpy(info, tmp_info, sizeof(*tmp_info));
    df8a:	223c      	movs	r2, #60	; 0x3c
    df8c:	4629      	mov	r1, r5
    df8e:	4630      	mov	r0, r6
    df90:	f003 fb13 	bl	115ba <memcpy>
		return 0;
    df94:	e7bf      	b.n	df16 <__acle_se_spm_firmware_info_nse+0x4a>
    df96:	bf00      	nop
    df98:	00011ca8 	.word	0x00011ca8
    df9c:	00011b70 	.word	0x00011b70

0000dfa0 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    dfa0:	4801      	ldr	r0, [pc, #4]	; (dfa8 <nrf_cc3xx_platform_abort_init+0x8>)
    dfa2:	f002 b9f7 	b.w	10394 <nrf_cc3xx_platform_set_abort>
    dfa6:	bf00      	nop
    dfa8:	00011cbc 	.word	0x00011cbc

0000dfac <mutex_unlock_platform>:
}


/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    dfac:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    dfae:	b130      	cbz	r0, dfbe <mutex_unlock_platform+0x12>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    /* Ensure that the mutex has been initialized */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    dfb0:	6843      	ldr	r3, [r0, #4]
    dfb2:	b13b      	cbz	r3, dfc4 <mutex_unlock_platform+0x18>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    }

    p_mutex = (struct k_mutex *)mutex->mutex;
    dfb4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    dfb6:	f001 f9b9 	bl	f32c <z_impl_k_mutex_unlock>

    k_mutex_unlock(p_mutex);
    return NRF_CC3XX_PLATFORM_SUCCESS;
    dfba:	2000      	movs	r0, #0
}
    dfbc:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    dfbe:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    dfc2:	e7fb      	b.n	dfbc <mutex_unlock_platform+0x10>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    dfc4:	4800      	ldr	r0, [pc, #0]	; (dfc8 <mutex_unlock_platform+0x1c>)
    dfc6:	e7f9      	b.n	dfbc <mutex_unlock_platform+0x10>
    dfc8:	ffff8fea 	.word	0xffff8fea

0000dfcc <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    dfcc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    dfce:	4604      	mov	r4, r0
    dfd0:	b918      	cbnz	r0, dfda <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    dfd2:	4b0b      	ldr	r3, [pc, #44]	; (e000 <mutex_free_platform+0x34>)
    dfd4:	480b      	ldr	r0, [pc, #44]	; (e004 <mutex_free_platform+0x38>)
    dfd6:	685b      	ldr	r3, [r3, #4]
    dfd8:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    dfda:	6861      	ldr	r1, [r4, #4]
    dfdc:	b159      	cbz	r1, dff6 <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    dfde:	f011 0102 	ands.w	r1, r1, #2
    dfe2:	6820      	ldr	r0, [r4, #0]
    dfe4:	d008      	beq.n	dff8 <mutex_free_platform+0x2c>
        k_mem_slab_free(&mutex_slab, mutex->mutex);
    dfe6:	4601      	mov	r1, r0
    dfe8:	4807      	ldr	r0, [pc, #28]	; (e008 <mutex_free_platform+0x3c>)
    dfea:	f001 f8fd 	bl	f1e8 <k_mem_slab_free>
        mutex->mutex = NULL;
    dfee:	2300      	movs	r3, #0
    dff0:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    dff2:	2300      	movs	r3, #0
    dff4:	6063      	str	r3, [r4, #4]
}
    dff6:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    dff8:	2214      	movs	r2, #20
    dffa:	f003 fb09 	bl	11610 <memset>
    dffe:	e7f8      	b.n	dff2 <mutex_free_platform+0x26>
    e000:	20000044 	.word	0x20000044
    e004:	000120fd 	.word	0x000120fd
    e008:	2000028c 	.word	0x2000028c

0000e00c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e00c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    e00e:	4604      	mov	r4, r0
    e010:	b918      	cbnz	r0, e01a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    e012:	4b14      	ldr	r3, [pc, #80]	; (e064 <mutex_init_platform+0x58>)
    e014:	4814      	ldr	r0, [pc, #80]	; (e068 <mutex_init_platform+0x5c>)
    e016:	685b      	ldr	r3, [r3, #4]
    e018:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    e01a:	6863      	ldr	r3, [r4, #4]
    e01c:	b9cb      	cbnz	r3, e052 <mutex_init_platform+0x46>
    e01e:	6823      	ldr	r3, [r4, #0]
    e020:	b9bb      	cbnz	r3, e052 <mutex_init_platform+0x46>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    e022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    e026:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    e02a:	4621      	mov	r1, r4
    e02c:	480f      	ldr	r0, [pc, #60]	; (e06c <mutex_init_platform+0x60>)
    e02e:	f001 f8a9 	bl	f184 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    e032:	b908      	cbnz	r0, e038 <mutex_init_platform+0x2c>
    e034:	6823      	ldr	r3, [r4, #0]
    e036:	b91b      	cbnz	r3, e040 <mutex_init_platform+0x34>
            platform_abort_apis.abort_fn(
    e038:	4b0a      	ldr	r3, [pc, #40]	; (e064 <mutex_init_platform+0x58>)
    e03a:	480d      	ldr	r0, [pc, #52]	; (e070 <mutex_init_platform+0x64>)
    e03c:	685b      	ldr	r3, [r3, #4]
    e03e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    e040:	2214      	movs	r2, #20
    e042:	2100      	movs	r1, #0
    e044:	6820      	ldr	r0, [r4, #0]
    e046:	f003 fae3 	bl	11610 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    e04a:	6863      	ldr	r3, [r4, #4]
    e04c:	f043 0302 	orr.w	r3, r3, #2
    e050:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    e052:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    e054:	f003 fb53 	bl	116fe <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    e058:	6863      	ldr	r3, [r4, #4]
    e05a:	f043 0301 	orr.w	r3, r3, #1
    e05e:	6063      	str	r3, [r4, #4]
}
    e060:	bd10      	pop	{r4, pc}
    e062:	bf00      	nop
    e064:	20000044 	.word	0x20000044
    e068:	000120fd 	.word	0x000120fd
    e06c:	2000028c 	.word	0x2000028c
    e070:	00012123 	.word	0x00012123

0000e074 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e074:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    e076:	b168      	cbz	r0, e094 <mutex_lock_platform+0x20>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    e078:	6843      	ldr	r3, [r0, #4]
    e07a:	b173      	cbz	r3, e09a <mutex_lock_platform+0x26>
    p_mutex = (struct k_mutex *)mutex->mutex;
    e07c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    e07e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    e082:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    e086:	f001 f8d9 	bl	f23c <z_impl_k_mutex_lock>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    e08a:	4b05      	ldr	r3, [pc, #20]	; (e0a0 <mutex_lock_platform+0x2c>)
    if (ret == 0) {
    e08c:	2800      	cmp	r0, #0
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    e08e:	bf18      	it	ne
    e090:	4618      	movne	r0, r3
}
    e092:	bd08      	pop	{r3, pc}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    e094:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    e098:	e7fb      	b.n	e092 <mutex_lock_platform+0x1e>
        return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    e09a:	4802      	ldr	r0, [pc, #8]	; (e0a4 <mutex_lock_platform+0x30>)
    e09c:	e7f9      	b.n	e092 <mutex_lock_platform+0x1e>
    e09e:	bf00      	nop
    e0a0:	ffff8fe9 	.word	0xffff8fe9
    e0a4:	ffff8fea 	.word	0xffff8fea

0000e0a8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    e0a8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    e0aa:	4906      	ldr	r1, [pc, #24]	; (e0c4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    e0ac:	2340      	movs	r3, #64	; 0x40
    e0ae:	2214      	movs	r2, #20
    e0b0:	4805      	ldr	r0, [pc, #20]	; (e0c8 <nrf_cc3xx_platform_mutex_init+0x20>)
    e0b2:	f003 fb09 	bl	116c8 <k_mem_slab_init>
            mutex_slab_buffer,
            sizeof(struct k_mutex),
            NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    e0b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    e0ba:	4904      	ldr	r1, [pc, #16]	; (e0cc <nrf_cc3xx_platform_mutex_init+0x24>)
    e0bc:	4804      	ldr	r0, [pc, #16]	; (e0d0 <nrf_cc3xx_platform_mutex_init+0x28>)
    e0be:	f002 b9bb 	b.w	10438 <nrf_cc3xx_platform_set_mutexes>
    e0c2:	bf00      	nop
    e0c4:	200002a8 	.word	0x200002a8
    e0c8:	2000028c 	.word	0x2000028c
    e0cc:	00011cd4 	.word	0x00011cd4
    e0d0:	00011cc4 	.word	0x00011cc4

0000e0d4 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    e0d4:	4a09      	ldr	r2, [pc, #36]	; (e0fc <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    e0d6:	490a      	ldr	r1, [pc, #40]	; (e100 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    e0d8:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    e0da:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    e0dc:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
    e0de:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    e0e0:	4908      	ldr	r1, [pc, #32]	; (e104 <arch_swap+0x30>)
    e0e2:	684b      	ldr	r3, [r1, #4]
    e0e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    e0e8:	604b      	str	r3, [r1, #4]
    e0ea:	2300      	movs	r3, #0
    e0ec:	f383 8811 	msr	BASEPRI, r3
    e0f0:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    e0f4:	6893      	ldr	r3, [r2, #8]
}
    e0f6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    e0f8:	4770      	bx	lr
    e0fa:	bf00      	nop
    e0fc:	200007c4 	.word	0x200007c4
    e100:	00011d24 	.word	0x00011d24
    e104:	e000ed00 	.word	0xe000ed00

0000e108 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    e108:	4913      	ldr	r1, [pc, #76]	; (e158 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    e10a:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    e10c:	f04f 0038 	mov.w	r0, #56	; 0x38
    add r0, r2
    e110:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    e112:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    e116:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    e11a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    e11c:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    e120:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    e124:	4f0d      	ldr	r7, [pc, #52]	; (e15c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    e126:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    e12a:	6a8a      	ldr	r2, [r1, #40]	; 0x28

    str r2, [r1, #_kernel_offset_to_current]
    e12c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    e12e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    e130:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    e132:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    e134:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    e136:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    e13a:	f102 0038 	add.w	r0, r2, #56	; 0x38
    ldmia r0, {v1-v8, ip}
    e13e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    e142:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    e146:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    e14a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    e14c:	f003 f9c3 	bl	114d6 <configure_builtin_stack_guard>
    pop {r2, lr}
    e150:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
    e154:	4770      	bx	lr
    e156:	0000      	.short	0x0000
    ldr r1, =_kernel
    e158:	200007c4 	.word	0x200007c4
    ldr v4, =_SCS_ICSR
    e15c:	e000ed04 	.word	0xe000ed04

0000e160 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    e160:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    e164:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    e166:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    e16a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    e16e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    e170:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    e174:	2902      	cmp	r1, #2
    beq _oops
    e176:	d0ff      	beq.n	e178 <_oops>

0000e178 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    e178:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    e17a:	f003 f9b2 	bl	114e2 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    e17e:	bd01      	pop	{r0, pc}

0000e180 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    e180:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    e182:	2b00      	cmp	r3, #0
    e184:	db08      	blt.n	e198 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e186:	2201      	movs	r2, #1
    e188:	f000 001f 	and.w	r0, r0, #31
    e18c:	fa02 f000 	lsl.w	r0, r2, r0
    e190:	4a02      	ldr	r2, [pc, #8]	; (e19c <arch_irq_enable+0x1c>)
    e192:	095b      	lsrs	r3, r3, #5
    e194:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    e198:	4770      	bx	lr
    e19a:	bf00      	nop
    e19c:	e000e100 	.word	0xe000e100

0000e1a0 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    e1a0:	4b05      	ldr	r3, [pc, #20]	; (e1b8 <arch_irq_is_enabled+0x18>)
    e1a2:	0942      	lsrs	r2, r0, #5
    e1a4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    e1a8:	2301      	movs	r3, #1
    e1aa:	f000 001f 	and.w	r0, r0, #31
    e1ae:	fa03 f000 	lsl.w	r0, r3, r0
}
    e1b2:	4010      	ands	r0, r2
    e1b4:	4770      	bx	lr
    e1b6:	bf00      	nop
    e1b8:	e000e100 	.word	0xe000e100

0000e1bc <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    e1bc:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    e1be:	2b00      	cmp	r3, #0
	prio += _IRQ_PRIO_OFFSET;
    e1c0:	f101 0101 	add.w	r1, r1, #1
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1c4:	bfac      	ite	ge
    e1c6:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1ca:	4b06      	ldrlt	r3, [pc, #24]	; (e1e4 <z_arm_irq_priority_set+0x28>)
    e1cc:	ea4f 1141 	mov.w	r1, r1, lsl #5
    e1d0:	b2c9      	uxtb	r1, r1
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1d2:	bfab      	itete	ge
    e1d4:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1d8:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1dc:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e1e0:	5419      	strblt	r1, [r3, r0]
}
    e1e2:	4770      	bx	lr
    e1e4:	e000ed14 	.word	0xe000ed14

0000e1e8 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    e1e8:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    e1ec:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    e1ee:	490b      	ldr	r1, [pc, #44]	; (e21c <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    e1f0:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    e1f4:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    e1f6:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    e1fa:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    e1fe:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    e200:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    e204:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    e208:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    e20c:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    e210:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    e212:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    e214:	6582      	str	r2, [r0, #88]	; 0x58
	thread->arch.basepri = 0;
    e216:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    e218:	4770      	bx	lr
    e21a:	bf00      	nop
    e21c:	00010f7b 	.word	0x00010f7b

0000e220 <arch_switch_to_main_thread>:
#endif
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    e220:	b508      	push	{r3, lr}
    e222:	4604      	mov	r4, r0
    e224:	460e      	mov	r6, r1
    e226:	4615      	mov	r5, r2
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    e228:	2300      	movs	r3, #0
    e22a:	eee1 3a10 	vmsr	fpscr, r3
	z_arm_configure_static_mpu_regions();
    e22e:	f000 fa51 	bl	e6d4 <z_arm_configure_static_mpu_regions>
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    e232:	4b09      	ldr	r3, [pc, #36]	; (e258 <arch_switch_to_main_thread+0x38>)
    e234:	609c      	str	r4, [r3, #8]
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    e236:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    e238:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    e23c:	4628      	mov	r0, r5
    e23e:	f386 8809 	msr	PSP, r6
    e242:	2100      	movs	r1, #0
    e244:	b663      	cpsie	if
    e246:	f381 8811 	msr	BASEPRI, r1
    e24a:	f3bf 8f6f 	isb	sy
    e24e:	2200      	movs	r2, #0
    e250:	2300      	movs	r3, #0
    e252:	f002 fe92 	bl	10f7a <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    e256:	bf00      	nop
    e258:	200007c4 	.word	0x200007c4

0000e25c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    e25c:	4901      	ldr	r1, [pc, #4]	; (e264 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    e25e:	2210      	movs	r2, #16
	str	r2, [r1]
    e260:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    e262:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    e264:	e000ed10 	.word	0xe000ed10

0000e268 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    e268:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    e26a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    e26c:	f380 8811 	msr	BASEPRI, r0
	isb
    e270:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    e274:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    e278:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    e27a:	b662      	cpsie	i
	isb
    e27c:	f3bf 8f6f 	isb	sy

	bx	lr
    e280:	4770      	bx	lr
    e282:	bf00      	nop

0000e284 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    e284:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    e286:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    e288:	f381 8811 	msr	BASEPRI, r1

	wfe
    e28c:	bf20      	wfe

	msr	BASEPRI, r0
    e28e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    e292:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    e294:	4770      	bx	lr
    e296:	bf00      	nop

0000e298 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    e298:	bf30      	wfi
    b z_SysNmiOnReset
    e29a:	f7ff bffd 	b.w	e298 <z_SysNmiOnReset>
    e29e:	bf00      	nop

0000e2a0 <z_arm_prep_c>:
#else
#define VECTOR_ADDRESS CONFIG_SRAM_BASE_ADDRESS
#endif
static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    e2a0:	4a17      	ldr	r2, [pc, #92]	; (e300 <z_arm_prep_c+0x60>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    e2a2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    e2a4:	4b17      	ldr	r3, [pc, #92]	; (e304 <z_arm_prep_c+0x64>)
    e2a6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    e2aa:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    e2ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e2b0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    e2b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    e2b8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    e2bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	SCB->CPACR |= CPACR_CP10_PRIV_ACCESS | CPACR_CP11_PRIV_ACCESS;
    e2c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    e2c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
    e2c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	FPU->FPCCR &= (~(FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk));
    e2cc:	4a0e      	ldr	r2, [pc, #56]	; (e308 <z_arm_prep_c+0x68>)
    e2ce:	6853      	ldr	r3, [r2, #4]
    e2d0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
    e2d4:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    e2d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e2da:	f3bf 8f6f 	isb	sy
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
    e2de:	2300      	movs	r3, #0
    e2e0:	eee1 3a10 	vmsr	fpscr, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
    e2e4:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    e2e8:	f023 0304 	bic.w	r3, r3, #4
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    e2ec:	f383 8814 	msr	CONTROL, r3
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    e2f0:	f000 fe64 	bl	efbc <z_bss_zero>
	z_data_copy();
    e2f4:	f000 fe6c 	bl	efd0 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    e2f8:	f000 f9be 	bl	e678 <z_arm_interrupt_init>
	z_cstart();
    e2fc:	f000 fe9a 	bl	f034 <z_cstart>
    e300:	0000c200 	.word	0x0000c200
    e304:	e000ed00 	.word	0xe000ed00
    e308:	e000ef30 	.word	0xe000ef30

0000e30c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    e30c:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    e30e:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    e310:	4a0b      	ldr	r2, [pc, #44]	; (e340 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    e312:	6a50      	ldr	r0, [r2, #36]	; 0x24
	cmp r0, #0
    e314:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    e316:	bf1e      	ittt	ne
	movne	r1, #0
    e318:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    e31a:	6251      	strne	r1, [r2, #36]	; 0x24
		blne	z_sys_power_save_idle_exit
    e31c:	f003 f9d2 	blne	116c4 <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    e320:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    e322:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    e326:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    e32a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 * interface function.
	 */
	cpsie i
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    e32e:	4905      	ldr	r1, [pc, #20]	; (e344 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    e330:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    e332:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    e334:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    e336:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    e33a:	4903      	ldr	r1, [pc, #12]	; (e348 <_isr_wrapper+0x3c>)
	bx r1
    e33c:	4708      	bx	r1
    e33e:	0000      	.short	0x0000
	ldr r2, =_kernel
    e340:	200007c4 	.word	0x200007c4
	ldr r1, =_sw_isr_table
    e344:	00011968 	.word	0x00011968
	ldr r1, =z_arm_int_exit
    e348:	0000e5cd 	.word	0x0000e5cd

0000e34c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    e34c:	2000      	movs	r0, #0
    msr CONTROL, r0
    e34e:	f380 8814 	msr	CONTROL, r0
    isb
    e352:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    e356:	2000      	movs	r0, #0
    msr MSPLIM, r0
    e358:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    e35c:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    e360:	f002 ff9f 	bl	112a2 <z_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    e364:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    e366:	490e      	ldr	r1, [pc, #56]	; (e3a0 <__start+0x54>)
    str r0, [r1]
    e368:	6008      	str	r0, [r1, #0]
    dsb
    e36a:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    e36e:	480d      	ldr	r0, [pc, #52]	; (e3a4 <__start+0x58>)
    msr msp, r0
    e370:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    e374:	f000 f95a 	bl	e62c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    e378:	2020      	movs	r0, #32
    msr BASEPRI, r0
    e37a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    e37e:	480a      	ldr	r0, [pc, #40]	; (e3a8 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    e380:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    e384:	1840      	adds	r0, r0, r1
    msr PSP, r0
    e386:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    e38a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    e38e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    e390:	4308      	orrs	r0, r1
    msr CONTROL, r0
    e392:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    e396:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    e39a:	f7ff ff81 	bl	e2a0 <z_arm_prep_c>
    e39e:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    e3a0:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    e3a4:	20001828 	.word	0x20001828
    ldr r0, =z_interrupt_stacks
    e3a8:	20001968 	.word	0x20001968

0000e3ac <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    e3ac:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    e3b0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    e3b4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    e3b6:	4672      	mov	r2, lr
	bl z_arm_fault
    e3b8:	f000 f870 	bl	e49c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    e3bc:	bd01      	pop	{r0, pc}
    e3be:	bf00      	nop

0000e3c0 <mem_manage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    e3c0:	4b0c      	ldr	r3, [pc, #48]	; (e3f4 <mem_manage_fault.isra.0+0x34>)
    e3c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    e3c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    e3c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e3c8:	0792      	lsls	r2, r2, #30
    e3ca:	d508      	bpl.n	e3de <mem_manage_fault.isra.0+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
    e3cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    e3ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e3d0:	0612      	lsls	r2, r2, #24
    e3d2:	d504      	bpl.n	e3de <mem_manage_fault.isra.0+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
    e3d4:	b118      	cbz	r0, e3de <mem_manage_fault.isra.0+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    e3d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e3d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    e3dc:	629a      	str	r2, [r3, #40]	; 0x28

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
    e3de:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    e3e0:	4b04      	ldr	r3, [pc, #16]	; (e3f4 <mem_manage_fault.isra.0+0x34>)
    e3e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    e3e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
    e3e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    e3e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e3ea:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    e3ee:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    e3f0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    e3f2:	4770      	bx	lr
    e3f4:	e000ed00 	.word	0xe000ed00

0000e3f8 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    e3f8:	4b0d      	ldr	r3, [pc, #52]	; (e430 <bus_fault.isra.0+0x38>)
    e3fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    e3fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    e3fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e400:	0592      	lsls	r2, r2, #22
    e402:	d508      	bpl.n	e416 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    e404:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    e406:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e408:	0412      	lsls	r2, r2, #16
    e40a:	d504      	bpl.n	e416 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
    e40c:	b118      	cbz	r0, e416 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    e40e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e410:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    e414:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf);
    e416:	2000      	movs	r0, #0
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    e418:	4b05      	ldr	r3, [pc, #20]	; (e430 <bus_fault.isra.0+0x38>)
    e41a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    e41c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e41e:	05d2      	lsls	r2, r2, #23
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    e420:	bf58      	it	pl
    e422:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    e424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e426:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    e42a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
    e42c:	7008      	strb	r0, [r1, #0]

	return reason;
}
    e42e:	4770      	bx	lr
    e430:	e000ed00 	.word	0xe000ed00

0000e434 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    e434:	4b09      	ldr	r3, [pc, #36]	; (e45c <usage_fault.isra.0+0x28>)
    e436:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    e438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unaligned memory access");
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    e43a:	6a98      	ldr	r0, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    e43c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    e43e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    e440:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    e442:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    e444:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    e446:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    e44a:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    e44e:	ea6f 4212 	mvn.w	r2, r2, lsr #16

	return reason;
}
    e452:	bf18      	it	ne
    e454:	2002      	movne	r0, #2
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    e456:	629a      	str	r2, [r3, #40]	; 0x28
}
    e458:	4770      	bx	lr
    e45a:	bf00      	nop
    e45c:	e000ed00 	.word	0xe000ed00

0000e460 <secure_fault.isra.0>:
 */
static void secure_fault(const z_arch_esf_t *esf)
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    e460:	4b0d      	ldr	r3, [pc, #52]	; (e498 <secure_fault.isra.0+0x38>)
    e462:	699a      	ldr	r2, [r3, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    e464:	695a      	ldr	r2, [r3, #20]
		PR_EXC("  Address: 0x%x", sfar);
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    e466:	695a      	ldr	r2, [r3, #20]
    e468:	07d0      	lsls	r0, r2, #31
    e46a:	d40f      	bmi.n	e48c <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid entry point");
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    e46c:	695a      	ldr	r2, [r3, #20]
    e46e:	0791      	lsls	r1, r2, #30
    e470:	d40c      	bmi.n	e48c <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid integrity signature");
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    e472:	695a      	ldr	r2, [r3, #20]
    e474:	0752      	lsls	r2, r2, #29
    e476:	d409      	bmi.n	e48c <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid exception return");
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    e478:	695a      	ldr	r2, [r3, #20]
    e47a:	0710      	lsls	r0, r2, #28
    e47c:	d406      	bmi.n	e48c <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Attribution unit violation");
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    e47e:	695a      	ldr	r2, [r3, #20]
    e480:	06d1      	lsls	r1, r2, #27
    e482:	d403      	bmi.n	e48c <secure_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    e484:	695a      	ldr	r2, [r3, #20]
    e486:	0692      	lsls	r2, r2, #26
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    e488:	bf58      	it	pl
    e48a:	695a      	ldrpl	r2, [r3, #20]
		PR_FAULT_INFO("  Lazy state error");
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    e48c:	695a      	ldr	r2, [r3, #20]
    e48e:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    e492:	615a      	str	r2, [r3, #20]
}
    e494:	4770      	bx	lr
    e496:	bf00      	nop
    e498:	e000edd0 	.word	0xe000edd0

0000e49c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    e49c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    e49e:	4b41      	ldr	r3, [pc, #260]	; (e5a4 <z_arm_fault+0x108>)
    e4a0:	2500      	movs	r5, #0
    e4a2:	685b      	ldr	r3, [r3, #4]
{
    e4a4:	b08b      	sub	sp, #44	; 0x2c
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    e4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
    e4aa:	f385 8811 	msr	BASEPRI, r5
    e4ae:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    e4b2:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
    e4b6:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
    e4ba:	d11e      	bne.n	e4fa <z_arm_fault+0x5e>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    e4bc:	f012 0401 	ands.w	r4, r2, #1
    e4c0:	d01a      	beq.n	e4f8 <z_arm_fault+0x5c>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    e4c2:	0656      	lsls	r6, r2, #25
    e4c4:	f002 0408 	and.w	r4, r2, #8
    e4c8:	d467      	bmi.n	e59a <z_arm_fault+0xfe>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    e4ca:	f082 0204 	eor.w	r2, r2, #4
    e4ce:	f3c2 0580 	ubfx	r5, r2, #2, #1
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    e4d2:	b164      	cbz	r4, e4ee <z_arm_fault+0x52>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    e4d4:	f3ef 8689 	mrs	r6, PSP_NS
	*recoverable = false;
    e4d8:	2200      	movs	r2, #0
    e4da:	3b03      	subs	r3, #3
    e4dc:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    e4e0:	2b04      	cmp	r3, #4
    e4e2:	d84b      	bhi.n	e57c <z_arm_fault+0xe0>
    e4e4:	e8df f003 	tbb	[pc, r3]
    e4e8:	41504c0b 	.word	0x41504c0b
    e4ec:	48          	.byte	0x48
    e4ed:	00          	.byte	0x00
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    e4ee:	f3ef 8688 	mrs	r6, MSP_NS
  return(result);
    e4f2:	e7f1      	b.n	e4d8 <z_arm_fault+0x3c>
			ptr_esf =  (z_arch_esf_t *)psp;
    e4f4:	460e      	mov	r6, r1
    e4f6:	e7ef      	b.n	e4d8 <z_arm_fault+0x3c>
	*nested_exc = false;
    e4f8:	4625      	mov	r5, r4
		return NULL;
    e4fa:	462e      	mov	r6, r5
    e4fc:	e7ec      	b.n	e4d8 <z_arm_fault+0x3c>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    e4fe:	4b29      	ldr	r3, [pc, #164]	; (e5a4 <z_arm_fault+0x108>)
    e500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e502:	0792      	lsls	r2, r2, #30
    e504:	d43a      	bmi.n	e57c <z_arm_fault+0xe0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    e506:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    e508:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    e50c:	d008      	beq.n	e520 <z_arm_fault+0x84>
		if (SCB_MMFSR != 0) {
    e50e:	3328      	adds	r3, #40	; 0x28
    e510:	781b      	ldrb	r3, [r3, #0]
    e512:	b1eb      	cbz	r3, e550 <z_arm_fault+0xb4>
			reason = mem_manage_fault(esf, 1, recoverable);
    e514:	2001      	movs	r0, #1
    e516:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    e51a:	f7ff ff51 	bl	e3c0 <mem_manage_fault.isra.0>
    e51e:	4604      	mov	r4, r0
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    e520:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e524:	b993      	cbnz	r3, e54c <z_arm_fault+0xb0>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    e526:	2220      	movs	r2, #32
    e528:	4631      	mov	r1, r6
    e52a:	a802      	add	r0, sp, #8
    e52c:	f003 f845 	bl	115ba <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    e530:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e532:	b36d      	cbz	r5, e590 <z_arm_fault+0xf4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    e534:	f3c3 0208 	ubfx	r2, r3, #0, #9
    e538:	b922      	cbnz	r2, e544 <z_arm_fault+0xa8>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    e53a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    e53e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    e542:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    e544:	4620      	mov	r0, r4
    e546:	a902      	add	r1, sp, #8
    e548:	f002 ffc9 	bl	114de <z_arm_fatal_error>
}
    e54c:	b00b      	add	sp, #44	; 0x2c
    e54e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (SCB_BFSR != 0) {
    e550:	4b15      	ldr	r3, [pc, #84]	; (e5a8 <z_arm_fault+0x10c>)
    e552:	781b      	ldrb	r3, [r3, #0]
    e554:	b12b      	cbz	r3, e562 <z_arm_fault+0xc6>
			reason = bus_fault(esf, 1, recoverable);
    e556:	2001      	movs	r0, #1
    e558:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    e55c:	f7ff ff4c 	bl	e3f8 <bus_fault.isra.0>
    e560:	e7dd      	b.n	e51e <z_arm_fault+0x82>
		} else if (SCB_UFSR != 0) {
    e562:	4b12      	ldr	r3, [pc, #72]	; (e5ac <z_arm_fault+0x110>)
    e564:	881f      	ldrh	r7, [r3, #0]
    e566:	b2bf      	uxth	r7, r7
    e568:	b117      	cbz	r7, e570 <z_arm_fault+0xd4>
		reason = usage_fault(esf);
    e56a:	f7ff ff63 	bl	e434 <usage_fault.isra.0>
    e56e:	e7d6      	b.n	e51e <z_arm_fault+0x82>
		} else if (SAU->SFSR != 0) {
    e570:	4b0f      	ldr	r3, [pc, #60]	; (e5b0 <z_arm_fault+0x114>)
    e572:	695c      	ldr	r4, [r3, #20]
    e574:	2c00      	cmp	r4, #0
    e576:	d0d3      	beq.n	e520 <z_arm_fault+0x84>
		secure_fault(esf);
    e578:	f7ff ff72 	bl	e460 <secure_fault.isra.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    e57c:	2400      	movs	r4, #0
    e57e:	e7cf      	b.n	e520 <z_arm_fault+0x84>
		reason = mem_manage_fault(esf, 0, recoverable);
    e580:	2000      	movs	r0, #0
    e582:	f10d 0107 	add.w	r1, sp, #7
    e586:	e7c8      	b.n	e51a <z_arm_fault+0x7e>
		reason = bus_fault(esf, 0, recoverable);
    e588:	2000      	movs	r0, #0
    e58a:	f10d 0107 	add.w	r1, sp, #7
    e58e:	e7e5      	b.n	e55c <z_arm_fault+0xc0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    e590:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    e594:	f023 0301 	bic.w	r3, r3, #1
    e598:	e7d3      	b.n	e542 <z_arm_fault+0xa6>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    e59a:	2c00      	cmp	r4, #0
    e59c:	d1aa      	bne.n	e4f4 <z_arm_fault+0x58>
			ptr_esf = (z_arch_esf_t *)msp;
    e59e:	4606      	mov	r6, r0
			*nested_exc = true;
    e5a0:	2501      	movs	r5, #1
    e5a2:	e799      	b.n	e4d8 <z_arm_fault+0x3c>
    e5a4:	e000ed00 	.word	0xe000ed00
    e5a8:	e000ed29 	.word	0xe000ed29
    e5ac:	e000ed2a 	.word	0xe000ed2a
    e5b0:	e000edd0 	.word	0xe000edd0

0000e5b4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    e5b4:	4b04      	ldr	r3, [pc, #16]	; (e5c8 <z_arm_fault_init+0x14>)
    e5b6:	695a      	ldr	r2, [r3, #20]
    e5b8:	f042 0210 	orr.w	r2, r2, #16
    e5bc:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    e5be:	695a      	ldr	r2, [r3, #20]
    e5c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    e5c4:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    e5c6:	4770      	bx	lr
    e5c8:	e000ed00 	.word	0xe000ed00

0000e5cc <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    e5cc:	4b04      	ldr	r3, [pc, #16]	; (e5e0 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    e5ce:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    e5d0:	6a98      	ldr	r0, [r3, #40]	; 0x28
	cmp r0, r1
    e5d2:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    e5d4:	d003      	beq.n	e5de <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    e5d6:	4903      	ldr	r1, [pc, #12]	; (e5e4 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    e5d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    e5dc:	600a      	str	r2, [r1, #0]

0000e5de <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    e5de:	4770      	bx	lr
	ldr r3, =_kernel
    e5e0:	200007c4 	.word	0x200007c4
	ldr r1, =_SCS_ICSR
    e5e4:	e000ed04 	.word	0xe000ed04

0000e5e8 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    e5e8:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    e5ec:	4905      	ldr	r1, [pc, #20]	; (e604 <sys_arch_reboot+0x1c>)
    e5ee:	4b06      	ldr	r3, [pc, #24]	; (e608 <sys_arch_reboot+0x20>)
    e5f0:	68ca      	ldr	r2, [r1, #12]
    e5f2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    e5f6:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    e5f8:	60cb      	str	r3, [r1, #12]
    e5fa:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    e5fe:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    e600:	e7fd      	b.n	e5fe <sys_arch_reboot+0x16>
    e602:	bf00      	nop
    e604:	e000ed00 	.word	0xe000ed00
    e608:	05fa0004 	.word	0x05fa0004

0000e60c <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    e60c:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    e60e:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    e610:	4a05      	ldr	r2, [pc, #20]	; (e628 <z_arm_clear_arm_mpu_config+0x1c>)
    e612:	6811      	ldr	r1, [r2, #0]
	int num_regions =
    e614:	f3c1 2107 	ubfx	r1, r1, #8, #8
	for (i = 0; i < num_regions; i++) {
    e618:	428b      	cmp	r3, r1
    e61a:	d100      	bne.n	e61e <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    e61c:	4770      	bx	lr
  mpu->RNR = rnr;
    e61e:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    e620:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    e622:	3301      	adds	r3, #1
    e624:	e7f8      	b.n	e618 <z_arm_clear_arm_mpu_config+0xc>
    e626:	bf00      	nop
    e628:	e000ed90 	.word	0xe000ed90

0000e62c <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    e62c:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    e62e:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    e630:	2400      	movs	r4, #0
    e632:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    e636:	f7ff ffe9 	bl	e60c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    e63a:	4a0e      	ldr	r2, [pc, #56]	; (e674 <z_arm_init_arch_hw_at_boot+0x48>)
	z_arm_clear_arm_mpu_config();
    e63c:	4623      	mov	r3, r4
    e63e:	4611      	mov	r1, r2
		NVIC->ICER[i] = 0xFFFFFFFF;
    e640:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    e644:	f103 0020 	add.w	r0, r3, #32
    e648:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    e64a:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    e64c:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    e650:	d1f8      	bne.n	e644 <z_arm_init_arch_hw_at_boot+0x18>
    e652:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    e654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e658:	f103 0260 	add.w	r2, r3, #96	; 0x60
    e65c:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    e65e:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    e660:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    e664:	d1f8      	bne.n	e658 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    e666:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    e668:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e66c:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    e670:	bd10      	pop	{r4, pc}
    e672:	bf00      	nop
    e674:	e000e100 	.word	0xe000e100

0000e678 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    e678:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e67a:	2120      	movs	r1, #32
    e67c:	4803      	ldr	r0, [pc, #12]	; (e68c <z_arm_interrupt_init+0x14>)
    e67e:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    e680:	3301      	adds	r3, #1
    e682:	2b41      	cmp	r3, #65	; 0x41
    e684:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    e688:	d1f9      	bne.n	e67e <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    e68a:	4770      	bx	lr
    e68c:	e000e100 	.word	0xe000e100

0000e690 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    e690:	b508      	push	{r3, lr}
	if (_current == thread) {
    e692:	4b0e      	ldr	r3, [pc, #56]	; (e6cc <z_impl_k_thread_abort+0x3c>)
    e694:	689b      	ldr	r3, [r3, #8]
    e696:	4283      	cmp	r3, r0
    e698:	d107      	bne.n	e6aa <z_impl_k_thread_abort+0x1a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    e69a:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    e69e:	b193      	cbz	r3, e6c6 <z_impl_k_thread_abort+0x36>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    e6a0:	4a0b      	ldr	r2, [pc, #44]	; (e6d0 <z_impl_k_thread_abort+0x40>)
    e6a2:	6853      	ldr	r3, [r2, #4]
    e6a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    e6a8:	6053      	str	r3, [r2, #4]
		} else {
			z_self_abort(); /* Never returns */
		}
	}

	z_thread_single_abort(thread);
    e6aa:	f001 f84d 	bl	f748 <z_thread_single_abort>
	__asm__ volatile(
    e6ae:	f04f 0320 	mov.w	r3, #32
    e6b2:	f3ef 8011 	mrs	r0, BASEPRI
    e6b6:	f383 8811 	msr	BASEPRI, r3
    e6ba:	f3bf 8f6f 	isb	sy

	/* The abort handler might have altered the ready queue. */
	z_reschedule_unlocked();
}
    e6be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void) z_pend_curr_irqlock(arch_irq_lock(), wait_q, timeout);
}

static inline void z_reschedule_unlocked(void)
{
	(void) z_reschedule_irqlock(arch_irq_lock());
    e6c2:	f003 b823 	b.w	1170c <z_reschedule_irqlock>
			z_self_abort(); /* Never returns */
    e6c6:	f001 fadf 	bl	fc88 <z_self_abort>
    e6ca:	bf00      	nop
    e6cc:	200007c4 	.word	0x200007c4
    e6d0:	e000ed00 	.word	0xe000ed00

0000e6d4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    e6d4:	b510      	push	{r4, lr}
		.size = (uint32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
    e6d6:	4b0e      	ldr	r3, [pc, #56]	; (e710 <z_arm_configure_static_mpu_regions+0x3c>)
{
    e6d8:	b088      	sub	sp, #32
		const struct k_mem_partition ramfunc_region =
    e6da:	9302      	str	r3, [sp, #8]
    e6dc:	4b0d      	ldr	r3, [pc, #52]	; (e714 <z_arm_configure_static_mpu_regions+0x40>)
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    e6de:	4c0e      	ldr	r4, [pc, #56]	; (e718 <z_arm_configure_static_mpu_regions+0x44>)
		const struct k_mem_partition ramfunc_region =
    e6e0:	9303      	str	r3, [sp, #12]
    e6e2:	4b0e      	ldr	r3, [pc, #56]	; (e71c <z_arm_configure_static_mpu_regions+0x48>)
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    e6e4:	4a0e      	ldr	r2, [pc, #56]	; (e720 <z_arm_configure_static_mpu_regions+0x4c>)
		const struct k_mem_partition ramfunc_region =
    e6e6:	9304      	str	r3, [sp, #16]
	const struct k_mem_partition *static_regions[] = {
    e6e8:	ab02      	add	r3, sp, #8
    e6ea:	9301      	str	r3, [sp, #4]
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    e6ec:	a801      	add	r0, sp, #4
    e6ee:	4623      	mov	r3, r4
    e6f0:	2101      	movs	r1, #1
    e6f2:	f000 f907 	bl	e904 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of k_mem_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct k_mem_partition dyn_region_areas[] = {
    e6f6:	2300      	movs	r3, #0
    e6f8:	9307      	str	r3, [sp, #28]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    e6fa:	4b0a      	ldr	r3, [pc, #40]	; (e724 <z_arm_configure_static_mpu_regions+0x50>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    e6fc:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    e6fe:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    e700:	a805      	add	r0, sp, #20
	const struct k_mem_partition dyn_region_areas[] = {
    e702:	9305      	str	r3, [sp, #20]
    e704:	9406      	str	r4, [sp, #24]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    e706:	f000 f907 	bl	e918 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    e70a:	b008      	add	sp, #32
    e70c:	bd10      	pop	{r4, pc}
    e70e:	bf00      	nop
    e710:	20000000 	.word	0x20000000
    e714:	00000000 	.word	0x00000000
    e718:	20010000 	.word	0x20010000
    e71c:	00010006 	.word	0x00010006
    e720:	20000000 	.word	0x20000000
    e724:	20000118 	.word	0x20000118

0000e728 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    e728:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    e72a:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    e72c:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    e72e:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    e732:	f004 031f 	and.w	r3, r4, #31
    e736:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    e738:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    e73a:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    e73c:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    e740:	4904      	ldr	r1, [pc, #16]	; (e754 <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    e742:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    e746:	f043 0301 	orr.w	r3, r3, #1
    e74a:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    e74c:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    e74e:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    e750:	bd10      	pop	{r4, pc}
    e752:	bf00      	nop
    e754:	e000ed90 	.word	0xe000ed90

0000e758 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    e758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e75c:	4607      	mov	r7, r0
    e75e:	4688      	mov	r8, r1
    e760:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    e762:	2600      	movs	r6, #0
	MPU->RNR = index;
    e764:	4d4a      	ldr	r5, [pc, #296]	; (e890 <mpu_configure_regions_and_partition.constprop.0+0x138>)
static int mpu_configure_regions_and_partition(const struct k_mem_partition
    e766:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    e768:	4546      	cmp	r6, r8
    e76a:	da0b      	bge.n	e784 <mpu_configure_regions_and_partition.constprop.0+0x2c>
		if (regions[i]->size == 0U) {
    e76c:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
    e770:	f8d3 9004 	ldr.w	r9, [r3, #4]
    e774:	f1b9 0f00 	cmp.w	r9, #0
    e778:	d03a      	beq.n	e7f0 <mpu_configure_regions_and_partition.constprop.0+0x98>
		&&
    e77a:	f1b9 0f1f 	cmp.w	r9, #31
    e77e:	d805      	bhi.n	e78c <mpu_configure_regions_and_partition.constprop.0+0x34>

			reg_index =
				mpu_configure_region(reg_index, regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    e780:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    e784:	4620      	mov	r0, r4
    e786:	b005      	add	sp, #20
    e788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		&&
    e78c:	f019 0f1f 	tst.w	r9, #31
    e790:	d1f6      	bne.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
		((part->start &
    e792:	f8d3 a000 	ldr.w	sl, [r3]
		&&
    e796:	f01a 0f1f 	tst.w	sl, #31
    e79a:	d1f1      	bne.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    e79c:	4650      	mov	r0, sl
    e79e:	f002 fec8 	bl	11532 <arm_cmse_mpu_region_get>
    e7a2:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    e7a4:	eb09 000a 	add.w	r0, r9, sl
    e7a8:	3801      	subs	r0, #1
    e7aa:	f002 fec2 	bl	11532 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    e7ae:	4583      	cmp	fp, r0
    e7b0:	d1e6      	bne.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
		if ((u_reg_index == -EINVAL) ||
    e7b2:	f11b 0f16 	cmn.w	fp, #22
    e7b6:	d0e3      	beq.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
			(u_reg_index > (reg_index - 1))) {
    e7b8:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    e7ba:	455b      	cmp	r3, fp
    e7bc:	dbe0      	blt.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    e7be:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    e7c2:	68e8      	ldr	r0, [r5, #12]
	MPU->RNR = index;
    e7c4:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    e7c8:	692b      	ldr	r3, [r5, #16]
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    e7ca:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    e7ce:	f020 001f 	bic.w	r0, r0, #31
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    e7d2:	f043 0a1f 	orr.w	sl, r3, #31
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    e7d6:	e9d1 3200 	ldrd	r3, r2, [r1]
    e7da:	441a      	add	r2, r3
		if ((regions[i]->start == u_reg_base) &&
    e7dc:	4298      	cmp	r0, r3
		uint32_t reg_last = regions[i]->start + regions[i]->size - 1;
    e7de:	f102 39ff 	add.w	r9, r2, #4294967295	; 0xffffffff
		if ((regions[i]->start == u_reg_base) &&
    e7e2:	d118      	bne.n	e816 <mpu_configure_regions_and_partition.constprop.0+0xbe>
    e7e4:	45ca      	cmp	sl, r9
    e7e6:	d105      	bne.n	e7f4 <mpu_configure_regions_and_partition.constprop.0+0x9c>
			mpu_configure_region(u_reg_index, regions[i]);
    e7e8:	fa5f f08b 	uxtb.w	r0, fp
    e7ec:	f002 fe84 	bl	114f8 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    e7f0:	3601      	adds	r6, #1
    e7f2:	e7b9      	b.n	e768 <mpu_configure_regions_and_partition.constprop.0+0x10>
	MPU->RNR = index;
    e7f4:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    e7f8:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    e7fa:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    e7fe:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    e802:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    e804:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, regions[i]);
    e806:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, regions[i]);
    e808:	f002 fe76 	bl	114f8 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    e80c:	f110 0f16 	cmn.w	r0, #22
    e810:	d0b6      	beq.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
			reg_index++;
    e812:	1c44      	adds	r4, r0, #1
    e814:	e7ec      	b.n	e7f0 <mpu_configure_regions_and_partition.constprop.0+0x98>
	MPU->RNR = index;
    e816:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    e81a:	692a      	ldr	r2, [r5, #16]
    e81c:	3b01      	subs	r3, #1
    e81e:	f023 031f 	bic.w	r3, r3, #31
    e822:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    e826:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
    e828:	45ca      	cmp	sl, r9
    e82a:	b2e0      	uxtb	r0, r4
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    e82c:	612b      	str	r3, [r5, #16]
		} else if (reg_last == u_reg_last) {
    e82e:	d0eb      	beq.n	e808 <mpu_configure_regions_and_partition.constprop.0+0xb0>
				mpu_configure_region(reg_index, regions[i]);
    e830:	f002 fe62 	bl	114f8 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    e834:	f110 0f16 	cmn.w	r0, #22
    e838:	d0a2      	beq.n	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
	MPU->RNR = index;
    e83a:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    e83e:	68ea      	ldr	r2, [r5, #12]
    e840:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i]->start +
    e844:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
	attr->rbar = MPU->RBAR &
    e848:	f362 0304 	bfi	r3, r2, #0, #5
    e84c:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    e850:	692b      	ldr	r3, [r5, #16]
    e852:	f89d 2008 	ldrb.w	r2, [sp, #8]
    e856:	085b      	lsrs	r3, r3, #1
    e858:	f363 1247 	bfi	r2, r3, #5, #3
			fill_region.base = regions[i]->start +
    e85c:	f857 3026 	ldr.w	r3, [r7, r6, lsl #2]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    e860:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i]->start +
    e864:	e9d3 1300 	ldrd	r1, r3, [r3]
    e868:	440b      	add	r3, r1
    e86a:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i]->start +
    e86c:	f023 031f 	bic.w	r3, r3, #31
			reg_index++;
    e870:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i]->start +
    e872:	4453      	add	r3, sl
    e874:	eba3 0309 	sub.w	r3, r3, r9
    e878:	b2c0      	uxtb	r0, r0
    e87a:	f023 031f 	bic.w	r3, r3, #31

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    e87e:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    e880:	9303      	str	r3, [sp, #12]
    e882:	f63f af7d 	bhi.w	e780 <mpu_configure_regions_and_partition.constprop.0+0x28>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    e886:	4669      	mov	r1, sp
    e888:	f7ff ff4e 	bl	e728 <region_init>
    e88c:	e7c1      	b.n	e812 <mpu_configure_regions_and_partition.constprop.0+0xba>
    e88e:	bf00      	nop
    e890:	e000ed90 	.word	0xe000ed90

0000e894 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    e894:	2205      	movs	r2, #5
    e896:	4b03      	ldr	r3, [pc, #12]	; (e8a4 <arm_core_mpu_enable+0x10>)
    e898:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    e89a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e89e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    e8a2:	4770      	bx	lr
    e8a4:	e000ed90 	.word	0xe000ed90

0000e8a8 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    e8a8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    e8ac:	2200      	movs	r2, #0
    e8ae:	4b01      	ldr	r3, [pc, #4]	; (e8b4 <arm_core_mpu_disable+0xc>)
    e8b0:	605a      	str	r2, [r3, #4]
}
    e8b2:	4770      	bx	lr
    e8b4:	e000ed90 	.word	0xe000ed90

0000e8b8 <arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
static int arm_mpu_init(const struct device *arg)
{
    e8b8:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    e8ba:	4c0e      	ldr	r4, [pc, #56]	; (e8f4 <arm_mpu_init+0x3c>)
    e8bc:	6825      	ldr	r5, [r4, #0]
    e8be:	2d10      	cmp	r5, #16
    e8c0:	d814      	bhi.n	e8ec <arm_mpu_init+0x34>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    e8c2:	f7ff fff1 	bl	e8a8 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    e8c6:	2000      	movs	r0, #0
	MPU->MAIR0 =
    e8c8:	4b0b      	ldr	r3, [pc, #44]	; (e8f8 <arm_mpu_init+0x40>)
    e8ca:	4a0c      	ldr	r2, [pc, #48]	; (e8fc <arm_mpu_init+0x44>)
    e8cc:	631a      	str	r2, [r3, #48]	; 0x30
    e8ce:	4285      	cmp	r5, r0
    e8d0:	d105      	bne.n	e8de <arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    e8d2:	4b0b      	ldr	r3, [pc, #44]	; (e900 <arm_mpu_init+0x48>)
    e8d4:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    e8d6:	f7ff ffdd 	bl	e894 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
    e8da:	2000      	movs	r0, #0
}
    e8dc:	bd38      	pop	{r3, r4, r5, pc}
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    e8de:	6861      	ldr	r1, [r4, #4]
    e8e0:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    e8e4:	f7ff ff20 	bl	e728 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    e8e8:	3001      	adds	r0, #1
    e8ea:	e7f0      	b.n	e8ce <arm_mpu_init+0x16>
		return -1;
    e8ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e8f0:	e7f4      	b.n	e8dc <arm_mpu_init+0x24>
    e8f2:	bf00      	nop
    e8f4:	00011ce8 	.word	0x00011ce8
    e8f8:	e000ed90 	.word	0xe000ed90
    e8fc:	0044ffaa 	.word	0x0044ffaa
    e900:	20000824 	.word	0x20000824

0000e904 <arm_core_mpu_configure_static_mpu_regions>:
{
    e904:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    e906:	4c03      	ldr	r4, [pc, #12]	; (e914 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    e908:	7822      	ldrb	r2, [r4, #0]
    e90a:	f7ff ff25 	bl	e758 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    e90e:	7020      	strb	r0, [r4, #0]
}
    e910:	bd10      	pop	{r4, pc}
    e912:	bf00      	nop
    e914:	20000824 	.word	0x20000824

0000e918 <arm_core_mpu_mark_areas_for_dynamic_regions>:
{
    e918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e91c:	4d26      	ldr	r5, [pc, #152]	; (e9b8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa0>)
    e91e:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    e920:	4606      	mov	r6, r0
    e922:	f04f 0800 	mov.w	r8, #0
    e926:	46ab      	mov	fp, r5
	MPU->RNR = index;
    e928:	4f24      	ldr	r7, [pc, #144]	; (e9bc <arm_core_mpu_mark_areas_for_dynamic_regions+0xa4>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    e92a:	45d0      	cmp	r8, sl
    e92c:	da1b      	bge.n	e966 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
		if (dyn_region_areas[i].size == 0U) {
    e92e:	f8d6 9004 	ldr.w	r9, [r6, #4]
    e932:	f1b9 0f00 	cmp.w	r9, #0
    e936:	d039      	beq.n	e9ac <arm_core_mpu_mark_areas_for_dynamic_regions+0x94>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    e938:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    e93a:	4608      	mov	r0, r1
    e93c:	9101      	str	r1, [sp, #4]
    e93e:	f002 fdf8 	bl	11532 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    e942:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    e944:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    e946:	eb09 0001 	add.w	r0, r9, r1
    e94a:	3801      	subs	r0, #1
    e94c:	f002 fdf1 	bl	11532 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    e950:	4284      	cmp	r4, r0
    e952:	f04f 0214 	mov.w	r2, #20
    e956:	4b1a      	ldr	r3, [pc, #104]	; (e9c0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xa8>)
    e958:	d008      	beq.n	e96c <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
		dyn_reg_info[i].index =
    e95a:	f06f 0315 	mvn.w	r3, #21
    e95e:	fb02 f808 	mul.w	r8, r2, r8
    e962:	f84b 3008 	str.w	r3, [fp, r8]
}
    e966:	b003      	add	sp, #12
    e968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    e96c:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    e970:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    e972:	d0f8      	beq.n	e966 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    e974:	7819      	ldrb	r1, [r3, #0]
    e976:	42a1      	cmp	r1, r4
    e978:	ddf5      	ble.n	e966 <arm_core_mpu_mark_areas_for_dynamic_regions+0x4e>
	attr->rbar = MPU->RBAR &
    e97a:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    e97e:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    e980:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    e982:	68fc      	ldr	r4, [r7, #12]
    e984:	f100 0108 	add.w	r1, r0, #8
    e988:	7b00      	ldrb	r0, [r0, #12]
    e98a:	f364 0004 	bfi	r0, r4, #0, #5
    e98e:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    e990:	6938      	ldr	r0, [r7, #16]
    e992:	790c      	ldrb	r4, [r1, #4]
    e994:	0840      	lsrs	r0, r0, #1
    e996:	f360 1447 	bfi	r4, r0, #5, #3
    e99a:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    e99c:	68f9      	ldr	r1, [r7, #12]
    e99e:	f021 011f 	bic.w	r1, r1, #31
    e9a2:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    e9a4:	6939      	ldr	r1, [r7, #16]
    e9a6:	f021 011f 	bic.w	r1, r1, #31
    e9aa:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    e9ac:	f108 0801 	add.w	r8, r8, #1
    e9b0:	3514      	adds	r5, #20
    e9b2:	360c      	adds	r6, #12
    e9b4:	e7b9      	b.n	e92a <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    e9b6:	bf00      	nop
    e9b8:	200007a8 	.word	0x200007a8
    e9bc:	e000ed90 	.word	0xe000ed90
    e9c0:	20000824 	.word	0x20000824

0000e9c4 <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    e9c4:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    e9c6:	4b0c      	ldr	r3, [pc, #48]	; (e9f8 <tz_nonsecure_state_setup+0x34>)
    e9c8:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    e9ca:	6803      	ldr	r3, [r0, #0]
    e9cc:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    e9d0:	6843      	ldr	r3, [r0, #4]
    e9d2:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    e9d6:	7b02      	ldrb	r2, [r0, #12]
    e9d8:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    e9dc:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    e9e0:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    e9e4:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    e9e6:	bf48      	it	mi
    e9e8:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    e9ec:	b109      	cbz	r1, e9f2 <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    e9ee:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    e9f2:	f383 8894 	msr	CONTROL_NS, r3
}
    e9f6:	4770      	bx	lr
    e9f8:	e002ed00 	.word	0xe002ed00

0000e9fc <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    e9fc:	4a08      	ldr	r2, [pc, #32]	; (ea20 <tz_nbanked_exception_target_state_set+0x24>)
    e9fe:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    ea00:	b148      	cbz	r0, ea16 <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    ea02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    ea06:	041b      	lsls	r3, r3, #16
    ea08:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ea0a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ea0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    ea12:	60d3      	str	r3, [r2, #12]
}
    ea14:	4770      	bx	lr
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ea16:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    ea18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    ea1c:	e7f5      	b.n	ea0a <tz_nbanked_exception_target_state_set+0xe>
    ea1e:	bf00      	nop
    ea20:	e000ed00 	.word	0xe000ed00

0000ea24 <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ea24:	4a08      	ldr	r2, [pc, #32]	; (ea48 <tz_nonsecure_exception_prio_config+0x24>)
    ea26:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    ea28:	b140      	cbz	r0, ea3c <tz_nonsecure_exception_prio_config+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ea2a:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    ea2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ea30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ea34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    ea38:	60d3      	str	r3, [r2, #12]
}
    ea3a:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    ea3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    ea40:	041b      	lsls	r3, r3, #16
    ea42:	0c1b      	lsrs	r3, r3, #16
    ea44:	e7f4      	b.n	ea30 <tz_nonsecure_exception_prio_config+0xc>
    ea46:	bf00      	nop
    ea48:	e000ed00 	.word	0xe000ed00

0000ea4c <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ea4c:	4a08      	ldr	r2, [pc, #32]	; (ea70 <CONFIG_SYS_PM_MIN_RESIDENCY_DEEP_SLEEP_1+0x10>)
    ea4e:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    ea50:	b140      	cbz	r0, ea64 <CONFIG_SYS_PM_MIN_RESIDENCY_DEEP_SLEEP_1+0x4>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ea52:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    ea54:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ea58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ea5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    ea60:	60d3      	str	r3, [r2, #12]
}
    ea62:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    ea64:	f023 0308 	bic.w	r3, r3, #8
    ea68:	041b      	lsls	r3, r3, #16
    ea6a:	0c1b      	lsrs	r3, r3, #16
    ea6c:	e7f4      	b.n	ea58 <tz_nonsecure_system_reset_req_block+0xc>
    ea6e:	bf00      	nop
    ea70:	e000ed00 	.word	0xe000ed00

0000ea74 <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    ea74:	4a03      	ldr	r2, [pc, #12]	; (ea84 <tz_nonsecure_fpu_access_enable+0x10>)
    ea76:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    ea7a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    ea7e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    ea82:	4770      	bx	lr
    ea84:	e000ed00 	.word	0xe000ed00

0000ea88 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    ea88:	4b08      	ldr	r3, [pc, #32]	; (eaac <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    ea8a:	681a      	ldr	r2, [r3, #0]
    ea8c:	b118      	cbz	r0, ea96 <tz_sau_configure+0xe>
    ea8e:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    ea92:	601a      	str	r2, [r3, #0]
		}
	}
}
    ea94:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    ea96:	f022 0201 	bic.w	r2, r2, #1
    ea9a:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    ea9c:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    ea9e:	b111      	cbz	r1, eaa6 <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    eaa0:	f042 0202 	orr.w	r2, r2, #2
    eaa4:	e7f5      	b.n	ea92 <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    eaa6:	f022 0202 	bic.w	r2, r2, #2
    eaaa:	e7f2      	b.n	ea92 <tz_sau_configure+0xa>
    eaac:	e000edd0 	.word	0xe000edd0

0000eab0 <board_actinius_icarus_init>:
		LOG_INF("eSIM is selected");
	#endif
}

static int board_actinius_icarus_init(const struct device *dev)
{
    eab0:	b510      	push	{r4, lr}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    eab2:	4809      	ldr	r0, [pc, #36]	; (ead8 <board_actinius_icarus_init+0x28>)
    eab4:	f000 fa1e 	bl	eef4 <z_impl_device_get_binding>
	if (!port) {
    eab8:	b158      	cbz	r0, ead2 <board_actinius_icarus_init+0x22>
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	struct gpio_driver_data *data =
    eaba:	68c4      	ldr	r4, [r0, #12]
	return api->pin_configure(port, pin, flags);
    eabc:	6883      	ldr	r3, [r0, #8]
    eabe:	f44f 6220 	mov.w	r2, #2560	; 0xa00
    eac2:	2108      	movs	r1, #8
    eac4:	681b      	ldr	r3, [r3, #0]
    eac6:	4798      	blx	r3
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	ret = gpio_config(port, pin, flags);
	if (ret != 0) {
    eac8:	b918      	cbnz	r0, ead2 <board_actinius_icarus_init+0x22>
	}

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    eaca:	6823      	ldr	r3, [r4, #0]
    eacc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    ead0:	6023      	str	r3, [r4, #0]
	ARG_UNUSED(dev);

	select_sim();

	return 0;
}
    ead2:	2000      	movs	r0, #0
    ead4:	bd10      	pop	{r4, pc}
    ead6:	bf00      	nop
    ead8:	0001215f 	.word	0x0001215f

0000eadc <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(const struct device *dev)
{
    eadc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    eae0:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    eae2:	4c21      	ldr	r4, [pc, #132]	; (eb68 <check_ext_api_requests+0x8c>)
 */
static inline const struct fw_info_ext_api *fw_info_ext_api_check(
							uint32_t ext_api_addr)
{
	const struct fw_info_ext_api *ext_api;
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
    eae4:	4e21      	ldr	r6, [pc, #132]	; (eb6c <check_ext_api_requests+0x90>)
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    eae6:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    eaea:	f8df 9088 	ldr.w	r9, [pc, #136]	; eb74 <check_ext_api_requests+0x98>
{
    eaee:	b085      	sub	sp, #20
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    eaf0:	45a8      	cmp	r8, r5
    eaf2:	d803      	bhi.n	eafc <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    eaf4:	2000      	movs	r0, #0
    eaf6:	b005      	add	sp, #20
    eaf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
    eafc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    eafe:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    eb02:	681f      	ldr	r7, [r3, #0]
    eb04:	ab01      	add	r3, sp, #4
    eb06:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	ext_api = (const struct fw_info_ext_api *)(ext_api_addr);
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    eb0a:	220c      	movs	r2, #12
    eb0c:	4619      	mov	r1, r3
    eb0e:	4638      	mov	r0, r7
    eb10:	f002 fd2c 	bl	1156c <memcmp>
    eb14:	b990      	cbnz	r0, eb3c <check_ext_api_requests+0x60>
    eb16:	b18f      	cbz	r7, eb3c <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    eb18:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
    eb1a:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    eb1c:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    eb1e:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    eb20:	4291      	cmp	r1, r2
    eb22:	d10b      	bne.n	eb3c <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    eb24:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
    eb26:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    eb28:	4291      	cmp	r1, r2
    eb2a:	d807      	bhi.n	eb3c <check_ext_api_requests+0x60>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
    eb2c:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    eb2e:	4291      	cmp	r1, r2
    eb30:	d904      	bls.n	eb3c <check_ext_api_requests+0x60>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
    eb32:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    eb34:	695b      	ldr	r3, [r3, #20]
    eb36:	ea32 0303 	bics.w	r3, r2, r3
    eb3a:	d00a      	beq.n	eb52 <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    eb3c:	6a27      	ldr	r7, [r4, #32]
    eb3e:	b167      	cbz	r7, eb5a <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    eb40:	480b      	ldr	r0, [pc, #44]	; (eb70 <check_ext_api_requests+0x94>)
    eb42:	f002 f961 	bl	10e08 <printk>
			k_panic();
    eb46:	4040      	eors	r0, r0
    eb48:	f380 8811 	msr	BASEPRI, r0
    eb4c:	f04f 0004 	mov.w	r0, #4
    eb50:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    eb52:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    eb54:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    eb56:	441c      	add	r4, r3
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    eb58:	e7ca      	b.n	eaf0 <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    eb5a:	4648      	mov	r0, r9
    eb5c:	f002 f954 	bl	10e08 <printk>
			*ext_api_req->ext_api = NULL;
    eb60:	6a63      	ldr	r3, [r4, #36]	; 0x24
    eb62:	601f      	str	r7, [r3, #0]
    eb64:	e7f5      	b.n	eb52 <check_ext_api_requests+0x76>
    eb66:	bf00      	nop
    eb68:	0000c43c 	.word	0x0000c43c
    eb6c:	00011b7c 	.word	0x00011b7c
    eb70:	00012166 	.word	0x00012166
    eb74:	0001218f 	.word	0x0001218f

0000eb78 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    eb78:	4b05      	ldr	r3, [pc, #20]	; (eb90 <nrf91_errata_14+0x18>)
    eb7a:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    eb7c:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    eb7e:	681b      	ldr	r3, [r3, #0]
    eb80:	2b09      	cmp	r3, #9
    eb82:	d103      	bne.n	eb8c <nrf91_errata_14+0x14>
            {
                switch(var2)
    eb84:	1e43      	subs	r3, r0, #1
    eb86:	4258      	negs	r0, r3
    eb88:	4158      	adcs	r0, r3
    eb8a:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    eb8c:	2000      	movs	r0, #0
    #endif
}
    eb8e:	4770      	bx	lr
    eb90:	00ff0134 	.word	0x00ff0134

0000eb94 <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    eb94:	4a4f      	ldr	r2, [pc, #316]	; (ecd4 <SystemInit+0x140>)
{
    eb96:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    eb98:	6813      	ldr	r3, [r2, #0]
    eb9a:	f043 0302 	orr.w	r3, r3, #2
    eb9e:	6013      	str	r3, [r2, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    eba0:	4b4d      	ldr	r3, [pc, #308]	; (ecd8 <SystemInit+0x144>)
            if (var1 == 0x09)
    eba2:	681b      	ldr	r3, [r3, #0]
    eba4:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    eba6:	bf01      	itttt	eq
    eba8:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    ebac:	2200      	moveq	r2, #0
    ebae:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    ebb2:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    ebb6:	f7ff ffdf 	bl	eb78 <nrf91_errata_14>
    ebba:	b130      	cbz	r0, ebca <SystemInit+0x36>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    ebbc:	2301      	movs	r3, #1
    ebbe:	4a47      	ldr	r2, [pc, #284]	; (ecdc <SystemInit+0x148>)
    ebc0:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    ebc2:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    ebc6:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    ebca:	4b43      	ldr	r3, [pc, #268]	; (ecd8 <SystemInit+0x144>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    ebcc:	681b      	ldr	r3, [r3, #0]
    ebce:	2b09      	cmp	r3, #9
    ebd0:	d107      	bne.n	ebe2 <SystemInit+0x4e>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    ebd2:	4b43      	ldr	r3, [pc, #268]	; (ece0 <SystemInit+0x14c>)
            {
                switch(var2)
    ebd4:	681b      	ldr	r3, [r3, #0]
    ebd6:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    ebd8:	bf1e      	ittt	ne
    ebda:	2201      	movne	r2, #1
    ebdc:	4b41      	ldrne	r3, [pc, #260]	; (ece4 <SystemInit+0x150>)
    ebde:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    ebe2:	f7ff ffc9 	bl	eb78 <nrf91_errata_14>
    ebe6:	b110      	cbz	r0, ebee <SystemInit+0x5a>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    ebe8:	220e      	movs	r2, #14
    ebea:	4b3f      	ldr	r3, [pc, #252]	; (ece8 <SystemInit+0x154>)
    ebec:	601a      	str	r2, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    ebee:	4b3a      	ldr	r3, [pc, #232]	; (ecd8 <SystemInit+0x144>)
            if (var1 == 0x09)
    ebf0:	681b      	ldr	r3, [r3, #0]
    ebf2:	2b09      	cmp	r3, #9
    ebf4:	d104      	bne.n	ec00 <SystemInit+0x6c>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    ebf6:	2200      	movs	r2, #0
    ebf8:	4b3c      	ldr	r3, [pc, #240]	; (ecec <SystemInit+0x158>)
    ebfa:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    ebfc:	2201      	movs	r2, #1
    ebfe:	605a      	str	r2, [r3, #4]
{
    ec00:	2200      	movs	r2, #0
    ec02:	00d3      	lsls	r3, r2, #3
    ec04:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    ec08:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    ec0c:	3101      	adds	r1, #1
    ec0e:	d008      	beq.n	ec22 <SystemInit+0x8e>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    ec10:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    ec14:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    ec16:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    ec1a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    ec1e:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    ec20:	d1ef      	bne.n	ec02 <SystemInit+0x6e>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    ec22:	4b33      	ldr	r3, [pc, #204]	; (ecf0 <SystemInit+0x15c>)
    ec24:	69da      	ldr	r2, [r3, #28]
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    ec26:	07d1      	lsls	r1, r2, #31
    ec28:	d53b      	bpl.n	eca2 <SystemInit+0x10e>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec2a:	4b32      	ldr	r3, [pc, #200]	; (ecf4 <SystemInit+0x160>)
    ec2c:	4619      	mov	r1, r3
    ec2e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    ec32:	2a01      	cmp	r2, #1
    ec34:	d1fb      	bne.n	ec2e <SystemInit+0x9a>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    ec36:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec3a:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    ec3e:	2b01      	cmp	r3, #1
    ec40:	d1fb      	bne.n	ec3a <SystemInit+0xa6>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    ec42:	4b2b      	ldr	r3, [pc, #172]	; (ecf0 <SystemInit+0x15c>)
    ec44:	69da      	ldr	r2, [r3, #28]
          if (uicr_HFXOSRC_erased()){
    ec46:	07d2      	lsls	r2, r2, #31
    ec48:	d508      	bpl.n	ec5c <SystemInit+0xc8>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    ec4a:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec4c:	4929      	ldr	r1, [pc, #164]	; (ecf4 <SystemInit+0x160>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    ec4e:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    ec52:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec54:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    ec58:	2a01      	cmp	r2, #1
    ec5a:	d1fb      	bne.n	ec54 <SystemInit+0xc0>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    ec5c:	6a1a      	ldr	r2, [r3, #32]
    ec5e:	3201      	adds	r2, #1
    ec60:	d10a      	bne.n	ec78 <SystemInit+0xe4>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    ec62:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    ec64:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    ec68:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    ec6c:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec6e:	4a21      	ldr	r2, [pc, #132]	; (ecf4 <SystemInit+0x160>)
    ec70:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    ec74:	2b01      	cmp	r3, #1
    ec76:	d1fb      	bne.n	ec70 <SystemInit+0xdc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    ec78:	2200      	movs	r2, #0
    ec7a:	4b1e      	ldr	r3, [pc, #120]	; (ecf4 <SystemInit+0x160>)
    ec7c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    ec80:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    ec84:	2a01      	cmp	r2, #1
    ec86:	d1fb      	bne.n	ec80 <SystemInit+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
    ec88:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    ec8c:	491a      	ldr	r1, [pc, #104]	; (ecf8 <SystemInit+0x164>)
    ec8e:	4b1b      	ldr	r3, [pc, #108]	; (ecfc <SystemInit+0x168>)
    ec90:	68ca      	ldr	r2, [r1, #12]
    ec92:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    ec96:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    ec98:	60cb      	str	r3, [r1, #12]
    ec9a:	f3bf 8f4f 	dsb	sy
    __NOP();
    ec9e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    eca0:	e7fd      	b.n	ec9e <SystemInit+0x10a>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    eca2:	6a1b      	ldr	r3, [r3, #32]
    eca4:	3301      	adds	r3, #1
    eca6:	d0c0      	beq.n	ec2a <SystemInit+0x96>
        SCB->NSACR |= (3UL << 10);
    eca8:	4b13      	ldr	r3, [pc, #76]	; (ecf8 <SystemInit+0x164>)
    ecaa:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    ecae:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
    ecb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      SCB->CPACR |= (3UL << 20) | (3UL << 22);
    ecb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    ecba:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    ecbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    ecc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ecc6:	f3bf 8f6f 	isb	sy
    SystemCoreClock = __SYSTEM_CLOCK;
    ecca:	4b0d      	ldr	r3, [pc, #52]	; (ed00 <SystemInit+0x16c>)
    eccc:	4a0d      	ldr	r2, [pc, #52]	; (ed04 <SystemInit+0x170>)
    ecce:	601a      	str	r2, [r3, #0]
}
    ecd0:	bd08      	pop	{r3, pc}
    ecd2:	bf00      	nop
    ecd4:	e000edd0 	.word	0xe000edd0
    ecd8:	00ff0130 	.word	0x00ff0130
    ecdc:	50004a38 	.word	0x50004a38
    ece0:	00ff0134 	.word	0x00ff0134
    ece4:	50004000 	.word	0x50004000
    ece8:	5003aee4 	.word	0x5003aee4
    ecec:	5000470c 	.word	0x5000470c
    ecf0:	00ff8000 	.word	0x00ff8000
    ecf4:	50039000 	.word	0x50039000
    ecf8:	e000ed00 	.word	0xe000ed00
    ecfc:	05fa0004 	.word	0x05fa0004
    ed00:	20000024 	.word	0x20000024
    ed04:	03d09000 	.word	0x03d09000

0000ed08 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    ed08:	4b04      	ldr	r3, [pc, #16]	; (ed1c <nrfx_clock_init+0x14>)
    ed0a:	791a      	ldrb	r2, [r3, #4]
    ed0c:	b922      	cbnz	r2, ed18 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    ed0e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    ed10:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    ed12:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    ed14:	4802      	ldr	r0, [pc, #8]	; (ed20 <nrfx_clock_init+0x18>)
    ed16:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    ed18:	4802      	ldr	r0, [pc, #8]	; (ed24 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    ed1a:	4770      	bx	lr
    ed1c:	200007bc 	.word	0x200007bc
    ed20:	0bad0000 	.word	0x0bad0000
    ed24:	0bad000c 	.word	0x0bad000c

0000ed28 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    ed28:	b110      	cbz	r0, ed30 <nrfx_clock_start+0x8>
    ed2a:	2801      	cmp	r0, #1
    ed2c:	d020      	beq.n	ed70 <nrfx_clock_start+0x48>
    ed2e:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    ed30:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    ed34:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    ed38:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    ed3c:	03c9      	lsls	r1, r1, #15
    ed3e:	d511      	bpl.n	ed64 <nrfx_clock_start+0x3c>
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    ed40:	f003 0303 	and.w	r3, r3, #3
    ed44:	2b02      	cmp	r3, #2
    ed46:	d10d      	bne.n	ed64 <nrfx_clock_start+0x3c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    ed48:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ed4c:	2200      	movs	r2, #0
    ed4e:	4b0d      	ldr	r3, [pc, #52]	; (ed84 <nrfx_clock_start+0x5c>)
    ed50:	601a      	str	r2, [r3, #0]
    ed52:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ed54:	2202      	movs	r2, #2
    ed56:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ed5a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ed5e:	2201      	movs	r2, #1
    ed60:	609a      	str	r2, [r3, #8]
}
    ed62:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    ed64:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ed68:	2201      	movs	r2, #1
    ed6a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
}
    ed6e:	e7ed      	b.n	ed4c <nrfx_clock_start+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ed70:	2200      	movs	r2, #0
    ed72:	4b05      	ldr	r3, [pc, #20]	; (ed88 <nrfx_clock_start+0x60>)
    ed74:	601a      	str	r2, [r3, #0]
    ed76:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    ed78:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ed7c:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ed80:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    ed82:	4770      	bx	lr
    ed84:	50005104 	.word	0x50005104
    ed88:	50005100 	.word	0x50005100

0000ed8c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    ed8c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    ed8e:	b110      	cbz	r0, ed96 <nrfx_clock_stop+0xa>
    ed90:	2801      	cmp	r0, #1
    ed92:	d018      	beq.n	edc6 <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    ed94:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    ed96:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ed9a:	2202      	movs	r2, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ed9c:	2101      	movs	r1, #1
    ed9e:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    eda2:	461c      	mov	r4, r3
    p_reg->INTENCLR = mask;
    eda4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    eda8:	4a15      	ldr	r2, [pc, #84]	; (ee00 <nrfx_clock_stop+0x74>)
    edaa:	6010      	str	r0, [r2, #0]
    edac:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    edae:	4a15      	ldr	r2, [pc, #84]	; (ee04 <nrfx_clock_stop+0x78>)
    edb0:	6011      	str	r1, [r2, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    edb2:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    edb6:	03db      	lsls	r3, r3, #15
    edb8:	d5ec      	bpl.n	ed94 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    edba:	2001      	movs	r0, #1
    edbc:	f002 fc59 	bl	11672 <nrfx_busy_wait>
    edc0:	3d01      	subs	r5, #1
    edc2:	d1f6      	bne.n	edb2 <nrfx_clock_stop+0x26>
    edc4:	e7e6      	b.n	ed94 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    edc6:	f04f 2450 	mov.w	r4, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    edca:	2200      	movs	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    edcc:	f242 7510 	movw	r5, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    edd0:	4b0d      	ldr	r3, [pc, #52]	; (ee08 <nrfx_clock_stop+0x7c>)
    p_reg->INTENCLR = mask;
    edd2:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    edd6:	601a      	str	r2, [r3, #0]
    edd8:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    edda:	4b0c      	ldr	r3, [pc, #48]	; (ee0c <nrfx_clock_stop+0x80>)
    eddc:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    edde:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    ede2:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    ede6:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    edea:	03d2      	lsls	r2, r2, #15
    edec:	d5d2      	bpl.n	ed94 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    edee:	2b00      	cmp	r3, #0
    edf0:	d0d0      	beq.n	ed94 <nrfx_clock_stop+0x8>
    edf2:	2001      	movs	r0, #1
    edf4:	f002 fc3d 	bl	11672 <nrfx_busy_wait>
    edf8:	3d01      	subs	r5, #1
    edfa:	d1f0      	bne.n	edde <nrfx_clock_stop+0x52>
    edfc:	e7ca      	b.n	ed94 <nrfx_clock_stop+0x8>
    edfe:	bf00      	nop
    ee00:	50005104 	.word	0x50005104
    ee04:	5000500c 	.word	0x5000500c
    ee08:	50005100 	.word	0x50005100
    ee0c:	50005004 	.word	0x50005004

0000ee10 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    ee10:	4b16      	ldr	r3, [pc, #88]	; (ee6c <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    ee12:	b510      	push	{r4, lr}
    ee14:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    ee16:	b152      	cbz	r2, ee2e <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ee18:	2000      	movs	r0, #0
    ee1a:	6018      	str	r0, [r3, #0]
    ee1c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    ee1e:	2201      	movs	r2, #1
    ee20:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ee24:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    ee28:	4b11      	ldr	r3, [pc, #68]	; (ee70 <nrfx_power_clock_irq_handler+0x60>)
    ee2a:	681b      	ldr	r3, [r3, #0]
    ee2c:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    ee2e:	4b11      	ldr	r3, [pc, #68]	; (ee74 <nrfx_power_clock_irq_handler+0x64>)
    ee30:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    ee32:	b18a      	cbz	r2, ee58 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    ee34:	2200      	movs	r2, #0
    ee36:	601a      	str	r2, [r3, #0]
    ee38:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    ee3a:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    ee3e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    ee42:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    ee46:	f002 0203 	and.w	r2, r2, #3
    ee4a:	2a01      	cmp	r2, #1
    ee4c:	f04f 0102 	mov.w	r1, #2
    ee50:	d103      	bne.n	ee5a <nrfx_power_clock_irq_handler+0x4a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    ee52:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    ee56:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    ee58:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    ee5a:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    ee5e:	4b04      	ldr	r3, [pc, #16]	; (ee70 <nrfx_power_clock_irq_handler+0x60>)
    ee60:	2001      	movs	r0, #1
}
    ee62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    ee66:	681b      	ldr	r3, [r3, #0]
    ee68:	4718      	bx	r3
    ee6a:	bf00      	nop
    ee6c:	50005100 	.word	0x50005100
    ee70:	200007bc 	.word	0x200007bc
    ee74:	50005104 	.word	0x50005104

0000ee78 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    ee78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    ee7a:	4b10      	ldr	r3, [pc, #64]	; (eebc <z_sys_init_run_level+0x44>)
			/* Initialization failed.
			 * Set the init status bit so device is not declared ready.
			 */
			sys_bitfield_set_bit(
				(mem_addr_t) __device_init_status_start,
				(dev - __device_start));
    ee7c:	4f10      	ldr	r7, [pc, #64]	; (eec0 <z_sys_init_run_level+0x48>)
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    ee7e:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    ee82:	3001      	adds	r0, #1
    ee84:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    ee88:	42ae      	cmp	r6, r5
    ee8a:	d800      	bhi.n	ee8e <z_sys_init_run_level+0x16>
		}
	}
}
    ee8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((entry->init(dev) != 0) && (dev != NULL)) {
    ee8e:	e9d5 3400 	ldrd	r3, r4, [r5]
    ee92:	4620      	mov	r0, r4
    ee94:	4798      	blx	r3
    ee96:	b170      	cbz	r0, eeb6 <z_sys_init_run_level+0x3e>
    ee98:	b16c      	cbz	r4, eeb6 <z_sys_init_run_level+0x3e>

static ALWAYS_INLINE void sys_set_bit(mem_addr_t addr, unsigned int bit)
{
	uint32_t temp = *(volatile uint32_t *)addr;

	*(volatile uint32_t *)addr = temp | (1 << bit);
    ee9a:	2301      	movs	r3, #1
				(dev - __device_start));
    ee9c:	1be4      	subs	r4, r4, r7
	void sys_bitfield_set_bit(mem_addr_t addr, unsigned int bit)
{
	/* Doing memory offsets in terms of 32-bit values to prevent
	 * alignment issues
	 */
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    ee9e:	4a09      	ldr	r2, [pc, #36]	; (eec4 <z_sys_init_run_level+0x4c>)
    eea0:	1124      	asrs	r4, r4, #4
    eea2:	0961      	lsrs	r1, r4, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    eea4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
	sys_set_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    eea8:	f004 041f 	and.w	r4, r4, #31
	*(volatile uint32_t *)addr = temp | (1 << bit);
    eeac:	fa03 f404 	lsl.w	r4, r3, r4
    eeb0:	4304      	orrs	r4, r0
    eeb2:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    eeb6:	3508      	adds	r5, #8
    eeb8:	e7e6      	b.n	ee88 <z_sys_init_run_level+0x10>
    eeba:	bf00      	nop
    eebc:	00011d10 	.word	0x00011d10
    eec0:	20000090 	.word	0x20000090
    eec4:	200000c0 	.word	0x200000c0

0000eec8 <z_device_ready>:

bool z_device_ready(const struct device *dev)
{
	/* Set bit indicates device failed initialization */
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
					(dev - __device_start)));
    eec8:	4b08      	ldr	r3, [pc, #32]	; (eeec <z_device_ready+0x24>)
    eeca:	1ac0      	subs	r0, r0, r3
    eecc:	1100      	asrs	r0, r0, #4
}

static ALWAYS_INLINE
	int sys_bitfield_test_bit(mem_addr_t addr, unsigned int bit)
{
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    eece:	4b08      	ldr	r3, [pc, #32]	; (eef0 <z_device_ready+0x28>)
    eed0:	0942      	lsrs	r2, r0, #5
	uint32_t temp = *(volatile uint32_t *)addr;
    eed2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
	return temp & (1 << bit);
    eed6:	2301      	movs	r3, #1
	return sys_test_bit(addr + ((bit >> 5) << 2), bit & 0x1F);
    eed8:	f000 001f 	and.w	r0, r0, #31
	return temp & (1 << bit);
    eedc:	fa03 f000 	lsl.w	r0, r3, r0
	return !(sys_bitfield_test_bit((mem_addr_t)__device_init_status_start,
    eee0:	4210      	tst	r0, r2
}
    eee2:	bf0c      	ite	eq
    eee4:	4618      	moveq	r0, r3
    eee6:	2000      	movne	r0, #0
    eee8:	4770      	bx	lr
    eeea:	bf00      	nop
    eeec:	20000090 	.word	0x20000090
    eef0:	200000c0 	.word	0x200000c0

0000eef4 <z_impl_device_get_binding>:
	for (dev = __device_start; dev != __device_end; dev++) {
    eef4:	4911      	ldr	r1, [pc, #68]	; (ef3c <z_impl_device_get_binding+0x48>)
{
    eef6:	b570      	push	{r4, r5, r6, lr}
    eef8:	4605      	mov	r5, r0
    eefa:	460e      	mov	r6, r1
	for (dev = __device_start; dev != __device_end; dev++) {
    eefc:	4c10      	ldr	r4, [pc, #64]	; (ef40 <z_impl_device_get_binding+0x4c>)
    eefe:	428c      	cmp	r4, r1
    ef00:	d104      	bne.n	ef0c <z_impl_device_get_binding+0x18>
	for (dev = __device_start; dev != __device_end; dev++) {
    ef02:	4c0f      	ldr	r4, [pc, #60]	; (ef40 <z_impl_device_get_binding+0x4c>)
    ef04:	42b4      	cmp	r4, r6
    ef06:	d10a      	bne.n	ef1e <z_impl_device_get_binding+0x2a>
	return NULL;
    ef08:	2400      	movs	r4, #0
    ef0a:	e014      	b.n	ef36 <z_impl_device_get_binding+0x42>
		if (z_device_ready(dev) && (dev->name == name)) {
    ef0c:	4620      	mov	r0, r4
    ef0e:	f7ff ffdb 	bl	eec8 <z_device_ready>
    ef12:	b110      	cbz	r0, ef1a <z_impl_device_get_binding+0x26>
    ef14:	6823      	ldr	r3, [r4, #0]
    ef16:	42ab      	cmp	r3, r5
    ef18:	d00d      	beq.n	ef36 <z_impl_device_get_binding+0x42>
	for (dev = __device_start; dev != __device_end; dev++) {
    ef1a:	3410      	adds	r4, #16
    ef1c:	e7ef      	b.n	eefe <z_impl_device_get_binding+0xa>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    ef1e:	4620      	mov	r0, r4
    ef20:	f7ff ffd2 	bl	eec8 <z_device_ready>
    ef24:	b908      	cbnz	r0, ef2a <z_impl_device_get_binding+0x36>
	for (dev = __device_start; dev != __device_end; dev++) {
    ef26:	3410      	adds	r4, #16
    ef28:	e7ec      	b.n	ef04 <z_impl_device_get_binding+0x10>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    ef2a:	4628      	mov	r0, r5
    ef2c:	6821      	ldr	r1, [r4, #0]
    ef2e:	f002 fb11 	bl	11554 <strcmp>
    ef32:	2800      	cmp	r0, #0
    ef34:	d1f7      	bne.n	ef26 <z_impl_device_get_binding+0x32>
}
    ef36:	4620      	mov	r0, r4
    ef38:	bd70      	pop	{r4, r5, r6, pc}
    ef3a:	bf00      	nop
    ef3c:	200000c0 	.word	0x200000c0
    ef40:	20000090 	.word	0x20000090

0000ef44 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *p1, void *unused2, void *unused3)
{
    ef44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ef46:	4605      	mov	r5, r0
		 */
		int key = arch_irq_lock();
		struct k_thread *to_abort = cpu->pending_abort;

		if (to_abort) {
			cpu->pending_abort = NULL;
    ef48:	2700      	movs	r7, #0
	_kernel.idle = ticks;
    ef4a:	4e1b      	ldr	r6, [pc, #108]	; (efb8 <idle+0x74>)
    ef4c:	f04f 0220 	mov.w	r2, #32
    ef50:	f3ef 8311 	mrs	r3, BASEPRI
    ef54:	f382 8811 	msr	BASEPRI, r2
    ef58:	f3bf 8f6f 	isb	sy
		struct k_thread *to_abort = cpu->pending_abort;
    ef5c:	6928      	ldr	r0, [r5, #16]
		if (to_abort) {
    ef5e:	b188      	cbz	r0, ef84 <idle+0x40>
			cpu->pending_abort = NULL;
    ef60:	612f      	str	r7, [r5, #16]
	__asm__ volatile(
    ef62:	f383 8811 	msr	BASEPRI, r3
    ef66:	f3bf 8f6f 	isb	sy
			 * is continued below.
			 */
			LOG_DBG("idle %p aborting thread %p",
				_current, to_abort);

			z_thread_single_abort(to_abort);
    ef6a:	f000 fbed 	bl	f748 <z_thread_single_abort>
	__asm__ volatile(
    ef6e:	f04f 0320 	mov.w	r3, #32
    ef72:	f3ef 8011 	mrs	r0, BASEPRI
    ef76:	f383 8811 	msr	BASEPRI, r3
    ef7a:	f3bf 8f6f 	isb	sy
    ef7e:	f002 fbc5 	bl	1170c <z_reschedule_irqlock>
			 * in order to abort the thread, and we now need to
			 * figure out what to do next, it's not necessarily
			 * the case that there are no other runnable threads.
			 */
			z_reschedule_unlocked();
			continue;
    ef82:	e7e3      	b.n	ef4c <idle+0x8>
	__asm__ volatile(
    ef84:	f383 8811 	msr	BASEPRI, r3
    ef88:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    ef8c:	f04f 0220 	mov.w	r2, #32
    ef90:	f3ef 8311 	mrs	r3, BASEPRI
    ef94:	f382 8811 	msr	BASEPRI, r2
    ef98:	f3bf 8f6f 	isb	sy
	int32_t ticks = z_get_next_timeout_expiry();
    ef9c:	f002 fc82 	bl	118a4 <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    efa0:	2101      	movs	r1, #1
	int32_t ticks = z_get_next_timeout_expiry();
    efa2:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    efa4:	2802      	cmp	r0, #2
    efa6:	bfd8      	it	le
    efa8:	4608      	movle	r0, r1
    efaa:	f002 fc8b 	bl	118c4 <z_set_timeout_expiry>
	_kernel.idle = ticks;
    efae:	6274      	str	r4, [r6, #36]	; 0x24
	arch_cpu_idle();
    efb0:	f7ff f95a 	bl	e268 <arch_cpu_idle>
}
    efb4:	e7ca      	b.n	ef4c <idle+0x8>
    efb6:	bf00      	nop
    efb8:	200007c4 	.word	0x200007c4

0000efbc <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    efbc:	4802      	ldr	r0, [pc, #8]	; (efc8 <z_bss_zero+0xc>)
    efbe:	4a03      	ldr	r2, [pc, #12]	; (efcc <z_bss_zero+0x10>)
    efc0:	2100      	movs	r1, #0
    efc2:	1a12      	subs	r2, r2, r0
    efc4:	f002 bb24 	b.w	11610 <memset>
    efc8:	20000118 	.word	0x20000118
    efcc:	20000828 	.word	0x20000828

0000efd0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    efd0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    efd2:	4806      	ldr	r0, [pc, #24]	; (efec <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    efd4:	4a06      	ldr	r2, [pc, #24]	; (eff0 <z_data_copy+0x20>)
    efd6:	4907      	ldr	r1, [pc, #28]	; (eff4 <z_data_copy+0x24>)
    efd8:	1a12      	subs	r2, r2, r0
    efda:	f002 faee 	bl	115ba <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    efde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    efe2:	4a05      	ldr	r2, [pc, #20]	; (eff8 <z_data_copy+0x28>)
    efe4:	4905      	ldr	r1, [pc, #20]	; (effc <z_data_copy+0x2c>)
    efe6:	4806      	ldr	r0, [pc, #24]	; (f000 <z_data_copy+0x30>)
    efe8:	f002 bae7 	b.w	115ba <memcpy>
    efec:	20000000 	.word	0x20000000
    eff0:	20000114 	.word	0x20000114
    eff4:	000121d8 	.word	0x000121d8
    eff8:	00000000 	.word	0x00000000
    effc:	000121d8 	.word	0x000121d8
    f000:	20000000 	.word	0x20000000

0000f004 <bg_thread_main>:
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    f004:	2201      	movs	r2, #1
{
    f006:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    f008:	4b08      	ldr	r3, [pc, #32]	; (f02c <bg_thread_main+0x28>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    f00a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    f00c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    f00e:	f7ff ff33 	bl	ee78 <z_sys_init_run_level>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    f012:	2003      	movs	r0, #3
    f014:	f7ff ff30 	bl	ee78 <z_sys_init_run_level>

	z_init_static_threads();
    f018:	f000 fdd8 	bl	fbcc <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    f01c:	f001 fece 	bl	10dbc <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    f020:	4a03      	ldr	r2, [pc, #12]	; (f030 <bg_thread_main+0x2c>)
    f022:	7b13      	ldrb	r3, [r2, #12]
    f024:	f023 0301 	bic.w	r3, r3, #1
    f028:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    f02a:	bd08      	pop	{r3, pc}
    f02c:	20000825 	.word	0x20000825
    f030:	20000198 	.word	0x20000198

0000f034 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    f034:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
    f038:	4b37      	ldr	r3, [pc, #220]	; (f118 <z_cstart+0xe4>)
    f03a:	b0a7      	sub	sp, #156	; 0x9c
	uint32_t msp =
    f03c:	f503 6900 	add.w	r9, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    f040:	f389 8808 	msr	MSP, r9
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
    f044:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    f048:	2400      	movs	r4, #0
    f04a:	23e0      	movs	r3, #224	; 0xe0
    f04c:	4d33      	ldr	r5, [pc, #204]	; (f11c <z_cstart+0xe8>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f04e:	f04f 0b01 	mov.w	fp, #1
    f052:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    f056:	77ec      	strb	r4, [r5, #31]
    f058:	762c      	strb	r4, [r5, #24]
    f05a:	766c      	strb	r4, [r5, #25]
    f05c:	76ac      	strb	r4, [r5, #26]
    f05e:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    f060:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
    f062:	4e2f      	ldr	r6, [pc, #188]	; (f120 <z_cstart+0xec>)
    f064:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    f068:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
    f06a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f06c:	f8df a0cc 	ldr.w	sl, [pc, #204]	; f13c <z_cstart+0x108>
    f070:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    f074:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
    f076:	63ac      	str	r4, [r5, #56]	; 0x38

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    f078:	f7ff fa9c 	bl	e5b4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    f07c:	f7ff f8ee 	bl	e25c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    f080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    f084:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    f086:	62eb      	str	r3, [r5, #44]	; 0x2c
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    f088:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    f08c:	4d25      	ldr	r5, [pc, #148]	; (f124 <z_cstart+0xf0>)
	dummy_thread->base.user_options = K_ESSENTIAL;
    f08e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    f092:	ab06      	add	r3, sp, #24
    f094:	60ab      	str	r3, [r5, #8]

	z_dummy_thread_init(&dummy_thread);
#endif

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    f096:	4620      	mov	r0, r4
	dummy_thread->stack_info.size = 0U;
    f098:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
    f09c:	f7ff feec 	bl	ee78 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    f0a0:	2001      	movs	r0, #1
    f0a2:	f7ff fee9 	bl	ee78 <z_sys_init_run_level>
	z_sched_init();
    f0a6:	f000 fc97 	bl	f9d8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f0aa:	4b1f      	ldr	r3, [pc, #124]	; (f128 <z_cstart+0xf4>)
	_kernel.ready_q.cache = &z_main_thread;
    f0ac:	62ae      	str	r6, [r5, #40]	; 0x28
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    f0ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    f0b2:	491e      	ldr	r1, [pc, #120]	; (f12c <z_cstart+0xf8>)
    f0b4:	9305      	str	r3, [sp, #20]
    f0b6:	4630      	mov	r0, r6
    f0b8:	4653      	mov	r3, sl
    f0ba:	e9cd 4b03 	strd	r4, fp, [sp, #12]
    f0be:	e9cd 4401 	strd	r4, r4, [sp, #4]
    f0c2:	9400      	str	r4, [sp, #0]
    f0c4:	f000 fd52 	bl	fb6c <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f0c8:	7b73      	ldrb	r3, [r6, #13]
    f0ca:	4680      	mov	r8, r0
    f0cc:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
    f0d0:	4630      	mov	r0, r6
    f0d2:	7373      	strb	r3, [r6, #13]
    f0d4:	f002 fb46 	bl	11764 <z_ready_thread>
	z_setup_new_thread(thread, stack,
    f0d8:	230f      	movs	r3, #15
    f0da:	4f15      	ldr	r7, [pc, #84]	; (f130 <z_cstart+0xfc>)
    f0dc:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f0e0:	e9cd 4302 	strd	r4, r3, [sp, #8]
    f0e4:	4913      	ldr	r1, [pc, #76]	; (f134 <z_cstart+0x100>)
    f0e6:	4b14      	ldr	r3, [pc, #80]	; (f138 <z_cstart+0x104>)
    f0e8:	4638      	mov	r0, r7
    f0ea:	e9cd b404 	strd	fp, r4, [sp, #16]
    f0ee:	e9cd 5400 	strd	r5, r4, [sp]
    f0f2:	f000 fd3b 	bl	fb6c <z_setup_new_thread>
    f0f6:	7b7b      	ldrb	r3, [r7, #13]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    f0f8:	4652      	mov	r2, sl
    f0fa:	f023 0304 	bic.w	r3, r3, #4
    f0fe:	737b      	strb	r3, [r7, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    f100:	f105 031c 	add.w	r3, r5, #28
    f104:	4641      	mov	r1, r8
    f106:	4630      	mov	r0, r6
	list->tail = (sys_dnode_t *)list;
    f108:	e9c5 3307 	strd	r3, r3, [r5, #28]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    f10c:	60ef      	str	r7, [r5, #12]
		_kernel.cpus[i].id = i;
    f10e:	762c      	strb	r4, [r5, #24]
		_kernel.cpus[i].irq_stack =
    f110:	f8c5 9004 	str.w	r9, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    f114:	f7ff f884 	bl	e220 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    f118:	20001968 	.word	0x20001968
    f11c:	e000ed00 	.word	0xe000ed00
    f120:	20000198 	.word	0x20000198
    f124:	200007c4 	.word	0x200007c4
    f128:	000121cd 	.word	0x000121cd
    f12c:	20000828 	.word	0x20000828
    f130:	20000118 	.word	0x20000118
    f134:	20001828 	.word	0x20001828
    f138:	0000ef45 	.word	0x0000ef45
    f13c:	0000f005 	.word	0x0000f005

0000f140 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    f140:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f142:	4b0e      	ldr	r3, [pc, #56]	; (f17c <init_mem_slab_module+0x3c>)
    f144:	4c0e      	ldr	r4, [pc, #56]	; (f180 <init_mem_slab_module+0x40>)
    f146:	42a3      	cmp	r3, r4
    f148:	d301      	bcc.n	f14e <init_mem_slab_module+0xe>
		}
		SYS_TRACING_OBJ_INIT(k_mem_slab, slab);
		z_object_init(slab);
	}

out:
    f14a:	2000      	movs	r0, #0
	return rc;
}
    f14c:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    f14e:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    f152:	ea41 0200 	orr.w	r2, r1, r0
    f156:	f012 0203 	ands.w	r2, r2, #3
    f15a:	d10b      	bne.n	f174 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    f15c:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    f15e:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    f160:	42aa      	cmp	r2, r5
    f162:	d101      	bne.n	f168 <init_mem_slab_module+0x28>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    f164:	331c      	adds	r3, #28
    f166:	e7ee      	b.n	f146 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    f168:	695e      	ldr	r6, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    f16a:	3201      	adds	r2, #1
		*(char **)p = slab->free_list;
    f16c:	600e      	str	r6, [r1, #0]
		slab->free_list = p;
    f16e:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    f170:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    f172:	e7f5      	b.n	f160 <init_mem_slab_module+0x20>
		return -EINVAL;
    f174:	f06f 0015 	mvn.w	r0, #21
	return rc;
    f178:	e7e8      	b.n	f14c <init_mem_slab_module+0xc>
    f17a:	bf00      	nop
    f17c:	200000c4 	.word	0x200000c4
    f180:	200000c4 	.word	0x200000c4

0000f184 <k_mem_slab_alloc>:
out:
	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    f184:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    f186:	460c      	mov	r4, r1
    f188:	4616      	mov	r6, r2
    f18a:	461f      	mov	r7, r3
    f18c:	f04f 0320 	mov.w	r3, #32
    f190:	f3ef 8111 	mrs	r1, BASEPRI
    f194:	f383 8811 	msr	BASEPRI, r3
    f198:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	int result;

	if (slab->free_list != NULL) {
    f19c:	6943      	ldr	r3, [r0, #20]
    f19e:	b15b      	cbz	r3, f1b8 <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    f1a0:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    f1a2:	681b      	ldr	r3, [r3, #0]
    f1a4:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    f1a6:	6983      	ldr	r3, [r0, #24]
    f1a8:	3301      	adds	r3, #1
    f1aa:	6183      	str	r3, [r0, #24]
		result = 0;
    f1ac:	2000      	movs	r0, #0
	__asm__ volatile(
    f1ae:	f381 8811 	msr	BASEPRI, r1
    f1b2:	f3bf 8f6f 	isb	sy
		return result;
	}

	k_spin_unlock(&lock, key);

	return result;
    f1b6:	e011      	b.n	f1dc <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    f1b8:	ea56 0207 	orrs.w	r2, r6, r7
    f1bc:	d103      	bne.n	f1c6 <k_mem_slab_alloc+0x42>
		result = -ENOMEM;
    f1be:	f06f 000b 	mvn.w	r0, #11
		*mem = NULL;
    f1c2:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    f1c4:	e7f3      	b.n	f1ae <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&lock, key, &slab->wait_q, timeout);
    f1c6:	4602      	mov	r2, r0
    f1c8:	e9cd 6700 	strd	r6, r7, [sp]
    f1cc:	4804      	ldr	r0, [pc, #16]	; (f1e0 <k_mem_slab_alloc+0x5c>)
    f1ce:	f000 fb7d 	bl	f8cc <z_pend_curr>
		if (result == 0) {
    f1d2:	b918      	cbnz	r0, f1dc <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    f1d4:	4b03      	ldr	r3, [pc, #12]	; (f1e4 <k_mem_slab_alloc+0x60>)
    f1d6:	689b      	ldr	r3, [r3, #8]
    f1d8:	695b      	ldr	r3, [r3, #20]
    f1da:	6023      	str	r3, [r4, #0]
}
    f1dc:	b002      	add	sp, #8
    f1de:	bdd0      	pop	{r4, r6, r7, pc}
    f1e0:	20000826 	.word	0x20000826
    f1e4:	200007c4 	.word	0x200007c4

0000f1e8 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    f1e8:	b570      	push	{r4, r5, r6, lr}
    f1ea:	4604      	mov	r4, r0
    f1ec:	460d      	mov	r5, r1
	__asm__ volatile(
    f1ee:	f04f 0320 	mov.w	r3, #32
    f1f2:	f3ef 8611 	mrs	r6, BASEPRI
    f1f6:	f383 8811 	msr	BASEPRI, r3
    f1fa:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    f1fe:	f002 fb0c 	bl	1181a <z_unpend_first_thread>

	if (pending_thread != NULL) {
    f202:	b158      	cbz	r0, f21c <k_mem_slab_free+0x34>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    f204:	2100      	movs	r1, #0
		z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    f206:	682a      	ldr	r2, [r5, #0]
    f208:	67c1      	str	r1, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    f20a:	6142      	str	r2, [r0, #20]
		z_ready_thread(pending_thread);
    f20c:	f002 faaa 	bl	11764 <z_ready_thread>
		z_reschedule(&lock, key);
    f210:	4631      	mov	r1, r6
		**(char ***)mem = slab->free_list;
		slab->free_list = *(char **)mem;
		slab->num_used--;
		k_spin_unlock(&lock, key);
	}
}
    f212:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule(&lock, key);
    f216:	4808      	ldr	r0, [pc, #32]	; (f238 <k_mem_slab_free+0x50>)
    f218:	f000 b910 	b.w	f43c <z_reschedule>
		**(char ***)mem = slab->free_list;
    f21c:	682b      	ldr	r3, [r5, #0]
    f21e:	6962      	ldr	r2, [r4, #20]
    f220:	601a      	str	r2, [r3, #0]
		slab->free_list = *(char **)mem;
    f222:	682b      	ldr	r3, [r5, #0]
    f224:	6163      	str	r3, [r4, #20]
		slab->num_used--;
    f226:	69a3      	ldr	r3, [r4, #24]
    f228:	3b01      	subs	r3, #1
    f22a:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    f22c:	f386 8811 	msr	BASEPRI, r6
    f230:	f3bf 8f6f 	isb	sy
}
    f234:	bd70      	pop	{r4, r5, r6, pc}
    f236:	bf00      	nop
    f238:	20000826 	.word	0x20000826

0000f23c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    f23c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    f240:	4604      	mov	r4, r0
    f242:	4616      	mov	r6, r2
    f244:	461f      	mov	r7, r3
	__asm__ volatile(
    f246:	f04f 0320 	mov.w	r3, #32
    f24a:	f3ef 8811 	mrs	r8, BASEPRI
    f24e:	f383 8811 	msr	BASEPRI, r3
    f252:	f3bf 8f6f 	isb	sy
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	sys_trace_mutex_lock(mutex);
	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    f256:	68c3      	ldr	r3, [r0, #12]
    f258:	4a32      	ldr	r2, [pc, #200]	; (f324 <z_impl_k_mutex_lock+0xe8>)
    f25a:	b16b      	cbz	r3, f278 <z_impl_k_mutex_lock+0x3c>
    f25c:	6880      	ldr	r0, [r0, #8]
    f25e:	6891      	ldr	r1, [r2, #8]
    f260:	4288      	cmp	r0, r1
    f262:	d019      	beq.n	f298 <z_impl_k_mutex_lock+0x5c>
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    f264:	ea56 0307 	orrs.w	r3, r6, r7
    f268:	d118      	bne.n	f29c <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    f26a:	f388 8811 	msr	BASEPRI, r8
    f26e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
		return -EBUSY;
    f272:	f06f 000f 	mvn.w	r0, #15
    f276:	e00c      	b.n	f292 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    f278:	6891      	ldr	r1, [r2, #8]
    f27a:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
    f27e:	3301      	adds	r3, #1
    f280:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    f282:	6893      	ldr	r3, [r2, #8]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    f284:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
    f286:	60a3      	str	r3, [r4, #8]
    f288:	f388 8811 	msr	BASEPRI, r8
    f28c:	f3bf 8f6f 	isb	sy
		return 0;
    f290:	2000      	movs	r0, #0
		k_spin_unlock(&lock, key);
	}

	sys_trace_end_call(SYS_TRACE_ID_MUTEX_LOCK);
	return -EAGAIN;
}
    f292:	b002      	add	sp, #8
    f294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    f298:	6921      	ldr	r1, [r4, #16]
    f29a:	e7f0      	b.n	f27e <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    f29c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f2a0:	f991 100e 	ldrsb.w	r1, [r1, #14]
    f2a4:	4299      	cmp	r1, r3
    f2a6:	bfa8      	it	ge
    f2a8:	4619      	movge	r1, r3
    f2aa:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    f2ae:	4299      	cmp	r1, r3
    f2b0:	da2c      	bge.n	f30c <z_impl_k_mutex_lock+0xd0>
		return z_set_prio(mutex->owner, new_prio);
    f2b2:	f000 fb4d 	bl	f950 <z_set_prio>
    f2b6:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    f2b8:	4622      	mov	r2, r4
    f2ba:	4641      	mov	r1, r8
    f2bc:	e9cd 6700 	strd	r6, r7, [sp]
    f2c0:	4819      	ldr	r0, [pc, #100]	; (f328 <z_impl_k_mutex_lock+0xec>)
    f2c2:	f000 fb03 	bl	f8cc <z_pend_curr>
	if (got_mutex == 0) {
    f2c6:	2800      	cmp	r0, #0
    f2c8:	d0e3      	beq.n	f292 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    f2ca:	f04f 0320 	mov.w	r3, #32
    f2ce:	f3ef 8611 	mrs	r6, BASEPRI
    f2d2:	f383 8811 	msr	BASEPRI, r3
    f2d6:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    f2da:	6823      	ldr	r3, [r4, #0]
    f2dc:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f2de:	42a3      	cmp	r3, r4
    f2e0:	d007      	beq.n	f2f2 <z_impl_k_mutex_lock+0xb6>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    f2e2:	b133      	cbz	r3, f2f2 <z_impl_k_mutex_lock+0xb6>
    f2e4:	f993 300e 	ldrsb.w	r3, [r3, #14]
    f2e8:	4299      	cmp	r1, r3
    f2ea:	bfa8      	it	ge
    f2ec:	4619      	movge	r1, r3
    f2ee:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f2f2:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    f2f4:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f2f8:	4299      	cmp	r1, r3
    f2fa:	d109      	bne.n	f310 <z_impl_k_mutex_lock+0xd4>
	if (resched) {
    f2fc:	b16d      	cbz	r5, f31a <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
    f2fe:	4631      	mov	r1, r6
    f300:	4809      	ldr	r0, [pc, #36]	; (f328 <z_impl_k_mutex_lock+0xec>)
    f302:	f000 f89b 	bl	f43c <z_reschedule>
	return -EAGAIN;
    f306:	f06f 000a 	mvn.w	r0, #10
    f30a:	e7c2      	b.n	f292 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    f30c:	2500      	movs	r5, #0
    f30e:	e7d3      	b.n	f2b8 <z_impl_k_mutex_lock+0x7c>
		return z_set_prio(mutex->owner, new_prio);
    f310:	f000 fb1e 	bl	f950 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    f314:	2800      	cmp	r0, #0
    f316:	d1f2      	bne.n	f2fe <z_impl_k_mutex_lock+0xc2>
    f318:	e7f0      	b.n	f2fc <z_impl_k_mutex_lock+0xc0>
	__asm__ volatile(
    f31a:	f386 8811 	msr	BASEPRI, r6
    f31e:	f3bf 8f6f 	isb	sy
    f322:	e7f0      	b.n	f306 <z_impl_k_mutex_lock+0xca>
    f324:	200007c4 	.word	0x200007c4
    f328:	20000826 	.word	0x20000826

0000f32c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    f32c:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	CHECKIF(mutex->owner == NULL) {
    f32e:	6883      	ldr	r3, [r0, #8]
{
    f330:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    f332:	2b00      	cmp	r3, #0
    f334:	d036      	beq.n	f3a4 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    f336:	4a1e      	ldr	r2, [pc, #120]	; (f3b0 <z_impl_k_mutex_unlock+0x84>)
    f338:	6892      	ldr	r2, [r2, #8]
    f33a:	4293      	cmp	r3, r2
    f33c:	d135      	bne.n	f3aa <z_impl_k_mutex_unlock+0x7e>
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    f33e:	7bda      	ldrb	r2, [r3, #15]
    f340:	3a01      	subs	r2, #1
    f342:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
    f344:	68c3      	ldr	r3, [r0, #12]
    f346:	2b01      	cmp	r3, #1
    f348:	d005      	beq.n	f356 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    f34a:	3b01      	subs	r3, #1
    f34c:	60c3      	str	r3, [r0, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
    f34e:	f000 f8d9 	bl	f504 <k_sched_unlock>
	sys_trace_end_call(SYS_TRACE_ID_MUTEX_UNLOCK);

	return 0;
    f352:	2000      	movs	r0, #0
}
    f354:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    f356:	f04f 0320 	mov.w	r3, #32
    f35a:	f3ef 8511 	mrs	r5, BASEPRI
    f35e:	f383 8811 	msr	BASEPRI, r3
    f362:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    f366:	6901      	ldr	r1, [r0, #16]
    f368:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    f36a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    f36e:	4299      	cmp	r1, r3
    f370:	d001      	beq.n	f376 <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    f372:	f000 faed 	bl	f950 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    f376:	4620      	mov	r0, r4
    f378:	f002 fa4f 	bl	1181a <z_unpend_first_thread>
	mutex->owner = new_owner;
    f37c:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    f37e:	b158      	cbz	r0, f398 <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    f380:	f990 200e 	ldrsb.w	r2, [r0, #14]
    f384:	6122      	str	r2, [r4, #16]
    f386:	2200      	movs	r2, #0
    f388:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    f38a:	f002 f9eb 	bl	11764 <z_ready_thread>
		z_reschedule(&lock, key);
    f38e:	4629      	mov	r1, r5
    f390:	4808      	ldr	r0, [pc, #32]	; (f3b4 <z_impl_k_mutex_unlock+0x88>)
    f392:	f000 f853 	bl	f43c <z_reschedule>
    f396:	e7da      	b.n	f34e <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    f398:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    f39a:	f385 8811 	msr	BASEPRI, r5
    f39e:	f3bf 8f6f 	isb	sy
    f3a2:	e7d4      	b.n	f34e <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    f3a4:	f06f 0015 	mvn.w	r0, #21
    f3a8:	e7d4      	b.n	f354 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    f3aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f3ae:	e7d1      	b.n	f354 <z_impl_k_mutex_unlock+0x28>
    f3b0:	200007c4 	.word	0x200007c4
    f3b4:	20000826 	.word	0x20000826

0000f3b8 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    f3b8:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    f3ba:	4c08      	ldr	r4, [pc, #32]	; (f3dc <z_reset_time_slice+0x24>)
    f3bc:	6823      	ldr	r3, [r4, #0]
    f3be:	b15b      	cbz	r3, f3d8 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    f3c0:	f7fe fb82 	bl	dac8 <z_clock_elapsed>
    f3c4:	6822      	ldr	r2, [r4, #0]
    f3c6:	4906      	ldr	r1, [pc, #24]	; (f3e0 <z_reset_time_slice+0x28>)
    f3c8:	4410      	add	r0, r2
    f3ca:	6148      	str	r0, [r1, #20]
		z_set_timeout_expiry(slice_time, false);
	}
}
    f3cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    f3d0:	2100      	movs	r1, #0
    f3d2:	4610      	mov	r0, r2
    f3d4:	f002 ba76 	b.w	118c4 <z_set_timeout_expiry>
}
    f3d8:	bd10      	pop	{r4, pc}
    f3da:	bf00      	nop
    f3dc:	20000800 	.word	0x20000800
    f3e0:	200007c4 	.word	0x200007c4

0000f3e4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    f3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f3e6:	460c      	mov	r4, r1
	__asm__ volatile(
    f3e8:	f04f 0320 	mov.w	r3, #32
    f3ec:	f3ef 8511 	mrs	r5, BASEPRI
    f3f0:	f383 8811 	msr	BASEPRI, r3
    f3f4:	f3bf 8f6f 	isb	sy
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    f3f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    f3fc:	f240 36e7 	movw	r6, #999	; 0x3e7
    f400:	2700      	movs	r7, #0
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    f402:	2200      	movs	r2, #0
    f404:	fbe1 6700 	umlal	r6, r7, r1, r0
    f408:	4b09      	ldr	r3, [pc, #36]	; (f430 <k_sched_time_slice_set+0x4c>)
    f40a:	4630      	mov	r0, r6
    f40c:	615a      	str	r2, [r3, #20]
    f40e:	4639      	mov	r1, r7
    f410:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    f414:	2300      	movs	r3, #0
    f416:	f7fd f811 	bl	c43c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    f41a:	4b06      	ldr	r3, [pc, #24]	; (f434 <k_sched_time_slice_set+0x50>)
    f41c:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    f41e:	4b06      	ldr	r3, [pc, #24]	; (f438 <k_sched_time_slice_set+0x54>)
    f420:	601c      	str	r4, [r3, #0]
		z_reset_time_slice();
    f422:	f7ff ffc9 	bl	f3b8 <z_reset_time_slice>
	__asm__ volatile(
    f426:	f385 8811 	msr	BASEPRI, r5
    f42a:	f3bf 8f6f 	isb	sy
	}
}
    f42e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f430:	200007c4 	.word	0x200007c4
    f434:	20000800 	.word	0x20000800
    f438:	200007fc 	.word	0x200007fc

0000f43c <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    f43c:	b949      	cbnz	r1, f452 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    f43e:	f3ef 8005 	mrs	r0, IPSR
    f442:	b930      	cbnz	r0, f452 <z_reschedule+0x16>
	return _kernel.ready_q.cache;
    f444:	4b05      	ldr	r3, [pc, #20]	; (f45c <z_reschedule+0x20>)
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    f446:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    f448:	689b      	ldr	r3, [r3, #8]
    f44a:	429a      	cmp	r2, r3
    f44c:	d001      	beq.n	f452 <z_reschedule+0x16>
	ret = arch_swap(key);
    f44e:	f7fe be41 	b.w	e0d4 <arch_swap>
    f452:	f381 8811 	msr	BASEPRI, r1
    f456:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    f45a:	4770      	bx	lr
    f45c:	200007c4 	.word	0x200007c4

0000f460 <k_sched_lock>:
	__asm__ volatile(
    f460:	f04f 0320 	mov.w	r3, #32
    f464:	f3ef 8111 	mrs	r1, BASEPRI
    f468:	f383 8811 	msr	BASEPRI, r3
    f46c:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
    f470:	4b04      	ldr	r3, [pc, #16]	; (f484 <k_sched_lock+0x24>)
    f472:	689a      	ldr	r2, [r3, #8]
    f474:	7bd3      	ldrb	r3, [r2, #15]
    f476:	3b01      	subs	r3, #1
    f478:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    f47a:	f381 8811 	msr	BASEPRI, r1
    f47e:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    f482:	4770      	bx	lr
    f484:	200007c4 	.word	0x200007c4

0000f488 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    f488:	4b09      	ldr	r3, [pc, #36]	; (f4b0 <z_priq_dumb_remove+0x28>)
    f48a:	f103 022c 	add.w	r2, r3, #44	; 0x2c
    f48e:	4282      	cmp	r2, r0
    f490:	d105      	bne.n	f49e <z_priq_dumb_remove+0x16>
    f492:	689b      	ldr	r3, [r3, #8]
    f494:	428b      	cmp	r3, r1
    f496:	d102      	bne.n	f49e <z_priq_dumb_remove+0x16>
    f498:	7b4b      	ldrb	r3, [r1, #13]
    f49a:	06db      	lsls	r3, r3, #27
    f49c:	d106      	bne.n	f4ac <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    f49e:	e9d1 3200 	ldrd	r3, r2, [r1]
    f4a2:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    f4a4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    f4a6:	2300      	movs	r3, #0
	node->prev = NULL;
    f4a8:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    f4ac:	4770      	bx	lr
    f4ae:	bf00      	nop
    f4b0:	200007c4 	.word	0x200007c4

0000f4b4 <update_cache>:
{
    f4b4:	b538      	push	{r3, r4, r5, lr}
    f4b6:	4c12      	ldr	r4, [pc, #72]	; (f500 <update_cache+0x4c>)
    f4b8:	4601      	mov	r1, r0
	if (_current_cpu->pending_abort != NULL) {
    f4ba:	6923      	ldr	r3, [r4, #16]
    f4bc:	68a2      	ldr	r2, [r4, #8]
    f4be:	b10b      	cbz	r3, f4c4 <update_cache+0x10>
	return thread ? thread : _current_cpu->idle_thread;
    f4c0:	68e5      	ldr	r5, [r4, #12]
    f4c2:	e00c      	b.n	f4de <update_cache+0x2a>
	thread = _priq_run_best(&_kernel.ready_q.runq);
    f4c4:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    f4c8:	f002 f942 	bl	11750 <z_priq_dumb_best>
    f4cc:	4605      	mov	r5, r0
	if (_current->base.thread_state & _THREAD_ABORTING) {
    f4ce:	7b53      	ldrb	r3, [r2, #13]
    f4d0:	0698      	lsls	r0, r3, #26
		_current->base.thread_state |= _THREAD_DEAD;
    f4d2:	bf44      	itt	mi
    f4d4:	f043 0308 	orrmi.w	r3, r3, #8
    f4d8:	7353      	strbmi	r3, [r2, #13]
	return thread ? thread : _current_cpu->idle_thread;
    f4da:	2d00      	cmp	r5, #0
    f4dc:	d0f0      	beq.n	f4c0 <update_cache+0xc>
	if (preempt_ok != 0) {
    f4de:	b949      	cbnz	r1, f4f4 <update_cache+0x40>
	if (z_is_thread_prevented_from_running(_current)) {
    f4e0:	7b53      	ldrb	r3, [r2, #13]
    f4e2:	06db      	lsls	r3, r3, #27
    f4e4:	d106      	bne.n	f4f4 <update_cache+0x40>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    f4e6:	69ab      	ldr	r3, [r5, #24]
    f4e8:	b923      	cbnz	r3, f4f4 <update_cache+0x40>
	if (is_preempt(_current) || is_metairq(thread)) {
    f4ea:	89d3      	ldrh	r3, [r2, #14]
    f4ec:	2b7f      	cmp	r3, #127	; 0x7f
    f4ee:	d901      	bls.n	f4f4 <update_cache+0x40>
		_kernel.ready_q.cache = _current;
    f4f0:	62a2      	str	r2, [r4, #40]	; 0x28
}
    f4f2:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    f4f4:	4295      	cmp	r5, r2
    f4f6:	d001      	beq.n	f4fc <update_cache+0x48>
			z_reset_time_slice();
    f4f8:	f7ff ff5e 	bl	f3b8 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    f4fc:	62a5      	str	r5, [r4, #40]	; 0x28
}
    f4fe:	e7f8      	b.n	f4f2 <update_cache+0x3e>
    f500:	200007c4 	.word	0x200007c4

0000f504 <k_sched_unlock>:
{
    f504:	b510      	push	{r4, lr}
	__asm__ volatile(
    f506:	f04f 0320 	mov.w	r3, #32
    f50a:	f3ef 8411 	mrs	r4, BASEPRI
    f50e:	f383 8811 	msr	BASEPRI, r3
    f512:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    f516:	4b08      	ldr	r3, [pc, #32]	; (f538 <k_sched_unlock+0x34>)
		update_cache(0);
    f518:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    f51a:	689a      	ldr	r2, [r3, #8]
    f51c:	7bd3      	ldrb	r3, [r2, #15]
    f51e:	3301      	adds	r3, #1
    f520:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    f522:	f7ff ffc7 	bl	f4b4 <update_cache>
	__asm__ volatile(
    f526:	f384 8811 	msr	BASEPRI, r4
    f52a:	f3bf 8f6f 	isb	sy
}
    f52e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    f532:	f002 b8f7 	b.w	11724 <z_reschedule_unlocked>
    f536:	bf00      	nop
    f538:	200007c4 	.word	0x200007c4

0000f53c <ready_thread>:
{
    f53c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    f53e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    f542:	7b43      	ldrb	r3, [r0, #13]
    f544:	2a00      	cmp	r2, #0
    f546:	db2c      	blt.n	f5a2 <ready_thread+0x66>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f548:	06db      	lsls	r3, r3, #27
    f54a:	d12a      	bne.n	f5a2 <ready_thread+0x66>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *t)
{
	return !sys_dnode_is_linked(&t->node);
    f54c:	6983      	ldr	r3, [r0, #24]
    f54e:	bb43      	cbnz	r3, f5a2 <ready_thread+0x66>
	return list->head == list;
    f550:	4a15      	ldr	r2, [pc, #84]	; (f5a8 <ready_thread+0x6c>)
    f552:	4611      	mov	r1, r2
    f554:	f851 4f2c 	ldr.w	r4, [r1, #44]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f558:	428c      	cmp	r4, r1
    f55a:	bf18      	it	ne
    f55c:	4623      	movne	r3, r4
    f55e:	2b00      	cmp	r3, #0
    f560:	bf38      	it	cc
    f562:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f564:	6b14      	ldr	r4, [r2, #48]	; 0x30
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f566:	b1b3      	cbz	r3, f596 <ready_thread+0x5a>
	if (thread_1->base.prio < thread_2->base.prio) {
    f568:	f990 600e 	ldrsb.w	r6, [r0, #14]
    f56c:	f993 500e 	ldrsb.w	r5, [r3, #14]
    f570:	42ae      	cmp	r6, r5
    f572:	db03      	blt.n	f57c <ready_thread+0x40>
	return (node == list->tail) ? NULL : node->next;
    f574:	42a3      	cmp	r3, r4
    f576:	d00e      	beq.n	f596 <ready_thread+0x5a>
    f578:	681b      	ldr	r3, [r3, #0]
    f57a:	e7f4      	b.n	f566 <ready_thread+0x2a>
	node->prev = successor->prev;
    f57c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    f57e:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    f582:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    f584:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    f586:	7b43      	ldrb	r3, [r0, #13]
    f588:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f58c:	7343      	strb	r3, [r0, #13]
}
    f58e:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    f590:	2000      	movs	r0, #0
    f592:	f7ff bf8f 	b.w	f4b4 <update_cache>
	node->prev = list->tail;
    f596:	e9c0 1400 	strd	r1, r4, [r0]
	list->tail->next = node;
    f59a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    f59c:	6018      	str	r0, [r3, #0]
	list->tail = node;
    f59e:	6310      	str	r0, [r2, #48]	; 0x30
}
    f5a0:	e7f1      	b.n	f586 <ready_thread+0x4a>
}
    f5a2:	bc70      	pop	{r4, r5, r6}
    f5a4:	4770      	bx	lr
    f5a6:	bf00      	nop
    f5a8:	200007c4 	.word	0x200007c4

0000f5ac <z_sched_start>:
{
    f5ac:	b510      	push	{r4, lr}
	__asm__ volatile(
    f5ae:	f04f 0220 	mov.w	r2, #32
    f5b2:	f3ef 8411 	mrs	r4, BASEPRI
    f5b6:	f382 8811 	msr	BASEPRI, r2
    f5ba:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    f5be:	7b42      	ldrb	r2, [r0, #13]
    f5c0:	0751      	lsls	r1, r2, #29
    f5c2:	d404      	bmi.n	f5ce <z_sched_start+0x22>
	__asm__ volatile(
    f5c4:	f384 8811 	msr	BASEPRI, r4
    f5c8:	f3bf 8f6f 	isb	sy
}
    f5cc:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    f5ce:	f022 0204 	bic.w	r2, r2, #4
    f5d2:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    f5d4:	f7ff ffb2 	bl	f53c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    f5d8:	4621      	mov	r1, r4
}
    f5da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    f5de:	4801      	ldr	r0, [pc, #4]	; (f5e4 <z_sched_start+0x38>)
    f5e0:	f7ff bf2c 	b.w	f43c <z_reschedule>
    f5e4:	20000826 	.word	0x20000826

0000f5e8 <move_thread_to_end_of_prio_q>:
{
    f5e8:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    f5ea:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    f5ee:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    f5f0:	2b00      	cmp	r3, #0
    f5f2:	da02      	bge.n	f5fa <move_thread_to_end_of_prio_q+0x12>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    f5f4:	4817      	ldr	r0, [pc, #92]	; (f654 <move_thread_to_end_of_prio_q+0x6c>)
    f5f6:	f7ff ff47 	bl	f488 <z_priq_dumb_remove>
	return list->head == list;
    f5fa:	4a17      	ldr	r2, [pc, #92]	; (f658 <move_thread_to_end_of_prio_q+0x70>)
    f5fc:	4610      	mov	r0, r2
    f5fe:	f850 3f2c 	ldr.w	r3, [r0, #44]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f602:	6b14      	ldr	r4, [r2, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f604:	4283      	cmp	r3, r0
    f606:	bf08      	it	eq
    f608:	2300      	moveq	r3, #0
    f60a:	2b00      	cmp	r3, #0
    f60c:	bf38      	it	cc
    f60e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f610:	b1d3      	cbz	r3, f648 <move_thread_to_end_of_prio_q+0x60>
	if (thread_1->base.prio < thread_2->base.prio) {
    f612:	f991 600e 	ldrsb.w	r6, [r1, #14]
    f616:	f993 500e 	ldrsb.w	r5, [r3, #14]
    f61a:	42ae      	cmp	r6, r5
    f61c:	db03      	blt.n	f626 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    f61e:	42a3      	cmp	r3, r4
    f620:	d012      	beq.n	f648 <move_thread_to_end_of_prio_q+0x60>
    f622:	681b      	ldr	r3, [r3, #0]
    f624:	e7f4      	b.n	f610 <move_thread_to_end_of_prio_q+0x28>
	node->prev = successor->prev;
    f626:	6858      	ldr	r0, [r3, #4]
	node->next = successor;
    f628:	e9c1 3000 	strd	r3, r0, [r1]
	successor->prev->next = node;
    f62c:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    f62e:	6059      	str	r1, [r3, #4]
	thread->base.thread_state |= states;
    f630:	7b4b      	ldrb	r3, [r1, #13]
	update_cache(thread == _current);
    f632:	6890      	ldr	r0, [r2, #8]
    f634:	f063 037f 	orn	r3, r3, #127	; 0x7f
    f638:	734b      	strb	r3, [r1, #13]
    f63a:	1a43      	subs	r3, r0, r1
    f63c:	4258      	negs	r0, r3
    f63e:	4158      	adcs	r0, r3
}
    f640:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    f644:	f7ff bf36 	b.w	f4b4 <update_cache>
	node->prev = list->tail;
    f648:	e9c1 0400 	strd	r0, r4, [r1]
	list->tail->next = node;
    f64c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    f64e:	6019      	str	r1, [r3, #0]
	list->tail = node;
    f650:	6311      	str	r1, [r2, #48]	; 0x30
}
    f652:	e7ed      	b.n	f630 <move_thread_to_end_of_prio_q+0x48>
    f654:	200007f0 	.word	0x200007f0
    f658:	200007c4 	.word	0x200007c4

0000f65c <z_time_slice>:
{
    f65c:	4601      	mov	r1, r0
    f65e:	b570      	push	{r4, r5, r6, lr}
	__asm__ volatile(
    f660:	f04f 0320 	mov.w	r3, #32
    f664:	f3ef 8411 	mrs	r4, BASEPRI
    f668:	f383 8811 	msr	BASEPRI, r3
    f66c:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    f670:	4b16      	ldr	r3, [pc, #88]	; (f6cc <z_time_slice+0x70>)
    f672:	4a17      	ldr	r2, [pc, #92]	; (f6d0 <z_time_slice+0x74>)
    f674:	6898      	ldr	r0, [r3, #8]
    f676:	6815      	ldr	r5, [r2, #0]
    f678:	42a8      	cmp	r0, r5
    f67a:	461d      	mov	r5, r3
    f67c:	d106      	bne.n	f68c <z_time_slice+0x30>
			z_reset_time_slice();
    f67e:	f7ff fe9b 	bl	f3b8 <z_reset_time_slice>
	__asm__ volatile(
    f682:	f384 8811 	msr	BASEPRI, r4
    f686:	f3bf 8f6f 	isb	sy
}
    f68a:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    f68c:	2600      	movs	r6, #0
    f68e:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    f690:	4a10      	ldr	r2, [pc, #64]	; (f6d4 <z_time_slice+0x78>)
    f692:	6812      	ldr	r2, [r2, #0]
    f694:	b1ba      	cbz	r2, f6c6 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    f696:	89c2      	ldrh	r2, [r0, #14]
    f698:	2a7f      	cmp	r2, #127	; 0x7f
    f69a:	d814      	bhi.n	f6c6 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    f69c:	7b42      	ldrb	r2, [r0, #13]
    f69e:	06d2      	lsls	r2, r2, #27
    f6a0:	d111      	bne.n	f6c6 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    f6a2:	4a0d      	ldr	r2, [pc, #52]	; (f6d8 <z_time_slice+0x7c>)
    f6a4:	f990 600e 	ldrsb.w	r6, [r0, #14]
    f6a8:	6812      	ldr	r2, [r2, #0]
    f6aa:	4296      	cmp	r6, r2
    f6ac:	db0b      	blt.n	f6c6 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    f6ae:	4a0b      	ldr	r2, [pc, #44]	; (f6dc <z_time_slice+0x80>)
    f6b0:	4290      	cmp	r0, r2
    f6b2:	d008      	beq.n	f6c6 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    f6b4:	695a      	ldr	r2, [r3, #20]
    f6b6:	428a      	cmp	r2, r1
    f6b8:	dc02      	bgt.n	f6c0 <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    f6ba:	f7ff ff95 	bl	f5e8 <move_thread_to_end_of_prio_q>
    f6be:	e7de      	b.n	f67e <z_time_slice+0x22>
			_current_cpu->slice_ticks -= ticks;
    f6c0:	1a52      	subs	r2, r2, r1
    f6c2:	615a      	str	r2, [r3, #20]
    f6c4:	e7dd      	b.n	f682 <z_time_slice+0x26>
		_current_cpu->slice_ticks = 0;
    f6c6:	2300      	movs	r3, #0
    f6c8:	616b      	str	r3, [r5, #20]
    f6ca:	e7da      	b.n	f682 <z_time_slice+0x26>
    f6cc:	200007c4 	.word	0x200007c4
    f6d0:	200007f8 	.word	0x200007f8
    f6d4:	20000800 	.word	0x20000800
    f6d8:	200007fc 	.word	0x200007fc
    f6dc:	20000118 	.word	0x20000118

0000f6e0 <z_impl_k_thread_suspend>:
{
    f6e0:	b570      	push	{r4, r5, r6, lr}
    f6e2:	4604      	mov	r4, r0
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    f6e4:	3018      	adds	r0, #24
    f6e6:	f002 f8c7 	bl	11878 <z_abort_timeout>
	__asm__ volatile(
    f6ea:	f04f 0320 	mov.w	r3, #32
    f6ee:	f3ef 8611 	mrs	r6, BASEPRI
    f6f2:	f383 8811 	msr	BASEPRI, r3
    f6f6:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    f6fa:	f994 300d 	ldrsb.w	r3, [r4, #13]
    f6fe:	2b00      	cmp	r3, #0
    f700:	da07      	bge.n	f712 <z_impl_k_thread_suspend+0x32>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    f702:	4621      	mov	r1, r4
    f704:	480e      	ldr	r0, [pc, #56]	; (f740 <z_impl_k_thread_suspend+0x60>)
    f706:	f7ff febf 	bl	f488 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    f70a:	7b63      	ldrb	r3, [r4, #13]
    f70c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f710:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    f712:	4d0c      	ldr	r5, [pc, #48]	; (f744 <z_impl_k_thread_suspend+0x64>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    f714:	7b63      	ldrb	r3, [r4, #13]
    f716:	68a8      	ldr	r0, [r5, #8]
    f718:	f043 0310 	orr.w	r3, r3, #16
    f71c:	7363      	strb	r3, [r4, #13]
    f71e:	1b03      	subs	r3, r0, r4
    f720:	4258      	negs	r0, r3
    f722:	4158      	adcs	r0, r3
    f724:	f7ff fec6 	bl	f4b4 <update_cache>
	__asm__ volatile(
    f728:	f386 8811 	msr	BASEPRI, r6
    f72c:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    f730:	68ab      	ldr	r3, [r5, #8]
    f732:	42a3      	cmp	r3, r4
    f734:	d103      	bne.n	f73e <z_impl_k_thread_suspend+0x5e>
}
    f736:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    f73a:	f001 bff3 	b.w	11724 <z_reschedule_unlocked>
}
    f73e:	bd70      	pop	{r4, r5, r6, pc}
    f740:	200007f0 	.word	0x200007f0
    f744:	200007c4 	.word	0x200007c4

0000f748 <z_thread_single_abort>:
{
    f748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f74c:	4604      	mov	r4, r0
	__asm__ volatile(
    f74e:	f04f 0320 	mov.w	r3, #32
    f752:	f3ef 8211 	mrs	r2, BASEPRI
    f756:	f383 8811 	msr	BASEPRI, r3
    f75a:	f3bf 8f6f 	isb	sy
	if ((thread->base.thread_state &
    f75e:	7b43      	ldrb	r3, [r0, #13]
    f760:	f013 0f28 	tst.w	r3, #40	; 0x28
    f764:	d005      	beq.n	f772 <z_thread_single_abort+0x2a>
	__asm__ volatile(
    f766:	f382 8811 	msr	BASEPRI, r2
    f76a:	f3bf 8f6f 	isb	sy
}
    f76e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	thread->base.thread_state |= _THREAD_ABORTING;
    f772:	f043 0320 	orr.w	r3, r3, #32
    f776:	7343      	strb	r3, [r0, #13]
    f778:	f382 8811 	msr	BASEPRI, r2
    f77c:	f3bf 8f6f 	isb	sy
    f780:	3018      	adds	r0, #24
    f782:	f002 f879 	bl	11878 <z_abort_timeout>
	__asm__ volatile(
    f786:	f04f 0320 	mov.w	r3, #32
    f78a:	f3ef 8611 	mrs	r6, BASEPRI
    f78e:	f383 8811 	msr	BASEPRI, r3
    f792:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f796:	7b63      	ldrb	r3, [r4, #13]
    f798:	06d8      	lsls	r0, r3, #27
    f79a:	d116      	bne.n	f7ca <z_thread_single_abort+0x82>
		if (z_is_thread_ready(thread)) {
    f79c:	69a2      	ldr	r2, [r4, #24]
    f79e:	b9a2      	cbnz	r2, f7ca <z_thread_single_abort+0x82>
			if (z_is_thread_queued(thread)) {
    f7a0:	0619      	lsls	r1, r3, #24
    f7a2:	d507      	bpl.n	f7b4 <z_thread_single_abort+0x6c>
				_priq_run_remove(&_kernel.ready_q.runq,
    f7a4:	4621      	mov	r1, r4
    f7a6:	4826      	ldr	r0, [pc, #152]	; (f840 <z_thread_single_abort+0xf8>)
    f7a8:	f7ff fe6e 	bl	f488 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    f7ac:	7b63      	ldrb	r3, [r4, #13]
    f7ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f7b2:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    f7b4:	4b23      	ldr	r3, [pc, #140]	; (f844 <z_thread_single_abort+0xfc>)
    f7b6:	6898      	ldr	r0, [r3, #8]
    f7b8:	1b02      	subs	r2, r0, r4
    f7ba:	4250      	negs	r0, r2
    f7bc:	4150      	adcs	r0, r2
    f7be:	f7ff fe79 	bl	f4b4 <update_cache>
			waiter->base.pended_on = NULL;
    f7c2:	2700      	movs	r7, #0
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    f7c4:	f104 0830 	add.w	r8, r4, #48	; 0x30
    f7c8:	e01d      	b.n	f806 <z_thread_single_abort+0xbe>
			if (z_is_thread_pending(thread)) {
    f7ca:	079b      	lsls	r3, r3, #30
    f7cc:	d5f9      	bpl.n	f7c2 <z_thread_single_abort+0x7a>
				_priq_wait_remove(&pended_on(thread)->waitq,
    f7ce:	4621      	mov	r1, r4
    f7d0:	68a0      	ldr	r0, [r4, #8]
    f7d2:	f7ff fe59 	bl	f488 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    f7d6:	7b63      	ldrb	r3, [r4, #13]
    f7d8:	f023 0302 	bic.w	r3, r3, #2
    f7dc:	7363      	strb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    f7de:	2300      	movs	r3, #0
    f7e0:	60a3      	str	r3, [r4, #8]
    f7e2:	e7ee      	b.n	f7c2 <z_thread_single_abort+0x7a>
    f7e4:	f105 0018 	add.w	r0, r5, #24
    f7e8:	f002 f846 	bl	11878 <z_abort_timeout>
			_priq_wait_remove(&pended_on(waiter)->waitq, waiter);
    f7ec:	68a8      	ldr	r0, [r5, #8]
    f7ee:	4629      	mov	r1, r5
    f7f0:	f7ff fe4a 	bl	f488 <z_priq_dumb_remove>
    f7f4:	7b6b      	ldrb	r3, [r5, #13]
			ready_thread(waiter);
    f7f6:	4628      	mov	r0, r5
    f7f8:	f023 0302 	bic.w	r3, r3, #2
    f7fc:	736b      	strb	r3, [r5, #13]
			waiter->base.pended_on = NULL;
    f7fe:	60af      	str	r7, [r5, #8]
    f800:	67ef      	str	r7, [r5, #124]	; 0x7c
			ready_thread(waiter);
    f802:	f7ff fe9b 	bl	f53c <ready_thread>
	return list->head == list;
    f806:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f808:	4545      	cmp	r5, r8
    f80a:	d001      	beq.n	f810 <z_thread_single_abort+0xc8>
		while ((waiter = z_waitq_head(&thread->base.join_waiters)) !=
    f80c:	2d00      	cmp	r5, #0
    f80e:	d1e9      	bne.n	f7e4 <z_thread_single_abort+0x9c>
		if (z_is_idle_thread_object(_current)) {
    f810:	4b0c      	ldr	r3, [pc, #48]	; (f844 <z_thread_single_abort+0xfc>)
    f812:	689a      	ldr	r2, [r3, #8]
    f814:	4b0c      	ldr	r3, [pc, #48]	; (f848 <z_thread_single_abort+0x100>)
    f816:	429a      	cmp	r2, r3
    f818:	d102      	bne.n	f820 <z_thread_single_abort+0xd8>
			update_cache(1);
    f81a:	2001      	movs	r0, #1
    f81c:	f7ff fe4a 	bl	f4b4 <update_cache>
		thread->base.thread_state |= _THREAD_DEAD;
    f820:	7b63      	ldrb	r3, [r4, #13]
    f822:	f043 0308 	orr.w	r3, r3, #8
    f826:	7363      	strb	r3, [r4, #13]
		fn_abort = thread->fn_abort;
    f828:	6e23      	ldr	r3, [r4, #96]	; 0x60
	__asm__ volatile(
    f82a:	f386 8811 	msr	BASEPRI, r6
    f82e:	f3bf 8f6f 	isb	sy
	if (fn_abort != NULL) {
    f832:	2b00      	cmp	r3, #0
    f834:	d09b      	beq.n	f76e <z_thread_single_abort+0x26>
		fn_abort(thread);
    f836:	4620      	mov	r0, r4
}
    f838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		fn_abort(thread);
    f83c:	4718      	bx	r3
    f83e:	bf00      	nop
    f840:	200007f0 	.word	0x200007f0
    f844:	200007c4 	.word	0x200007c4
    f848:	20000118 	.word	0x20000118

0000f84c <unready_thread>:
{
    f84c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    f84e:	f990 300d 	ldrsb.w	r3, [r0, #13]
{
    f852:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    f854:	2b00      	cmp	r3, #0
    f856:	da06      	bge.n	f866 <unready_thread+0x1a>
		_priq_run_remove(&_kernel.ready_q.runq, thread);
    f858:	4807      	ldr	r0, [pc, #28]	; (f878 <unready_thread+0x2c>)
    f85a:	f7ff fe15 	bl	f488 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    f85e:	7b4b      	ldrb	r3, [r1, #13]
    f860:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    f864:	734b      	strb	r3, [r1, #13]
	update_cache(thread == _current);
    f866:	4b05      	ldr	r3, [pc, #20]	; (f87c <unready_thread+0x30>)
    f868:	6898      	ldr	r0, [r3, #8]
    f86a:	1a43      	subs	r3, r0, r1
    f86c:	4258      	negs	r0, r3
    f86e:	4158      	adcs	r0, r3
}
    f870:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    f874:	f7ff be1e 	b.w	f4b4 <update_cache>
    f878:	200007f0 	.word	0x200007f0
    f87c:	200007c4 	.word	0x200007c4

0000f880 <pend>:
{
    f880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f884:	4606      	mov	r6, r0
    f886:	4614      	mov	r4, r2
    f888:	461d      	mov	r5, r3
	__asm__ volatile(
    f88a:	f04f 0320 	mov.w	r3, #32
    f88e:	f3ef 8711 	mrs	r7, BASEPRI
    f892:	f383 8811 	msr	BASEPRI, r3
    f896:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    f89a:	f001 ff93 	bl	117c4 <add_to_waitq_locked>
	__asm__ volatile(
    f89e:	f387 8811 	msr	BASEPRI, r7
    f8a2:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    f8a6:	1c6b      	adds	r3, r5, #1
    f8a8:	bf08      	it	eq
    f8aa:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    f8ae:	d008      	beq.n	f8c2 <pend+0x42>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    f8b0:	4622      	mov	r2, r4
    f8b2:	462b      	mov	r3, r5
    f8b4:	f106 0018 	add.w	r0, r6, #24
    f8b8:	4903      	ldr	r1, [pc, #12]	; (f8c8 <pend+0x48>)
}
    f8ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f8be:	f000 ba47 	b.w	fd50 <z_add_timeout>
    f8c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f8c6:	bf00      	nop
    f8c8:	00011785 	.word	0x00011785

0000f8cc <z_pend_curr>:
{
    f8cc:	b510      	push	{r4, lr}
    f8ce:	460c      	mov	r4, r1
	pending_current = _current;
    f8d0:	4b06      	ldr	r3, [pc, #24]	; (f8ec <z_pend_curr+0x20>)
{
    f8d2:	4611      	mov	r1, r2
	pending_current = _current;
    f8d4:	6898      	ldr	r0, [r3, #8]
    f8d6:	4b06      	ldr	r3, [pc, #24]	; (f8f0 <z_pend_curr+0x24>)
    f8d8:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    f8da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    f8de:	f7ff ffcf 	bl	f880 <pend>
    f8e2:	4620      	mov	r0, r4
}
    f8e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f8e8:	f7fe bbf4 	b.w	e0d4 <arch_swap>
    f8ec:	200007c4 	.word	0x200007c4
    f8f0:	200007f8 	.word	0x200007f8

0000f8f4 <z_tick_sleep.part.0>:
	z_impl_k_yield();
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(int32_t ticks)
    f8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f8f6:	4605      	mov	r5, r0
#else
	ticks += _TICK_ALIGN;
	timeout = (k_ticks_t) ticks;
#endif

	expected_wakeup_time = ticks + z_tick_get_32();
    f8f8:	f001 ffff 	bl	118fa <z_tick_get_32>
    f8fc:	182c      	adds	r4, r5, r0
	__asm__ volatile(
    f8fe:	f04f 0320 	mov.w	r3, #32
    f902:	f3ef 8711 	mrs	r7, BASEPRI
    f906:	f383 8811 	msr	BASEPRI, r3
    f90a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    f90e:	4e0d      	ldr	r6, [pc, #52]	; (f944 <z_tick_sleep.part.0+0x50>)
    f910:	4b0d      	ldr	r3, [pc, #52]	; (f948 <z_tick_sleep.part.0+0x54>)
    f912:	68b0      	ldr	r0, [r6, #8]
    f914:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    f916:	f7ff ff99 	bl	f84c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    f91a:	68b0      	ldr	r0, [r6, #8]
    f91c:	490b      	ldr	r1, [pc, #44]	; (f94c <z_tick_sleep.part.0+0x58>)
    f91e:	462a      	mov	r2, r5
    f920:	17eb      	asrs	r3, r5, #31
    f922:	3018      	adds	r0, #24
    f924:	f000 fa14 	bl	fd50 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    f928:	68b2      	ldr	r2, [r6, #8]
    f92a:	4638      	mov	r0, r7
	thread->base.thread_state |= _THREAD_SUSPENDED;
    f92c:	7b53      	ldrb	r3, [r2, #13]
    f92e:	f043 0310 	orr.w	r3, r3, #16
    f932:	7353      	strb	r3, [r2, #13]
    f934:	f7fe fbce 	bl	e0d4 <arch_swap>

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");

	ticks = expected_wakeup_time - z_tick_get_32();
    f938:	f001 ffdf 	bl	118fa <z_tick_get_32>
    f93c:	1a20      	subs	r0, r4, r0
		return ticks;
	}
#endif

	return 0;
}
    f93e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    f942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f944:	200007c4 	.word	0x200007c4
    f948:	200007f8 	.word	0x200007f8
    f94c:	00011785 	.word	0x00011785

0000f950 <z_set_prio>:
{
    f950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f954:	4604      	mov	r4, r0
    f956:	f04f 0320 	mov.w	r3, #32
    f95a:	f3ef 8811 	mrs	r8, BASEPRI
    f95e:	f383 8811 	msr	BASEPRI, r3
    f962:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    f966:	7b43      	ldrb	r3, [r0, #13]
    f968:	b24e      	sxtb	r6, r1
    f96a:	06db      	lsls	r3, r3, #27
    f96c:	d12e      	bne.n	f9cc <z_set_prio+0x7c>
	return !sys_dnode_is_linked(&t->node);
    f96e:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    f970:	bb65      	cbnz	r5, f9cc <z_set_prio+0x7c>
				_priq_run_remove(&_kernel.ready_q.runq, thread);
    f972:	4f18      	ldr	r7, [pc, #96]	; (f9d4 <z_set_prio+0x84>)
    f974:	4621      	mov	r1, r4
    f976:	f107 002c 	add.w	r0, r7, #44	; 0x2c
    f97a:	f7ff fd85 	bl	f488 <z_priq_dumb_remove>
	return list->head == list;
    f97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    f980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
	return sys_dlist_is_empty(list) ? NULL : list->head;
    f982:	4283      	cmp	r3, r0
    f984:	bf18      	it	ne
    f986:	461d      	movne	r5, r3
    f988:	2d00      	cmp	r5, #0
    f98a:	bf38      	it	cc
    f98c:	2500      	movcc	r5, #0
				thread->base.prio = prio;
    f98e:	73a6      	strb	r6, [r4, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    f990:	b1b5      	cbz	r5, f9c0 <z_set_prio+0x70>
	if (thread_1->base.prio < thread_2->base.prio) {
    f992:	f995 100e 	ldrsb.w	r1, [r5, #14]
    f996:	42b1      	cmp	r1, r6
    f998:	dc03      	bgt.n	f9a2 <z_set_prio+0x52>
	return (node == list->tail) ? NULL : node->next;
    f99a:	42aa      	cmp	r2, r5
    f99c:	d010      	beq.n	f9c0 <z_set_prio+0x70>
    f99e:	682d      	ldr	r5, [r5, #0]
    f9a0:	e7f6      	b.n	f990 <z_set_prio+0x40>
	node->prev = successor->prev;
    f9a2:	686a      	ldr	r2, [r5, #4]
	node->next = successor;
    f9a4:	e9c4 5200 	strd	r5, r2, [r4]
	successor->prev->next = node;
    f9a8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    f9aa:	606c      	str	r4, [r5, #4]
			update_cache(1);
    f9ac:	2001      	movs	r0, #1
    f9ae:	f7ff fd81 	bl	f4b4 <update_cache>
    f9b2:	2001      	movs	r0, #1
	__asm__ volatile(
    f9b4:	f388 8811 	msr	BASEPRI, r8
    f9b8:	f3bf 8f6f 	isb	sy
}
    f9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	node->prev = list->tail;
    f9c0:	e9c4 0200 	strd	r0, r2, [r4]
	list->tail->next = node;
    f9c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f9c6:	601c      	str	r4, [r3, #0]
	list->tail = node;
    f9c8:	633c      	str	r4, [r7, #48]	; 0x30
}
    f9ca:	e7ef      	b.n	f9ac <z_set_prio+0x5c>
			thread->base.prio = prio;
    f9cc:	2000      	movs	r0, #0
    f9ce:	73a6      	strb	r6, [r4, #14]
    f9d0:	e7f0      	b.n	f9b4 <z_set_prio+0x64>
    f9d2:	bf00      	nop
    f9d4:	200007c4 	.word	0x200007c4

0000f9d8 <z_sched_init>:
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    f9d8:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
    f9da:	4b04      	ldr	r3, [pc, #16]	; (f9ec <z_sched_init+0x14>)
    f9dc:	4608      	mov	r0, r1
    f9de:	f103 022c 	add.w	r2, r3, #44	; 0x2c
	list->tail = (sys_dnode_t *)list;
    f9e2:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
    f9e6:	f7ff bcfd 	b.w	f3e4 <k_sched_time_slice_set>
    f9ea:	bf00      	nop
    f9ec:	200007c4 	.word	0x200007c4

0000f9f0 <z_impl_k_yield>:
{
    f9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!z_is_idle_thread_object(_current)) {
    f9f2:	4c24      	ldr	r4, [pc, #144]	; (fa84 <z_impl_k_yield+0x94>)
    f9f4:	4b24      	ldr	r3, [pc, #144]	; (fa88 <z_impl_k_yield+0x98>)
    f9f6:	68a2      	ldr	r2, [r4, #8]
    f9f8:	429a      	cmp	r2, r3
    f9fa:	d030      	beq.n	fa5e <z_impl_k_yield+0x6e>
	__asm__ volatile(
    f9fc:	f04f 0320 	mov.w	r3, #32
    fa00:	f3ef 8511 	mrs	r5, BASEPRI
    fa04:	f383 8811 	msr	BASEPRI, r3
    fa08:	f3bf 8f6f 	isb	sy
				_priq_run_remove(&_kernel.ready_q.runq,
    fa0c:	68a1      	ldr	r1, [r4, #8]
    fa0e:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    fa12:	f7ff fd39 	bl	f488 <z_priq_dumb_remove>
	return list->head == list;
    fa16:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			_priq_run_add(&_kernel.ready_q.runq, _current);
    fa18:	68a2      	ldr	r2, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fa1a:	4283      	cmp	r3, r0
    fa1c:	bf08      	it	eq
    fa1e:	2300      	moveq	r3, #0
    fa20:	2b00      	cmp	r3, #0
    fa22:	bf38      	it	cc
    fa24:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fa26:	6b21      	ldr	r1, [r4, #48]	; 0x30
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    fa28:	b32b      	cbz	r3, fa76 <z_impl_k_yield+0x86>
	if (thread_1->base.prio < thread_2->base.prio) {
    fa2a:	f992 700e 	ldrsb.w	r7, [r2, #14]
    fa2e:	f993 600e 	ldrsb.w	r6, [r3, #14]
    fa32:	42b7      	cmp	r7, r6
    fa34:	db03      	blt.n	fa3e <z_impl_k_yield+0x4e>
	return (node == list->tail) ? NULL : node->next;
    fa36:	428b      	cmp	r3, r1
    fa38:	d01d      	beq.n	fa76 <z_impl_k_yield+0x86>
    fa3a:	681b      	ldr	r3, [r3, #0]
    fa3c:	e7f4      	b.n	fa28 <z_impl_k_yield+0x38>
	node->prev = successor->prev;
    fa3e:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    fa40:	e9c2 3100 	strd	r3, r1, [r2]
	successor->prev->next = node;
    fa44:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    fa46:	605a      	str	r2, [r3, #4]
	thread->base.thread_state |= states;
    fa48:	7b53      	ldrb	r3, [r2, #13]
			update_cache(1);
    fa4a:	2001      	movs	r0, #1
    fa4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    fa50:	7353      	strb	r3, [r2, #13]
    fa52:	f7ff fd2f 	bl	f4b4 <update_cache>
	__asm__ volatile(
    fa56:	f385 8811 	msr	BASEPRI, r5
    fa5a:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    fa5e:	f04f 0320 	mov.w	r3, #32
    fa62:	f3ef 8011 	mrs	r0, BASEPRI
    fa66:	f383 8811 	msr	BASEPRI, r3
    fa6a:	f3bf 8f6f 	isb	sy
}
    fa6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    fa72:	f7fe bb2f 	b.w	e0d4 <arch_swap>
	node->prev = list->tail;
    fa76:	e9c2 0100 	strd	r0, r1, [r2]
	list->tail->next = node;
    fa7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    fa7c:	601a      	str	r2, [r3, #0]
	list->tail = node;
    fa7e:	6322      	str	r2, [r4, #48]	; 0x30
}
    fa80:	e7e2      	b.n	fa48 <z_impl_k_yield+0x58>
    fa82:	bf00      	nop
    fa84:	200007c4 	.word	0x200007c4
    fa88:	20000118 	.word	0x20000118

0000fa8c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    fa8c:	460b      	mov	r3, r1

	__ASSERT(!arch_is_in_isr(), "");
	sys_trace_void(SYS_TRACE_ID_SLEEP);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fa8e:	3301      	adds	r3, #1
    fa90:	bf08      	it	eq
    fa92:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    fa96:	b510      	push	{r4, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fa98:	d106      	bne.n	faa8 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    fa9a:	4b0b      	ldr	r3, [pc, #44]	; (fac8 <z_impl_k_sleep+0x3c>)
    fa9c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    fa9e:	f7ff fe1f 	bl	f6e0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    faa2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
#endif

	ticks = z_tick_sleep(ticks);
	sys_trace_end_call(SYS_TRACE_ID_SLEEP);
	return k_ticks_to_ms_floor64(ticks);
}
    faa6:	bd10      	pop	{r4, pc}
	ticks = z_tick_sleep(ticks);
    faa8:	4604      	mov	r4, r0
	if (ticks == 0) {
    faaa:	b948      	cbnz	r0, fac0 <z_impl_k_sleep+0x34>
	z_impl_k_yield();
    faac:	f7ff ffa0 	bl	f9f0 <z_impl_k_yield>
		} else {
			return (t * to_hz + off) / from_hz;
    fab0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    fab4:	fb84 3400 	smull	r3, r4, r4, r0
    fab8:	0bd8      	lsrs	r0, r3, #15
    faba:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return k_ticks_to_ms_floor64(ticks);
    fabe:	e7f2      	b.n	faa6 <z_impl_k_sleep+0x1a>
    fac0:	f7ff ff18 	bl	f8f4 <z_tick_sleep.part.0>
    fac4:	4604      	mov	r4, r0
    fac6:	e7f3      	b.n	fab0 <z_impl_k_sleep+0x24>
    fac8:	200007c4 	.word	0x200007c4

0000facc <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    facc:	4b01      	ldr	r3, [pc, #4]	; (fad4 <z_impl_k_current_get+0x8>)
    face:	6898      	ldr	r0, [r3, #8]
    fad0:	4770      	bx	lr
    fad2:	bf00      	nop
    fad4:	200007c4 	.word	0x200007c4

0000fad8 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    fad8:	b538      	push	{r3, r4, r5, lr}
    fada:	4604      	mov	r4, r0
    fadc:	f04f 0320 	mov.w	r3, #32
    fae0:	f3ef 8511 	mrs	r5, BASEPRI
    fae4:	f383 8811 	msr	BASEPRI, r3
    fae8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	sys_trace_semaphore_give(sem);
	thread = z_unpend_first_thread(&sem->wait_q);
    faec:	f001 fe95 	bl	1181a <z_unpend_first_thread>

	if (thread != NULL) {
    faf0:	b148      	cbz	r0, fb06 <z_impl_k_sem_give+0x2e>
    faf2:	2200      	movs	r2, #0
    faf4:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    faf6:	f001 fe35 	bl	11764 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    fafa:	4629      	mov	r1, r5
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
}
    fafc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    fb00:	4804      	ldr	r0, [pc, #16]	; (fb14 <z_impl_k_sem_give+0x3c>)
    fb02:	f7ff bc9b 	b.w	f43c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    fb06:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    fb0a:	429a      	cmp	r2, r3
    fb0c:	bf18      	it	ne
    fb0e:	3301      	addne	r3, #1
    fb10:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    fb12:	e7f2      	b.n	fafa <z_impl_k_sem_give+0x22>
    fb14:	20000826 	.word	0x20000826

0000fb18 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    fb18:	b537      	push	{r0, r1, r2, r4, r5, lr}
    fb1a:	4614      	mov	r4, r2
    fb1c:	461d      	mov	r5, r3
    fb1e:	f04f 0320 	mov.w	r3, #32
    fb22:	f3ef 8111 	mrs	r1, BASEPRI
    fb26:	f383 8811 	msr	BASEPRI, r3
    fb2a:	f3bf 8f6f 	isb	sy
		  K_TIMEOUT_EQ(timeout, K_NO_WAIT)), "");

	k_spinlock_key_t key = k_spin_lock(&lock);
	sys_trace_semaphore_take(sem);

	if (likely(sem->count > 0U)) {
    fb2e:	6883      	ldr	r3, [r0, #8]
    fb30:	b143      	cbz	r3, fb44 <z_impl_k_sem_take+0x2c>
		sem->count--;
    fb32:	3b01      	subs	r3, #1
    fb34:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    fb36:	f381 8811 	msr	BASEPRI, r1
    fb3a:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    fb3e:	2000      	movs	r0, #0
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);

out:
	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
	return ret;
}
    fb40:	b003      	add	sp, #12
    fb42:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    fb44:	ea54 0305 	orrs.w	r3, r4, r5
    fb48:	d106      	bne.n	fb58 <z_impl_k_sem_take+0x40>
    fb4a:	f381 8811 	msr	BASEPRI, r1
    fb4e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    fb52:	f06f 000f 	mvn.w	r0, #15
    fb56:	e7f3      	b.n	fb40 <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    fb58:	4602      	mov	r2, r0
    fb5a:	e9cd 4500 	strd	r4, r5, [sp]
    fb5e:	4802      	ldr	r0, [pc, #8]	; (fb68 <z_impl_k_sem_take+0x50>)
    fb60:	f7ff feb4 	bl	f8cc <z_pend_curr>
	return ret;
    fb64:	e7ec      	b.n	fb40 <z_impl_k_sem_take+0x28>
    fb66:	bf00      	nop
    fb68:	20000826 	.word	0x20000826

0000fb6c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    fb6c:	e92d 41b0 	stmdb	sp!, {r4, r5, r7, r8, lr}
	sys_dlist_init(&w->waitq);
    fb70:	f100 0530 	add.w	r5, r0, #48	; 0x30
    fb74:	b085      	sub	sp, #20
	list->tail = (sys_dnode_t *)list;
    fb76:	e9c0 550c 	strd	r5, r5, [r0, #48]	; 0x30
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (uint8_t)options;
    fb7a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
{
    fb7c:	4604      	mov	r4, r0
	thread_base->user_options = (uint8_t)options;
    fb7e:	7305      	strb	r5, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    fb80:	2504      	movs	r5, #4
    fb82:	7345      	strb	r5, [r0, #13]

	thread_base->prio = priority;
    fb84:	9d0d      	ldr	r5, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    fb86:	3207      	adds	r2, #7
	thread_base->prio = priority;
    fb88:	7385      	strb	r5, [r0, #14]

	thread_base->sched_locked = 0U;
    fb8a:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    fb8c:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
    fb90:	e9c0 121a 	strd	r1, r2, [r0, #104]	; 0x68
	stack_ptr = (char *)stack + stack_obj_size;
    fb94:	eb01 0802 	add.w	r8, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    fb98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	node->prev = NULL;
    fb9a:	e9c0 5506 	strd	r5, r5, [r0, #24]
	thread_base->sched_locked = 0U;
    fb9e:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    fba0:	6705      	str	r5, [r0, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    fba2:	9202      	str	r2, [sp, #8]
    fba4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fba6:	9201      	str	r2, [sp, #4]
    fba8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    fbaa:	9200      	str	r2, [sp, #0]
    fbac:	4642      	mov	r2, r8
    fbae:	f7fe fb1b 	bl	e1e8 <arch_new_thread>
	if (!_current) {
    fbb2:	4b05      	ldr	r3, [pc, #20]	; (fbc8 <z_setup_new_thread+0x5c>)
	new_thread->fn_abort = NULL;
    fbb4:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	if (!_current) {
    fbb8:	689b      	ldr	r3, [r3, #8]
    fbba:	b103      	cbz	r3, fbbe <z_setup_new_thread+0x52>
	new_thread->resource_pool = _current->resource_pool;
    fbbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
    fbbe:	4640      	mov	r0, r8
    fbc0:	6763      	str	r3, [r4, #116]	; 0x74
    fbc2:	b005      	add	sp, #20
    fbc4:	e8bd 81b0 	ldmia.w	sp!, {r4, r5, r7, r8, pc}
    fbc8:	200007c4 	.word	0x200007c4

0000fbcc <z_init_static_threads>:
{
    fbcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    fbd0:	4e2a      	ldr	r6, [pc, #168]	; (fc7c <z_init_static_threads+0xb0>)
    fbd2:	4d2b      	ldr	r5, [pc, #172]	; (fc80 <z_init_static_threads+0xb4>)
    fbd4:	46b0      	mov	r8, r6
{
    fbd6:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
    fbd8:	42b5      	cmp	r5, r6
    fbda:	f105 0430 	add.w	r4, r5, #48	; 0x30
    fbde:	d310      	bcc.n	fc02 <z_init_static_threads+0x36>
	k_sched_lock();
    fbe0:	f7ff fc3e 	bl	f460 <k_sched_lock>
    fbe4:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    fbe8:	f240 36e7 	movw	r6, #999	; 0x3e7
    fbec:	2700      	movs	r7, #0
	_FOREACH_STATIC_THREAD(thread_data) {
    fbee:	4c24      	ldr	r4, [pc, #144]	; (fc80 <z_init_static_threads+0xb4>)
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    fbf0:	f8df a090 	ldr.w	sl, [pc, #144]	; fc84 <z_init_static_threads+0xb8>
    fbf4:	4544      	cmp	r4, r8
    fbf6:	d321      	bcc.n	fc3c <z_init_static_threads+0x70>
}
    fbf8:	b006      	add	sp, #24
    fbfa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    fbfe:	f7ff bc81 	b.w	f504 <k_sched_unlock>
		z_setup_new_thread(
    fc02:	f854 3c04 	ldr.w	r3, [r4, #-4]
    fc06:	9305      	str	r3, [sp, #20]
    fc08:	f854 3c10 	ldr.w	r3, [r4, #-16]
    fc0c:	9304      	str	r3, [sp, #16]
    fc0e:	f854 3c14 	ldr.w	r3, [r4, #-20]
    fc12:	9303      	str	r3, [sp, #12]
    fc14:	f854 3c18 	ldr.w	r3, [r4, #-24]
    fc18:	9302      	str	r3, [sp, #8]
    fc1a:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    fc1e:	9301      	str	r3, [sp, #4]
    fc20:	f854 3c20 	ldr.w	r3, [r4, #-32]
    fc24:	9300      	str	r3, [sp, #0]
    fc26:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    fc2a:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    fc2e:	f7ff ff9d 	bl	fb6c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    fc32:	f854 3c30 	ldr.w	r3, [r4, #-48]
    fc36:	65dd      	str	r5, [r3, #92]	; 0x5c
    fc38:	4625      	mov	r5, r4
    fc3a:	e7cd      	b.n	fbd8 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    fc3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    fc3e:	1c5a      	adds	r2, r3, #1
    fc40:	d00d      	beq.n	fc5e <z_init_static_threads+0x92>
    fc42:	4630      	mov	r0, r6
    fc44:	4639      	mov	r1, r7
					    K_MSEC(thread_data->init_delay));
    fc46:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    fc4a:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    fc4e:	42b9      	cmp	r1, r7
    fc50:	bf08      	it	eq
    fc52:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    fc54:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    fc56:	d104      	bne.n	fc62 <z_init_static_threads+0x96>
	z_sched_start(thread);
    fc58:	4628      	mov	r0, r5
    fc5a:	f7ff fca7 	bl	f5ac <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    fc5e:	3430      	adds	r4, #48	; 0x30
    fc60:	e7c8      	b.n	fbf4 <z_init_static_threads+0x28>
    fc62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    fc66:	2300      	movs	r3, #0
    fc68:	f7fc fbe8 	bl	c43c <__aeabi_uldivmod>
    fc6c:	4602      	mov	r2, r0
    fc6e:	460b      	mov	r3, r1
    fc70:	f105 0018 	add.w	r0, r5, #24
    fc74:	4651      	mov	r1, sl
    fc76:	f000 f86b 	bl	fd50 <z_add_timeout>
    fc7a:	e7f0      	b.n	fc5e <z_init_static_threads+0x92>
    fc7c:	200000c4 	.word	0x200000c4
    fc80:	200000c4 	.word	0x200000c4
    fc84:	00011785 	.word	0x00011785

0000fc88 <z_self_abort>:
#include <syscall_handler.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os);

FUNC_NORETURN void z_self_abort(void)
{
    fc88:	b508      	push	{r3, lr}
	__asm__ volatile(
    fc8a:	f04f 0320 	mov.w	r3, #32
    fc8e:	f3ef 8411 	mrs	r4, BASEPRI
    fc92:	f383 8811 	msr	BASEPRI, r3
    fc96:	f3bf 8f6f 	isb	sy
	 * while we set this up
	 */
	key = arch_irq_lock();
	cpu = _current_cpu;
	__ASSERT(cpu->pending_abort == NULL, "already have a thread to abort");
	cpu->pending_abort = _current;
    fc9a:	4b04      	ldr	r3, [pc, #16]	; (fcac <z_self_abort+0x24>)
    fc9c:	6898      	ldr	r0, [r3, #8]
    fc9e:	6118      	str	r0, [r3, #16]
	z_impl_k_thread_suspend(thread);
    fca0:	f7ff fd1e 	bl	f6e0 <z_impl_k_thread_suspend>
    fca4:	4620      	mov	r0, r4
    fca6:	f7fe fa15 	bl	e0d4 <arch_swap>
		_current, cpu->idle_thread);

	k_thread_suspend(_current);
	z_swap_irqlock(key);
	__ASSERT(false, "should never get here");
	CODE_UNREACHABLE;
    fcaa:	bf00      	nop
    fcac:	200007c4 	.word	0x200007c4

0000fcb0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0U;
    fcb0:	4b03      	ldr	r3, [pc, #12]	; (fcc0 <elapsed+0x10>)
    fcb2:	681b      	ldr	r3, [r3, #0]
    fcb4:	b90b      	cbnz	r3, fcba <elapsed+0xa>
    fcb6:	f7fd bf07 	b.w	dac8 <z_clock_elapsed>
}
    fcba:	2000      	movs	r0, #0
    fcbc:	4770      	bx	lr
    fcbe:	bf00      	nop
    fcc0:	20000804 	.word	0x20000804

0000fcc4 <remove_timeout>:
{
    fcc4:	b530      	push	{r4, r5, lr}
    fcc6:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fcc8:	b168      	cbz	r0, fce6 <remove_timeout+0x22>
    fcca:	4a0a      	ldr	r2, [pc, #40]	; (fcf4 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    fccc:	6852      	ldr	r2, [r2, #4]
    fcce:	4290      	cmp	r0, r2
    fcd0:	d009      	beq.n	fce6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    fcd2:	b143      	cbz	r3, fce6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    fcd4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    fcd8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    fcdc:	1912      	adds	r2, r2, r4
    fcde:	eb45 0101 	adc.w	r1, r5, r1
    fce2:	e9c3 2104 	strd	r2, r1, [r3, #16]
	node->prev->next = node->next;
    fce6:	6842      	ldr	r2, [r0, #4]
    fce8:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    fcea:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    fcec:	2300      	movs	r3, #0
	node->prev = NULL;
    fcee:	e9c0 3300 	strd	r3, r3, [r0]
}
    fcf2:	bd30      	pop	{r4, r5, pc}
    fcf4:	20000028 	.word	0x20000028

0000fcf8 <next_timeout>:
	return list->head == list;
    fcf8:	4b13      	ldr	r3, [pc, #76]	; (fd48 <next_timeout+0x50>)

static int32_t next_timeout(void)
{
    fcfa:	b510      	push	{r4, lr}
    fcfc:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fcfe:	429c      	cmp	r4, r3
    fd00:	bf08      	it	eq
    fd02:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    fd04:	f7ff ffd4 	bl	fcb0 <elapsed>
	int32_t ret = to == NULL ? MAX_WAIT
    fd08:	b1cc      	cbz	r4, fd3e <next_timeout+0x46>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    fd0a:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
    fd0e:	1a12      	subs	r2, r2, r0
    fd10:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    fd14:	2a01      	cmp	r2, #1
    fd16:	f173 0100 	sbcs.w	r1, r3, #0
    fd1a:	db13      	blt.n	fd44 <next_timeout+0x4c>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    fd1c:	4610      	mov	r0, r2
    fd1e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    fd22:	4619      	mov	r1, r3
    fd24:	2300      	movs	r3, #0
    fd26:	4282      	cmp	r2, r0
    fd28:	eb73 0401 	sbcs.w	r4, r3, r1
    fd2c:	da00      	bge.n	fd30 <next_timeout+0x38>
    fd2e:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    fd30:	4b06      	ldr	r3, [pc, #24]	; (fd4c <next_timeout+0x54>)
    fd32:	695b      	ldr	r3, [r3, #20]
    fd34:	b113      	cbz	r3, fd3c <next_timeout+0x44>
    fd36:	4298      	cmp	r0, r3
    fd38:	bfa8      	it	ge
    fd3a:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    fd3c:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    fd3e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    fd42:	e7f5      	b.n	fd30 <next_timeout+0x38>
    fd44:	2000      	movs	r0, #0
    fd46:	e7f3      	b.n	fd30 <next_timeout+0x38>
    fd48:	20000028 	.word	0x20000028
    fd4c:	200007c4 	.word	0x200007c4

0000fd50 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    fd50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fd54:	9101      	str	r1, [sp, #4]
    fd56:	4619      	mov	r1, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fd58:	1c4b      	adds	r3, r1, #1
    fd5a:	bf08      	it	eq
    fd5c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    fd60:	4682      	mov	sl, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    fd62:	d06b      	beq.n	fe3c <z_add_timeout+0xec>
#ifdef CONFIG_LEGACY_TIMEOUT_API
	k_ticks_t ticks = timeout;
#else
	k_ticks_t ticks = timeout.ticks + 1;

	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    fd64:	f06f 0301 	mvn.w	r3, #1
    fd68:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
	k_ticks_t ticks = timeout.ticks + 1;
    fd6c:	1c54      	adds	r4, r2, #1
    fd6e:	f141 0500 	adc.w	r5, r1, #0
	if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(ticks) >= 0) {
    fd72:	ebb3 0804 	subs.w	r8, r3, r4
    fd76:	eb6b 0905 	sbc.w	r9, fp, r5
    fd7a:	f1b8 0f00 	cmp.w	r8, #0
    fd7e:	f179 0300 	sbcs.w	r3, r9, #0
    fd82:	db0f      	blt.n	fda4 <z_add_timeout+0x54>
		ticks = Z_TICK_ABS(ticks) - (curr_tick + elapsed());
    fd84:	f7ff ff94 	bl	fcb0 <elapsed>
    fd88:	f06f 0301 	mvn.w	r3, #1
    fd8c:	4a32      	ldr	r2, [pc, #200]	; (fe58 <z_add_timeout+0x108>)
    fd8e:	e9d2 1c00 	ldrd	r1, ip, [r2]
    fd92:	1a5b      	subs	r3, r3, r1
    fd94:	eb6b 020c 	sbc.w	r2, fp, ip
    fd98:	1b1e      	subs	r6, r3, r4
    fd9a:	eb62 0705 	sbc.w	r7, r2, r5
    fd9e:	1a34      	subs	r4, r6, r0
    fda0:	eb67 75e0 	sbc.w	r5, r7, r0, asr #31
	}
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    fda4:	9b01      	ldr	r3, [sp, #4]
    fda6:	f8ca 3008 	str.w	r3, [sl, #8]
    fdaa:	f04f 0320 	mov.w	r3, #32
    fdae:	f3ef 8611 	mrs	r6, BASEPRI
    fdb2:	f383 8811 	msr	BASEPRI, r3
    fdb6:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    fdba:	f7ff ff79 	bl	fcb0 <elapsed>
	ticks = MAX(1, ticks);
    fdbe:	2c01      	cmp	r4, #1
    fdc0:	f175 0300 	sbcs.w	r3, r5, #0
    fdc4:	bfbc      	itt	lt
    fdc6:	2401      	movlt	r4, #1
    fdc8:	2500      	movlt	r5, #0
	return list->head == list;
    fdca:	4b24      	ldr	r3, [pc, #144]	; (fe5c <z_add_timeout+0x10c>)
		to->dticks = ticks + elapsed();
    fdcc:	1824      	adds	r4, r4, r0
    fdce:	681a      	ldr	r2, [r3, #0]
    fdd0:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fdd4:	429a      	cmp	r2, r3
    fdd6:	e9ca 4504 	strd	r4, r5, [sl, #16]
    fdda:	d001      	beq.n	fde0 <z_add_timeout+0x90>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    fddc:	685f      	ldr	r7, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    fdde:	b952      	cbnz	r2, fdf6 <z_add_timeout+0xa6>
	node->prev = list->tail;
    fde0:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    fde2:	f8ca 3000 	str.w	r3, [sl]
	node->prev = list->tail;
    fde6:	f8ca 2004 	str.w	r2, [sl, #4]
	list->tail->next = node;
    fdea:	685a      	ldr	r2, [r3, #4]
    fdec:	f8c2 a000 	str.w	sl, [r2]
	list->tail = node;
    fdf0:	f8c3 a004 	str.w	sl, [r3, #4]
}
    fdf4:	e014      	b.n	fe20 <z_add_timeout+0xd0>
			if (t->dticks > to->dticks) {
    fdf6:	e9d2 8904 	ldrd	r8, r9, [r2, #16]
    fdfa:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    fdfe:	4544      	cmp	r4, r8
    fe00:	eb75 0109 	sbcs.w	r1, r5, r9
    fe04:	da1d      	bge.n	fe42 <z_add_timeout+0xf2>
				t->dticks -= to->dticks;
    fe06:	ebb8 0004 	subs.w	r0, r8, r4
    fe0a:	eb69 0105 	sbc.w	r1, r9, r5
    fe0e:	e9c2 0104 	strd	r0, r1, [r2, #16]
	node->prev = successor->prev;
    fe12:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    fe14:	e9ca 2100 	strd	r2, r1, [sl]
	successor->prev->next = node;
    fe18:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    fe1c:	f8c2 a004 	str.w	sl, [r2, #4]
	return list->head == list;
    fe20:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fe22:	429a      	cmp	r2, r3
    fe24:	d006      	beq.n	fe34 <z_add_timeout+0xe4>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    fe26:	4592      	cmp	sl, r2
    fe28:	d104      	bne.n	fe34 <z_add_timeout+0xe4>
			z_clock_set_timeout(next_timeout(), false);
    fe2a:	f7ff ff65 	bl	fcf8 <next_timeout>
    fe2e:	2100      	movs	r1, #0
    fe30:	f7fd fde2 	bl	d9f8 <z_clock_set_timeout>
	__asm__ volatile(
    fe34:	f386 8811 	msr	BASEPRI, r6
    fe38:	f3bf 8f6f 	isb	sy
		}
	}
}
    fe3c:	b003      	add	sp, #12
    fe3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			to->dticks -= t->dticks;
    fe42:	ebb4 0008 	subs.w	r0, r4, r8
    fe46:	eb65 0109 	sbc.w	r1, r5, r9
	return (node == list->tail) ? NULL : node->next;
    fe4a:	42ba      	cmp	r2, r7
    fe4c:	e9ca 0104 	strd	r0, r1, [sl, #16]
    fe50:	d0c6      	beq.n	fde0 <z_add_timeout+0x90>
    fe52:	6812      	ldr	r2, [r2, #0]
    fe54:	e7c3      	b.n	fdde <z_add_timeout+0x8e>
    fe56:	bf00      	nop
    fe58:	20000218 	.word	0x20000218
    fe5c:	20000028 	.word	0x20000028

0000fe60 <z_clock_announce>:
		}
	}
}

void z_clock_announce(int32_t ticks)
{
    fe60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fe64:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    fe66:	f7ff fbf9 	bl	f65c <z_time_slice>
	__asm__ volatile(
    fe6a:	f04f 0320 	mov.w	r3, #32
    fe6e:	f3ef 8411 	mrs	r4, BASEPRI
    fe72:	f383 8811 	msr	BASEPRI, r3
    fe76:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    fe7a:	f8df a0b0 	ldr.w	sl, [pc, #176]	; ff2c <__kernel_ram_size+0x44>
    fe7e:	4d2a      	ldr	r5, [pc, #168]	; (ff28 <__kernel_ram_size+0x40>)
    fe80:	4651      	mov	r1, sl
	return list->head == list;
    fe82:	f8df b0ac 	ldr.w	fp, [pc, #172]	; ff30 <__kernel_ram_size+0x48>
    fe86:	602e      	str	r6, [r5, #0]
    fe88:	f8d5 c000 	ldr.w	ip, [r5]
    fe8c:	f8db 0000 	ldr.w	r0, [fp]
    fe90:	4662      	mov	r2, ip
    fe92:	e9da 8900 	ldrd	r8, r9, [sl]
    fe96:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    fe98:	4558      	cmp	r0, fp
    fe9a:	e9cd 2300 	strd	r2, r3, [sp]
    fe9e:	d00d      	beq.n	febc <z_clock_announce+0x5c>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    fea0:	b160      	cbz	r0, febc <z_clock_announce+0x5c>
    fea2:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    fea6:	45b4      	cmp	ip, r6
    fea8:	41bb      	sbcs	r3, r7
    feaa:	da1d      	bge.n	fee8 <__kernel_ram_size>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    feac:	9b00      	ldr	r3, [sp, #0]
    feae:	ebb6 0c03 	subs.w	ip, r6, r3
    feb2:	9b01      	ldr	r3, [sp, #4]
    feb4:	eb67 0603 	sbc.w	r6, r7, r3
    feb8:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
    febc:	2600      	movs	r6, #0
	curr_tick += announce_remaining;
    febe:	9b00      	ldr	r3, [sp, #0]
	announce_remaining = 0;
    fec0:	602e      	str	r6, [r5, #0]
	curr_tick += announce_remaining;
    fec2:	eb13 0208 	adds.w	r2, r3, r8
    fec6:	9b01      	ldr	r3, [sp, #4]
    fec8:	eb43 0309 	adc.w	r3, r3, r9
    fecc:	e9c1 2300 	strd	r2, r3, [r1]

	z_clock_set_timeout(next_timeout(), false);
    fed0:	f7ff ff12 	bl	fcf8 <next_timeout>
    fed4:	4631      	mov	r1, r6
    fed6:	f7fd fd8f 	bl	d9f8 <z_clock_set_timeout>
	__asm__ volatile(
    feda:	f384 8811 	msr	BASEPRI, r4
    fede:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    fee2:	b003      	add	sp, #12
    fee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
    fee8:	2200      	movs	r2, #0
    feea:	2300      	movs	r3, #0
		curr_tick += dt;
    feec:	eb18 0806 	adds.w	r8, r8, r6
    fef0:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    fef4:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    fef8:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    fefc:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    ff00:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    ff02:	f7ff fedf 	bl	fcc4 <remove_timeout>
    ff06:	f384 8811 	msr	BASEPRI, r4
    ff0a:	f3bf 8f6f 	isb	sy
		t->fn(t);
    ff0e:	6883      	ldr	r3, [r0, #8]
    ff10:	4798      	blx	r3
	__asm__ volatile(
    ff12:	f04f 0320 	mov.w	r3, #32
    ff16:	f3ef 8411 	mrs	r4, BASEPRI
    ff1a:	f383 8811 	msr	BASEPRI, r3
    ff1e:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    ff22:	4902      	ldr	r1, [pc, #8]	; (ff2c <__kernel_ram_size+0x44>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    ff24:	e7b0      	b.n	fe88 <z_clock_announce+0x28>
    ff26:	bf00      	nop
    ff28:	20000804 	.word	0x20000804
    ff2c:	20000218 	.word	0x20000218
    ff30:	20000028 	.word	0x20000028

0000ff34 <z_tick_get>:

int64_t z_tick_get(void)
{
    ff34:	b510      	push	{r4, lr}
    ff36:	f04f 0320 	mov.w	r3, #32
    ff3a:	f3ef 8411 	mrs	r4, BASEPRI
    ff3e:	f383 8811 	msr	BASEPRI, r3
    ff42:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + z_clock_elapsed();
    ff46:	f7fd fdbf 	bl	dac8 <z_clock_elapsed>
    ff4a:	4b06      	ldr	r3, [pc, #24]	; (ff64 <z_tick_get+0x30>)
    ff4c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ff50:	1812      	adds	r2, r2, r0
    ff52:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    ff56:	f384 8811 	msr	BASEPRI, r4
    ff5a:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    ff5e:	4610      	mov	r0, r2
    ff60:	4619      	mov	r1, r3
    ff62:	bd10      	pop	{r4, pc}
    ff64:	20000218 	.word	0x20000218

0000ff68 <statics_init>:
	z_waitq_init(&h->wait_q);
	sys_heap_init(&h->heap, mem, bytes);
}

static int statics_init(const struct device *unused)
{
    ff68:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    ff6a:	4c06      	ldr	r4, [pc, #24]	; (ff84 <statics_init+0x1c>)
    ff6c:	4d06      	ldr	r5, [pc, #24]	; (ff88 <statics_init+0x20>)
    ff6e:	42ac      	cmp	r4, r5
    ff70:	d301      	bcc.n	ff76 <statics_init+0xe>
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
	}
	return 0;
}
    ff72:	2000      	movs	r0, #0
    ff74:	bd38      	pop	{r3, r4, r5, pc}
		k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    ff76:	4620      	mov	r0, r4
    ff78:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    ff7c:	f001 fcc1 	bl	11902 <k_heap_init>
	Z_STRUCT_SECTION_FOREACH(k_heap, h) {
    ff80:	3414      	adds	r4, #20
    ff82:	e7f4      	b.n	ff6e <statics_init+0x6>
    ff84:	200000c4 	.word	0x200000c4
    ff88:	200000c4 	.word	0x200000c4

0000ff8c <CC_PalMemCopyPlat>:
    ff8c:	f001 bafe 	b.w	1158c <memmove>

0000ff90 <CC_PalMemSetZeroPlat>:
    ff90:	460a      	mov	r2, r1
    ff92:	2100      	movs	r1, #0
    ff94:	f001 bb3c 	b.w	11610 <memset>

0000ff98 <CC_PalInit>:
    ff98:	b510      	push	{r4, lr}
    ff9a:	4811      	ldr	r0, [pc, #68]	; (ffe0 <CC_PalInit+0x48>)
    ff9c:	f000 f848 	bl	10030 <CC_PalMutexCreate>
    ffa0:	b100      	cbz	r0, ffa4 <CC_PalInit+0xc>
    ffa2:	bd10      	pop	{r4, pc}
    ffa4:	480f      	ldr	r0, [pc, #60]	; (ffe4 <CC_PalInit+0x4c>)
    ffa6:	f000 f843 	bl	10030 <CC_PalMutexCreate>
    ffaa:	2800      	cmp	r0, #0
    ffac:	d1f9      	bne.n	ffa2 <CC_PalInit+0xa>
    ffae:	4c0e      	ldr	r4, [pc, #56]	; (ffe8 <CC_PalInit+0x50>)
    ffb0:	4620      	mov	r0, r4
    ffb2:	f000 f83d 	bl	10030 <CC_PalMutexCreate>
    ffb6:	2800      	cmp	r0, #0
    ffb8:	d1f3      	bne.n	ffa2 <CC_PalInit+0xa>
    ffba:	4b0c      	ldr	r3, [pc, #48]	; (ffec <CC_PalInit+0x54>)
    ffbc:	480c      	ldr	r0, [pc, #48]	; (fff0 <CC_PalInit+0x58>)
    ffbe:	601c      	str	r4, [r3, #0]
    ffc0:	f000 f836 	bl	10030 <CC_PalMutexCreate>
    ffc4:	4601      	mov	r1, r0
    ffc6:	2800      	cmp	r0, #0
    ffc8:	d1eb      	bne.n	ffa2 <CC_PalInit+0xa>
    ffca:	f000 f82d 	bl	10028 <CC_PalDmaInit>
    ffce:	4604      	mov	r4, r0
    ffd0:	b108      	cbz	r0, ffd6 <CC_PalInit+0x3e>
    ffd2:	4620      	mov	r0, r4
    ffd4:	bd10      	pop	{r4, pc}
    ffd6:	f000 f851 	bl	1007c <CC_PalPowerSaveModeInit>
    ffda:	4620      	mov	r0, r4
    ffdc:	e7fa      	b.n	ffd4 <CC_PalInit+0x3c>
    ffde:	bf00      	nop
    ffe0:	2000003c 	.word	0x2000003c
    ffe4:	20000030 	.word	0x20000030
    ffe8:	20000038 	.word	0x20000038
    ffec:	20000040 	.word	0x20000040
    fff0:	20000034 	.word	0x20000034

0000fff4 <CC_PalTerminate>:
    fff4:	b508      	push	{r3, lr}
    fff6:	4808      	ldr	r0, [pc, #32]	; (10018 <CONFIG_PM_PARTITION_SIZE_SPM_SRAM+0x18>)
    fff8:	f000 f824 	bl	10044 <CC_PalMutexDestroy>
    fffc:	4807      	ldr	r0, [pc, #28]	; (1001c <CONFIG_PM_PARTITION_SIZE_SPM_SRAM+0x1c>)
    fffe:	f000 f821 	bl	10044 <CC_PalMutexDestroy>
   10002:	4807      	ldr	r0, [pc, #28]	; (10020 <CONFIG_PM_PARTITION_SIZE_SPM_SRAM+0x20>)
   10004:	f000 f81e 	bl	10044 <CC_PalMutexDestroy>
   10008:	4806      	ldr	r0, [pc, #24]	; (10024 <CONFIG_PM_PARTITION_SIZE_SPM_SRAM+0x24>)
   1000a:	f000 f81b 	bl	10044 <CC_PalMutexDestroy>
   1000e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   10012:	f000 b80b 	b.w	1002c <CC_PalDmaTerminate>
   10016:	bf00      	nop
   10018:	2000003c 	.word	0x2000003c
   1001c:	20000030 	.word	0x20000030
   10020:	20000038 	.word	0x20000038
   10024:	20000034 	.word	0x20000034

00010028 <CC_PalDmaInit>:
   10028:	2000      	movs	r0, #0
   1002a:	4770      	bx	lr

0001002c <CC_PalDmaTerminate>:
   1002c:	4770      	bx	lr
   1002e:	bf00      	nop

00010030 <CC_PalMutexCreate>:
   10030:	b508      	push	{r3, lr}
   10032:	4b03      	ldr	r3, [pc, #12]	; (10040 <CC_PalMutexCreate+0x10>)
   10034:	6802      	ldr	r2, [r0, #0]
   10036:	681b      	ldr	r3, [r3, #0]
   10038:	6810      	ldr	r0, [r2, #0]
   1003a:	4798      	blx	r3
   1003c:	2000      	movs	r0, #0
   1003e:	bd08      	pop	{r3, pc}
   10040:	20000054 	.word	0x20000054

00010044 <CC_PalMutexDestroy>:
   10044:	b508      	push	{r3, lr}
   10046:	4b03      	ldr	r3, [pc, #12]	; (10054 <CC_PalMutexDestroy+0x10>)
   10048:	6802      	ldr	r2, [r0, #0]
   1004a:	685b      	ldr	r3, [r3, #4]
   1004c:	6810      	ldr	r0, [r2, #0]
   1004e:	4798      	blx	r3
   10050:	2000      	movs	r0, #0
   10052:	bd08      	pop	{r3, pc}
   10054:	20000054 	.word	0x20000054

00010058 <CC_PalMutexLock>:
   10058:	4b02      	ldr	r3, [pc, #8]	; (10064 <CC_PalMutexLock+0xc>)
   1005a:	6802      	ldr	r2, [r0, #0]
   1005c:	689b      	ldr	r3, [r3, #8]
   1005e:	6810      	ldr	r0, [r2, #0]
   10060:	4718      	bx	r3
   10062:	bf00      	nop
   10064:	20000054 	.word	0x20000054

00010068 <CC_PalMutexUnlock>:
   10068:	b508      	push	{r3, lr}
   1006a:	4b03      	ldr	r3, [pc, #12]	; (10078 <CC_PalMutexUnlock+0x10>)
   1006c:	6802      	ldr	r2, [r0, #0]
   1006e:	68db      	ldr	r3, [r3, #12]
   10070:	6810      	ldr	r0, [r2, #0]
   10072:	4798      	blx	r3
   10074:	2000      	movs	r0, #0
   10076:	bd08      	pop	{r3, pc}
   10078:	20000054 	.word	0x20000054

0001007c <CC_PalPowerSaveModeInit>:
   1007c:	b570      	push	{r4, r5, r6, lr}
   1007e:	4c09      	ldr	r4, [pc, #36]	; (100a4 <CC_PalPowerSaveModeInit+0x28>)
   10080:	4d09      	ldr	r5, [pc, #36]	; (100a8 <CC_PalPowerSaveModeInit+0x2c>)
   10082:	6920      	ldr	r0, [r4, #16]
   10084:	68ab      	ldr	r3, [r5, #8]
   10086:	4798      	blx	r3
   10088:	b118      	cbz	r0, 10092 <CC_PalPowerSaveModeInit+0x16>
   1008a:	4b08      	ldr	r3, [pc, #32]	; (100ac <CC_PalPowerSaveModeInit+0x30>)
   1008c:	4808      	ldr	r0, [pc, #32]	; (100b0 <CC_PalPowerSaveModeInit+0x34>)
   1008e:	685b      	ldr	r3, [r3, #4]
   10090:	4798      	blx	r3
   10092:	2100      	movs	r1, #0
   10094:	4a07      	ldr	r2, [pc, #28]	; (100b4 <CC_PalPowerSaveModeInit+0x38>)
   10096:	68eb      	ldr	r3, [r5, #12]
   10098:	6011      	str	r1, [r2, #0]
   1009a:	6920      	ldr	r0, [r4, #16]
   1009c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   100a0:	4718      	bx	r3
   100a2:	bf00      	nop
   100a4:	20000064 	.word	0x20000064
   100a8:	20000054 	.word	0x20000054
   100ac:	20000044 	.word	0x20000044
   100b0:	00011d28 	.word	0x00011d28
   100b4:	20000808 	.word	0x20000808

000100b8 <CC_PalPowerSaveModeSelect>:
   100b8:	b570      	push	{r4, r5, r6, lr}
   100ba:	4d1a      	ldr	r5, [pc, #104]	; (10124 <CC_PalPowerSaveModeSelect+0x6c>)
   100bc:	4e1a      	ldr	r6, [pc, #104]	; (10128 <CC_PalPowerSaveModeSelect+0x70>)
   100be:	4604      	mov	r4, r0
   100c0:	68b2      	ldr	r2, [r6, #8]
   100c2:	6928      	ldr	r0, [r5, #16]
   100c4:	4790      	blx	r2
   100c6:	b9f0      	cbnz	r0, 10106 <CC_PalPowerSaveModeSelect+0x4e>
   100c8:	b15c      	cbz	r4, 100e2 <CC_PalPowerSaveModeSelect+0x2a>
   100ca:	4c18      	ldr	r4, [pc, #96]	; (1012c <CC_PalPowerSaveModeSelect+0x74>)
   100cc:	6823      	ldr	r3, [r4, #0]
   100ce:	b1ab      	cbz	r3, 100fc <CC_PalPowerSaveModeSelect+0x44>
   100d0:	2b01      	cmp	r3, #1
   100d2:	d01a      	beq.n	1010a <CC_PalPowerSaveModeSelect+0x52>
   100d4:	3b01      	subs	r3, #1
   100d6:	6023      	str	r3, [r4, #0]
   100d8:	6928      	ldr	r0, [r5, #16]
   100da:	68f3      	ldr	r3, [r6, #12]
   100dc:	4798      	blx	r3
   100de:	2000      	movs	r0, #0
   100e0:	bd70      	pop	{r4, r5, r6, pc}
   100e2:	4c12      	ldr	r4, [pc, #72]	; (1012c <CC_PalPowerSaveModeSelect+0x74>)
   100e4:	6821      	ldr	r1, [r4, #0]
   100e6:	b939      	cbnz	r1, 100f8 <CC_PalPowerSaveModeSelect+0x40>
   100e8:	2001      	movs	r0, #1
   100ea:	4b11      	ldr	r3, [pc, #68]	; (10130 <CC_PalPowerSaveModeSelect+0x78>)
   100ec:	4a11      	ldr	r2, [pc, #68]	; (10134 <CC_PalPowerSaveModeSelect+0x7c>)
   100ee:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
   100f2:	6813      	ldr	r3, [r2, #0]
   100f4:	2b00      	cmp	r3, #0
   100f6:	d1fc      	bne.n	100f2 <CC_PalPowerSaveModeSelect+0x3a>
   100f8:	3101      	adds	r1, #1
   100fa:	6021      	str	r1, [r4, #0]
   100fc:	68f3      	ldr	r3, [r6, #12]
   100fe:	6928      	ldr	r0, [r5, #16]
   10100:	4798      	blx	r3
   10102:	2000      	movs	r0, #0
   10104:	bd70      	pop	{r4, r5, r6, pc}
   10106:	480c      	ldr	r0, [pc, #48]	; (10138 <CC_PalPowerSaveModeSelect+0x80>)
   10108:	bd70      	pop	{r4, r5, r6, pc}
   1010a:	4a0a      	ldr	r2, [pc, #40]	; (10134 <CC_PalPowerSaveModeSelect+0x7c>)
   1010c:	6813      	ldr	r3, [r2, #0]
   1010e:	2b00      	cmp	r3, #0
   10110:	d1fc      	bne.n	1010c <CC_PalPowerSaveModeSelect+0x54>
   10112:	4a07      	ldr	r2, [pc, #28]	; (10130 <CC_PalPowerSaveModeSelect+0x78>)
   10114:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
   10118:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
   1011c:	f000 f820 	bl	10160 <CC_HalMaskInterrupt>
   10120:	6823      	ldr	r3, [r4, #0]
   10122:	e7d7      	b.n	100d4 <CC_PalPowerSaveModeSelect+0x1c>
   10124:	20000064 	.word	0x20000064
   10128:	20000054 	.word	0x20000054
   1012c:	20000808 	.word	0x20000808
   10130:	50840000 	.word	0x50840000
   10134:	50841910 	.word	0x50841910
   10138:	ffff8fe9 	.word	0xffff8fe9

0001013c <CC_HalInit>:
   1013c:	2000      	movs	r0, #0
   1013e:	4770      	bx	lr

00010140 <CC_HalTerminate>:
   10140:	2000      	movs	r0, #0
   10142:	4770      	bx	lr

00010144 <CC_HalClearInterruptBit>:
   10144:	0543      	lsls	r3, r0, #21
   10146:	d503      	bpl.n	10150 <CC_HalClearInterruptBit+0xc>
   10148:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1014c:	4b02      	ldr	r3, [pc, #8]	; (10158 <CC_HalClearInterruptBit+0x14>)
   1014e:	601a      	str	r2, [r3, #0]
   10150:	4b02      	ldr	r3, [pc, #8]	; (1015c <CC_HalClearInterruptBit+0x18>)
   10152:	6018      	str	r0, [r3, #0]
   10154:	4770      	bx	lr
   10156:	bf00      	nop
   10158:	50841108 	.word	0x50841108
   1015c:	50841a08 	.word	0x50841a08

00010160 <CC_HalMaskInterrupt>:
   10160:	4b01      	ldr	r3, [pc, #4]	; (10168 <CC_HalMaskInterrupt+0x8>)
   10162:	6018      	str	r0, [r3, #0]
   10164:	4770      	bx	lr
   10166:	bf00      	nop
   10168:	50841a04 	.word	0x50841a04

0001016c <CC_HalWaitInterruptRND>:
   1016c:	b108      	cbz	r0, 10172 <CC_HalWaitInterruptRND+0x6>
   1016e:	f000 b803 	b.w	10178 <CC_PalWaitInterruptRND>
   10172:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
   10176:	4770      	bx	lr

00010178 <CC_PalWaitInterruptRND>:
   10178:	4602      	mov	r2, r0
   1017a:	4807      	ldr	r0, [pc, #28]	; (10198 <CC_PalWaitInterruptRND+0x20>)
   1017c:	6803      	ldr	r3, [r0, #0]
   1017e:	4213      	tst	r3, r2
   10180:	d0fc      	beq.n	1017c <CC_PalWaitInterruptRND+0x4>
   10182:	b121      	cbz	r1, 1018e <CC_PalWaitInterruptRND+0x16>
   10184:	4b05      	ldr	r3, [pc, #20]	; (1019c <CC_PalWaitInterruptRND+0x24>)
   10186:	4806      	ldr	r0, [pc, #24]	; (101a0 <CC_PalWaitInterruptRND+0x28>)
   10188:	681b      	ldr	r3, [r3, #0]
   1018a:	600b      	str	r3, [r1, #0]
   1018c:	6003      	str	r3, [r0, #0]
   1018e:	4b05      	ldr	r3, [pc, #20]	; (101a4 <CC_PalWaitInterruptRND+0x2c>)
   10190:	2000      	movs	r0, #0
   10192:	601a      	str	r2, [r3, #0]
   10194:	4770      	bx	lr
   10196:	bf00      	nop
   10198:	50841a00 	.word	0x50841a00
   1019c:	50841104 	.word	0x50841104
   101a0:	50841108 	.word	0x50841108
   101a4:	50841a08 	.word	0x50841a08

000101a8 <mbedtls_platform_setup>:
   101a8:	f000 b89e 	b.w	102e8 <nrf_cc3xx_platform_init>

000101ac <mbedtls_platform_zeroize>:
   101ac:	b138      	cbz	r0, 101be <mbedtls_platform_zeroize+0x12>
   101ae:	b131      	cbz	r1, 101be <mbedtls_platform_zeroize+0x12>
   101b0:	2200      	movs	r2, #0
   101b2:	4401      	add	r1, r0
   101b4:	4603      	mov	r3, r0
   101b6:	3001      	adds	r0, #1
   101b8:	4281      	cmp	r1, r0
   101ba:	701a      	strb	r2, [r3, #0]
   101bc:	d1fa      	bne.n	101b4 <mbedtls_platform_zeroize+0x8>
   101be:	4770      	bx	lr

000101c0 <mbedtls_hardware_poll>:
   101c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   101c4:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
   101c8:	460e      	mov	r6, r1
   101ca:	9205      	str	r2, [sp, #20]
   101cc:	2100      	movs	r1, #0
   101ce:	4614      	mov	r4, r2
   101d0:	a812      	add	r0, sp, #72	; 0x48
   101d2:	f44f 7208 	mov.w	r2, #544	; 0x220
   101d6:	461d      	mov	r5, r3
   101d8:	f001 fa1a 	bl	11610 <memset>
   101dc:	2100      	movs	r1, #0
   101de:	2228      	movs	r2, #40	; 0x28
   101e0:	a808      	add	r0, sp, #32
   101e2:	9106      	str	r1, [sp, #24]
   101e4:	f001 fa14 	bl	11610 <memset>
   101e8:	2e00      	cmp	r6, #0
   101ea:	d03c      	beq.n	10266 <mbedtls_hardware_poll+0xa6>
   101ec:	2d00      	cmp	r5, #0
   101ee:	d03a      	beq.n	10266 <mbedtls_hardware_poll+0xa6>
   101f0:	2c00      	cmp	r4, #0
   101f2:	d038      	beq.n	10266 <mbedtls_hardware_poll+0xa6>
   101f4:	2104      	movs	r1, #4
   101f6:	a806      	add	r0, sp, #24
   101f8:	f7ff feca 	bl	ff90 <CC_PalMemSetZeroPlat>
   101fc:	a808      	add	r0, sp, #32
   101fe:	2128      	movs	r1, #40	; 0x28
   10200:	f7ff fec6 	bl	ff90 <CC_PalMemSetZeroPlat>
   10204:	a808      	add	r0, sp, #32
   10206:	f000 f831 	bl	1026c <RNG_PLAT_SetUserRngParameters>
   1020a:	b178      	cbz	r0, 1022c <mbedtls_hardware_poll+0x6c>
   1020c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   10210:	f44f 7108 	mov.w	r1, #544	; 0x220
   10214:	a812      	add	r0, sp, #72	; 0x48
   10216:	f7ff ffc9 	bl	101ac <mbedtls_platform_zeroize>
   1021a:	2104      	movs	r1, #4
   1021c:	a806      	add	r0, sp, #24
   1021e:	f7ff ffc5 	bl	101ac <mbedtls_platform_zeroize>
   10222:	4638      	mov	r0, r7
   10224:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
   10228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1022c:	ab12      	add	r3, sp, #72	; 0x48
   1022e:	f10d 081c 	add.w	r8, sp, #28
   10232:	4602      	mov	r2, r0
   10234:	e9cd 5301 	strd	r5, r3, [sp, #4]
   10238:	9003      	str	r0, [sp, #12]
   1023a:	ab05      	add	r3, sp, #20
   1023c:	a908      	add	r1, sp, #32
   1023e:	f8cd 8000 	str.w	r8, [sp]
   10242:	a806      	add	r0, sp, #24
   10244:	f000 fd14 	bl	10c70 <LLF_RND_GetTrngSource>
   10248:	2800      	cmp	r0, #0
   1024a:	d1df      	bne.n	1020c <mbedtls_hardware_poll+0x4c>
   1024c:	682b      	ldr	r3, [r5, #0]
   1024e:	42a3      	cmp	r3, r4
   10250:	d3dc      	bcc.n	1020c <mbedtls_hardware_poll+0x4c>
   10252:	f8d8 1000 	ldr.w	r1, [r8]
   10256:	4607      	mov	r7, r0
   10258:	4622      	mov	r2, r4
   1025a:	4630      	mov	r0, r6
   1025c:	3108      	adds	r1, #8
   1025e:	f7ff fe95 	bl	ff8c <CC_PalMemCopyPlat>
   10262:	602c      	str	r4, [r5, #0]
   10264:	e7d4      	b.n	10210 <mbedtls_hardware_poll+0x50>
   10266:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   1026a:	e7da      	b.n	10222 <mbedtls_hardware_poll+0x62>

0001026c <RNG_PLAT_SetUserRngParameters>:
   1026c:	231c      	movs	r3, #28
   1026e:	b530      	push	{r4, r5, lr}
   10270:	b083      	sub	sp, #12
   10272:	a901      	add	r1, sp, #4
   10274:	4604      	mov	r4, r0
   10276:	9301      	str	r3, [sp, #4]
   10278:	f000 f9ce 	bl	10618 <CC_PalTrngParamGet>
   1027c:	4605      	mov	r5, r0
   1027e:	b938      	cbnz	r0, 10290 <RNG_PLAT_SetUserRngParameters+0x24>
   10280:	9b01      	ldr	r3, [sp, #4]
   10282:	2b1c      	cmp	r3, #28
   10284:	d007      	beq.n	10296 <RNG_PLAT_SetUserRngParameters+0x2a>
   10286:	4d16      	ldr	r5, [pc, #88]	; (102e0 <RNG_PLAT_SetUserRngParameters+0x74>)
   10288:	4620      	mov	r0, r4
   1028a:	211c      	movs	r1, #28
   1028c:	f7ff fe80 	bl	ff90 <CC_PalMemSetZeroPlat>
   10290:	4628      	mov	r0, r5
   10292:	b003      	add	sp, #12
   10294:	bd30      	pop	{r4, r5, pc}
   10296:	2101      	movs	r1, #1
   10298:	e9d4 3200 	ldrd	r3, r2, [r4]
   1029c:	3b00      	subs	r3, #0
   1029e:	bf18      	it	ne
   102a0:	2301      	movne	r3, #1
   102a2:	61e1      	str	r1, [r4, #28]
   102a4:	b10a      	cbz	r2, 102aa <RNG_PLAT_SetUserRngParameters+0x3e>
   102a6:	f043 0302 	orr.w	r3, r3, #2
   102aa:	68a2      	ldr	r2, [r4, #8]
   102ac:	b932      	cbnz	r2, 102bc <RNG_PLAT_SetUserRngParameters+0x50>
   102ae:	68e2      	ldr	r2, [r4, #12]
   102b0:	b942      	cbnz	r2, 102c4 <RNG_PLAT_SetUserRngParameters+0x58>
   102b2:	e9c4 3208 	strd	r3, r2, [r4, #32]
   102b6:	b98b      	cbnz	r3, 102dc <RNG_PLAT_SetUserRngParameters+0x70>
   102b8:	4d0a      	ldr	r5, [pc, #40]	; (102e4 <RNG_PLAT_SetUserRngParameters+0x78>)
   102ba:	e7e5      	b.n	10288 <RNG_PLAT_SetUserRngParameters+0x1c>
   102bc:	68e2      	ldr	r2, [r4, #12]
   102be:	f043 0304 	orr.w	r3, r3, #4
   102c2:	b13a      	cbz	r2, 102d4 <RNG_PLAT_SetUserRngParameters+0x68>
   102c4:	2200      	movs	r2, #0
   102c6:	4628      	mov	r0, r5
   102c8:	f043 0308 	orr.w	r3, r3, #8
   102cc:	e9c4 3208 	strd	r3, r2, [r4, #32]
   102d0:	b003      	add	sp, #12
   102d2:	bd30      	pop	{r4, r5, pc}
   102d4:	4615      	mov	r5, r2
   102d6:	e9c4 3208 	strd	r3, r2, [r4, #32]
   102da:	e7d9      	b.n	10290 <RNG_PLAT_SetUserRngParameters+0x24>
   102dc:	4615      	mov	r5, r2
   102de:	e7d7      	b.n	10290 <RNG_PLAT_SetUserRngParameters+0x24>
   102e0:	00f00c37 	.word	0x00f00c37
   102e4:	00f00c0e 	.word	0x00f00c0e

000102e8 <nrf_cc3xx_platform_init>:
   102e8:	b510      	push	{r4, lr}
   102ea:	4c0c      	ldr	r4, [pc, #48]	; (1031c <nrf_cc3xx_platform_init+0x34>)
   102ec:	6823      	ldr	r3, [r4, #0]
   102ee:	b113      	cbz	r3, 102f6 <nrf_cc3xx_platform_init+0xe>
   102f0:	4b0b      	ldr	r3, [pc, #44]	; (10320 <nrf_cc3xx_platform_init+0x38>)
   102f2:	681b      	ldr	r3, [r3, #0]
   102f4:	b92b      	cbnz	r3, 10302 <nrf_cc3xx_platform_init+0x1a>
   102f6:	f000 f94f 	bl	10598 <CC_LibInit>
   102fa:	b930      	cbnz	r0, 1030a <nrf_cc3xx_platform_init+0x22>
   102fc:	2201      	movs	r2, #1
   102fe:	4b08      	ldr	r3, [pc, #32]	; (10320 <nrf_cc3xx_platform_init+0x38>)
   10300:	601a      	str	r2, [r3, #0]
   10302:	2301      	movs	r3, #1
   10304:	2000      	movs	r0, #0
   10306:	6023      	str	r3, [r4, #0]
   10308:	bd10      	pop	{r4, pc}
   1030a:	3801      	subs	r0, #1
   1030c:	2806      	cmp	r0, #6
   1030e:	d901      	bls.n	10314 <nrf_cc3xx_platform_init+0x2c>
   10310:	4804      	ldr	r0, [pc, #16]	; (10324 <nrf_cc3xx_platform_init+0x3c>)
   10312:	bd10      	pop	{r4, pc}
   10314:	4b04      	ldr	r3, [pc, #16]	; (10328 <nrf_cc3xx_platform_init+0x40>)
   10316:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   1031a:	bd10      	pop	{r4, pc}
   1031c:	2000080c 	.word	0x2000080c
   10320:	20000810 	.word	0x20000810
   10324:	ffff8ffe 	.word	0xffff8ffe
   10328:	00011d48 	.word	0x00011d48

0001032c <nrf_cc3xx_platform_init_no_rng>:
   1032c:	b510      	push	{r4, lr}
   1032e:	4c0a      	ldr	r4, [pc, #40]	; (10358 <nrf_cc3xx_platform_init_no_rng+0x2c>)
   10330:	6823      	ldr	r3, [r4, #0]
   10332:	b11b      	cbz	r3, 1033c <nrf_cc3xx_platform_init_no_rng+0x10>
   10334:	2301      	movs	r3, #1
   10336:	2000      	movs	r0, #0
   10338:	6023      	str	r3, [r4, #0]
   1033a:	bd10      	pop	{r4, pc}
   1033c:	f000 f898 	bl	10470 <CC_LibInitNoRng>
   10340:	2800      	cmp	r0, #0
   10342:	d0f7      	beq.n	10334 <nrf_cc3xx_platform_init_no_rng+0x8>
   10344:	3801      	subs	r0, #1
   10346:	2806      	cmp	r0, #6
   10348:	d803      	bhi.n	10352 <nrf_cc3xx_platform_init_no_rng+0x26>
   1034a:	4b04      	ldr	r3, [pc, #16]	; (1035c <nrf_cc3xx_platform_init_no_rng+0x30>)
   1034c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   10350:	bd10      	pop	{r4, pc}
   10352:	4803      	ldr	r0, [pc, #12]	; (10360 <nrf_cc3xx_platform_init_no_rng+0x34>)
   10354:	bd10      	pop	{r4, pc}
   10356:	bf00      	nop
   10358:	2000080c 	.word	0x2000080c
   1035c:	00011d48 	.word	0x00011d48
   10360:	ffff8ffe 	.word	0xffff8ffe

00010364 <nrf_cc3xx_platform_abort>:
   10364:	f3bf 8f4f 	dsb	sy
   10368:	4905      	ldr	r1, [pc, #20]	; (10380 <nrf_cc3xx_platform_abort+0x1c>)
   1036a:	4b06      	ldr	r3, [pc, #24]	; (10384 <nrf_cc3xx_platform_abort+0x20>)
   1036c:	68ca      	ldr	r2, [r1, #12]
   1036e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   10372:	4313      	orrs	r3, r2
   10374:	60cb      	str	r3, [r1, #12]
   10376:	f3bf 8f4f 	dsb	sy
   1037a:	bf00      	nop
   1037c:	e7fd      	b.n	1037a <nrf_cc3xx_platform_abort+0x16>
   1037e:	bf00      	nop
   10380:	e000ed00 	.word	0xe000ed00
   10384:	05fa0004 	.word	0x05fa0004

00010388 <CC_PalAbort>:
   10388:	4b01      	ldr	r3, [pc, #4]	; (10390 <CC_PalAbort+0x8>)
   1038a:	685b      	ldr	r3, [r3, #4]
   1038c:	4718      	bx	r3
   1038e:	bf00      	nop
   10390:	20000044 	.word	0x20000044

00010394 <nrf_cc3xx_platform_set_abort>:
   10394:	4b02      	ldr	r3, [pc, #8]	; (103a0 <nrf_cc3xx_platform_set_abort+0xc>)
   10396:	e9d0 1200 	ldrd	r1, r2, [r0]
   1039a:	e9c3 1200 	strd	r1, r2, [r3]
   1039e:	4770      	bx	lr
   103a0:	20000044 	.word	0x20000044

000103a4 <mutex_unlock>:
   103a4:	b148      	cbz	r0, 103ba <mutex_unlock+0x16>
   103a6:	6843      	ldr	r3, [r0, #4]
   103a8:	b12b      	cbz	r3, 103b6 <mutex_unlock+0x12>
   103aa:	f3bf 8f5f 	dmb	sy
   103ae:	2300      	movs	r3, #0
   103b0:	6003      	str	r3, [r0, #0]
   103b2:	4618      	mov	r0, r3
   103b4:	4770      	bx	lr
   103b6:	4802      	ldr	r0, [pc, #8]	; (103c0 <mutex_unlock+0x1c>)
   103b8:	4770      	bx	lr
   103ba:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   103be:	4770      	bx	lr
   103c0:	ffff8fea 	.word	0xffff8fea

000103c4 <mutex_free>:
   103c4:	b510      	push	{r4, lr}
   103c6:	4604      	mov	r4, r0
   103c8:	b128      	cbz	r0, 103d6 <mutex_free+0x12>
   103ca:	6863      	ldr	r3, [r4, #4]
   103cc:	b113      	cbz	r3, 103d4 <mutex_free+0x10>
   103ce:	2300      	movs	r3, #0
   103d0:	6023      	str	r3, [r4, #0]
   103d2:	6063      	str	r3, [r4, #4]
   103d4:	bd10      	pop	{r4, pc}
   103d6:	4b02      	ldr	r3, [pc, #8]	; (103e0 <mutex_free+0x1c>)
   103d8:	4802      	ldr	r0, [pc, #8]	; (103e4 <mutex_free+0x20>)
   103da:	685b      	ldr	r3, [r3, #4]
   103dc:	4798      	blx	r3
   103de:	e7f4      	b.n	103ca <mutex_free+0x6>
   103e0:	20000044 	.word	0x20000044
   103e4:	00011d64 	.word	0x00011d64

000103e8 <mutex_init>:
   103e8:	b510      	push	{r4, lr}
   103ea:	4604      	mov	r4, r0
   103ec:	b130      	cbz	r0, 103fc <mutex_init+0x14>
   103ee:	2200      	movs	r2, #0
   103f0:	6863      	ldr	r3, [r4, #4]
   103f2:	6022      	str	r2, [r4, #0]
   103f4:	f043 0301 	orr.w	r3, r3, #1
   103f8:	6063      	str	r3, [r4, #4]
   103fa:	bd10      	pop	{r4, pc}
   103fc:	4801      	ldr	r0, [pc, #4]	; (10404 <mutex_init+0x1c>)
   103fe:	f7ff ffc3 	bl	10388 <CC_PalAbort>
   10402:	e7f4      	b.n	103ee <mutex_init+0x6>
   10404:	00011d8c 	.word	0x00011d8c

00010408 <mutex_lock>:
   10408:	b180      	cbz	r0, 1042c <mutex_lock+0x24>
   1040a:	6843      	ldr	r3, [r0, #4]
   1040c:	b163      	cbz	r3, 10428 <mutex_lock+0x20>
   1040e:	2201      	movs	r2, #1
   10410:	e8d0 3fef 	ldaex	r3, [r0]
   10414:	e8c0 2fe1 	stlex	r1, r2, [r0]
   10418:	2900      	cmp	r1, #0
   1041a:	d1f9      	bne.n	10410 <mutex_lock+0x8>
   1041c:	2b01      	cmp	r3, #1
   1041e:	d0f7      	beq.n	10410 <mutex_lock+0x8>
   10420:	f3bf 8f5f 	dmb	sy
   10424:	2000      	movs	r0, #0
   10426:	4770      	bx	lr
   10428:	4802      	ldr	r0, [pc, #8]	; (10434 <mutex_lock+0x2c>)
   1042a:	4770      	bx	lr
   1042c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   10430:	4770      	bx	lr
   10432:	bf00      	nop
   10434:	ffff8fea 	.word	0xffff8fea

00010438 <nrf_cc3xx_platform_set_mutexes>:
   10438:	b470      	push	{r4, r5, r6}
   1043a:	4b0b      	ldr	r3, [pc, #44]	; (10468 <nrf_cc3xx_platform_set_mutexes+0x30>)
   1043c:	6806      	ldr	r6, [r0, #0]
   1043e:	68c2      	ldr	r2, [r0, #12]
   10440:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
   10444:	e9c3 4202 	strd	r4, r2, [r3, #8]
   10448:	e9c3 6500 	strd	r6, r5, [r3]
   1044c:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
   10450:	680e      	ldr	r6, [r1, #0]
   10452:	4b06      	ldr	r3, [pc, #24]	; (1046c <nrf_cc3xx_platform_set_mutexes+0x34>)
   10454:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
   10458:	e9c3 6500 	strd	r6, r5, [r3]
   1045c:	e9c3 4002 	strd	r4, r0, [r3, #8]
   10460:	611a      	str	r2, [r3, #16]
   10462:	bc70      	pop	{r4, r5, r6}
   10464:	4770      	bx	lr
   10466:	bf00      	nop
   10468:	20000054 	.word	0x20000054
   1046c:	20000064 	.word	0x20000064

00010470 <CC_LibInitNoRng>:
   10470:	b510      	push	{r4, lr}
   10472:	f7ff fe63 	bl	1013c <CC_HalInit>
   10476:	b120      	cbz	r0, 10482 <CC_LibInitNoRng+0x12>
   10478:	2403      	movs	r4, #3
   1047a:	f7ff fdbb 	bl	fff4 <CC_PalTerminate>
   1047e:	4620      	mov	r0, r4
   10480:	bd10      	pop	{r4, pc}
   10482:	f7ff fd89 	bl	ff98 <CC_PalInit>
   10486:	b990      	cbnz	r0, 104ae <CC_LibInitNoRng+0x3e>
   10488:	f7ff fe16 	bl	100b8 <CC_PalPowerSaveModeSelect>
   1048c:	b990      	cbnz	r0, 104b4 <CC_LibInitNoRng+0x44>
   1048e:	4b0f      	ldr	r3, [pc, #60]	; (104cc <CC_LibInitNoRng+0x5c>)
   10490:	681b      	ldr	r3, [r3, #0]
   10492:	0e1b      	lsrs	r3, r3, #24
   10494:	2bf0      	cmp	r3, #240	; 0xf0
   10496:	d108      	bne.n	104aa <CC_LibInitNoRng+0x3a>
   10498:	4a0d      	ldr	r2, [pc, #52]	; (104d0 <CC_LibInitNoRng+0x60>)
   1049a:	4b0e      	ldr	r3, [pc, #56]	; (104d4 <CC_LibInitNoRng+0x64>)
   1049c:	6812      	ldr	r2, [r2, #0]
   1049e:	429a      	cmp	r2, r3
   104a0:	d00a      	beq.n	104b8 <CC_LibInitNoRng+0x48>
   104a2:	2407      	movs	r4, #7
   104a4:	f7ff fe4c 	bl	10140 <CC_HalTerminate>
   104a8:	e7e7      	b.n	1047a <CC_LibInitNoRng+0xa>
   104aa:	2406      	movs	r4, #6
   104ac:	e7fa      	b.n	104a4 <CC_LibInitNoRng+0x34>
   104ae:	2404      	movs	r4, #4
   104b0:	4620      	mov	r0, r4
   104b2:	bd10      	pop	{r4, pc}
   104b4:	2400      	movs	r4, #0
   104b6:	e7f5      	b.n	104a4 <CC_LibInitNoRng+0x34>
   104b8:	2001      	movs	r0, #1
   104ba:	f7ff fdfd 	bl	100b8 <CC_PalPowerSaveModeSelect>
   104be:	4604      	mov	r4, r0
   104c0:	2800      	cmp	r0, #0
   104c2:	d1f7      	bne.n	104b4 <CC_LibInitNoRng+0x44>
   104c4:	4b04      	ldr	r3, [pc, #16]	; (104d8 <CC_LibInitNoRng+0x68>)
   104c6:	6018      	str	r0, [r3, #0]
   104c8:	e7d9      	b.n	1047e <CC_LibInitNoRng+0xe>
   104ca:	bf00      	nop
   104cc:	50841928 	.word	0x50841928
   104d0:	50841a24 	.word	0x50841a24
   104d4:	20e00000 	.word	0x20e00000
   104d8:	50841a0c 	.word	0x50841a0c

000104dc <CC_LibInitRngModule>:
   104dc:	b530      	push	{r4, r5, lr}
   104de:	f5ad 7d15 	sub.w	sp, sp, #596	; 0x254
   104e2:	f44f 7208 	mov.w	r2, #544	; 0x220
   104e6:	2100      	movs	r1, #0
   104e8:	a80c      	add	r0, sp, #48	; 0x30
   104ea:	f001 f891 	bl	11610 <memset>
   104ee:	2100      	movs	r1, #0
   104f0:	2228      	movs	r2, #40	; 0x28
   104f2:	a802      	add	r0, sp, #8
   104f4:	9101      	str	r1, [sp, #4]
   104f6:	f001 f88b 	bl	11610 <memset>
   104fa:	a802      	add	r0, sp, #8
   104fc:	f7ff feb6 	bl	1026c <RNG_PLAT_SetUserRngParameters>
   10500:	b120      	cbz	r0, 1050c <CC_LibInitRngModule+0x30>
   10502:	2405      	movs	r4, #5
   10504:	4620      	mov	r0, r4
   10506:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
   1050a:	bd30      	pop	{r4, r5, pc}
   1050c:	4d1d      	ldr	r5, [pc, #116]	; (10584 <CC_LibInitRngModule+0xa8>)
   1050e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   10512:	6828      	ldr	r0, [r5, #0]
   10514:	f7ff fda0 	bl	10058 <CC_PalMutexLock>
   10518:	4604      	mov	r4, r0
   1051a:	b9e8      	cbnz	r0, 10558 <CC_LibInitRngModule+0x7c>
   1051c:	2000      	movs	r0, #0
   1051e:	f7ff fdcb 	bl	100b8 <CC_PalPowerSaveModeSelect>
   10522:	bb58      	cbnz	r0, 1057c <CC_LibInitRngModule+0xa0>
   10524:	aa0c      	add	r2, sp, #48	; 0x30
   10526:	a902      	add	r1, sp, #8
   10528:	a801      	add	r0, sp, #4
   1052a:	f000 fbed 	bl	10d08 <LLF_RND_RunTrngStartupTest>
   1052e:	4604      	mov	r4, r0
   10530:	2001      	movs	r0, #1
   10532:	f7ff fdc1 	bl	100b8 <CC_PalPowerSaveModeSelect>
   10536:	b9e8      	cbnz	r0, 10574 <CC_LibInitRngModule+0x98>
   10538:	6828      	ldr	r0, [r5, #0]
   1053a:	f7ff fd95 	bl	10068 <CC_PalMutexUnlock>
   1053e:	b928      	cbnz	r0, 1054c <CC_LibInitRngModule+0x70>
   10540:	2c00      	cmp	r4, #0
   10542:	d1de      	bne.n	10502 <CC_LibInitRngModule+0x26>
   10544:	4620      	mov	r0, r4
   10546:	f50d 7d15 	add.w	sp, sp, #596	; 0x254
   1054a:	bd30      	pop	{r4, r5, pc}
   1054c:	480e      	ldr	r0, [pc, #56]	; (10588 <CC_LibInitRngModule+0xac>)
   1054e:	f7ff ff1b 	bl	10388 <CC_PalAbort>
   10552:	2c00      	cmp	r4, #0
   10554:	d0f6      	beq.n	10544 <CC_LibInitRngModule+0x68>
   10556:	e7d4      	b.n	10502 <CC_LibInitRngModule+0x26>
   10558:	480c      	ldr	r0, [pc, #48]	; (1058c <CC_LibInitRngModule+0xb0>)
   1055a:	f7ff ff15 	bl	10388 <CC_PalAbort>
   1055e:	2c01      	cmp	r4, #1
   10560:	d1dc      	bne.n	1051c <CC_LibInitRngModule+0x40>
   10562:	6828      	ldr	r0, [r5, #0]
   10564:	f7ff fd80 	bl	10068 <CC_PalMutexUnlock>
   10568:	2800      	cmp	r0, #0
   1056a:	d0ca      	beq.n	10502 <CC_LibInitRngModule+0x26>
   1056c:	4806      	ldr	r0, [pc, #24]	; (10588 <CC_LibInitRngModule+0xac>)
   1056e:	f7ff ff0b 	bl	10388 <CC_PalAbort>
   10572:	e7c6      	b.n	10502 <CC_LibInitRngModule+0x26>
   10574:	4806      	ldr	r0, [pc, #24]	; (10590 <CC_LibInitRngModule+0xb4>)
   10576:	f7ff ff07 	bl	10388 <CC_PalAbort>
   1057a:	e7dd      	b.n	10538 <CC_LibInitRngModule+0x5c>
   1057c:	4805      	ldr	r0, [pc, #20]	; (10594 <CC_LibInitRngModule+0xb8>)
   1057e:	f7ff ff03 	bl	10388 <CC_PalAbort>
   10582:	e7cf      	b.n	10524 <CC_LibInitRngModule+0x48>
   10584:	20000040 	.word	0x20000040
   10588:	00011dc8 	.word	0x00011dc8
   1058c:	00011db0 	.word	0x00011db0
   10590:	00011e00 	.word	0x00011e00
   10594:	00011de0 	.word	0x00011de0

00010598 <CC_LibInit>:
   10598:	b508      	push	{r3, lr}
   1059a:	f7ff fdcf 	bl	1013c <CC_HalInit>
   1059e:	b118      	cbz	r0, 105a8 <CC_LibInit+0x10>
   105a0:	f7ff fd28 	bl	fff4 <CC_PalTerminate>
   105a4:	2003      	movs	r0, #3
   105a6:	bd08      	pop	{r3, pc}
   105a8:	f7ff fcf6 	bl	ff98 <CC_PalInit>
   105ac:	b9c0      	cbnz	r0, 105e0 <CC_LibInit+0x48>
   105ae:	f7ff fd83 	bl	100b8 <CC_PalPowerSaveModeSelect>
   105b2:	b9b8      	cbnz	r0, 105e4 <CC_LibInit+0x4c>
   105b4:	4b14      	ldr	r3, [pc, #80]	; (10608 <CC_LibInit+0x70>)
   105b6:	681b      	ldr	r3, [r3, #0]
   105b8:	0e1b      	lsrs	r3, r3, #24
   105ba:	2bf0      	cmp	r3, #240	; 0xf0
   105bc:	d10a      	bne.n	105d4 <CC_LibInit+0x3c>
   105be:	4a13      	ldr	r2, [pc, #76]	; (1060c <CC_LibInit+0x74>)
   105c0:	4b13      	ldr	r3, [pc, #76]	; (10610 <CC_LibInit+0x78>)
   105c2:	6812      	ldr	r2, [r2, #0]
   105c4:	429a      	cmp	r2, r3
   105c6:	d017      	beq.n	105f8 <CC_LibInit+0x60>
   105c8:	f7ff fdba 	bl	10140 <CC_HalTerminate>
   105cc:	f7ff fd12 	bl	fff4 <CC_PalTerminate>
   105d0:	2007      	movs	r0, #7
   105d2:	bd08      	pop	{r3, pc}
   105d4:	f7ff fdb4 	bl	10140 <CC_HalTerminate>
   105d8:	f7ff fd0c 	bl	fff4 <CC_PalTerminate>
   105dc:	2006      	movs	r0, #6
   105de:	bd08      	pop	{r3, pc}
   105e0:	2004      	movs	r0, #4
   105e2:	bd08      	pop	{r3, pc}
   105e4:	f7ff fdac 	bl	10140 <CC_HalTerminate>
   105e8:	f7ff fd04 	bl	fff4 <CC_PalTerminate>
   105ec:	f7ff ff76 	bl	104dc <CC_LibInitRngModule>
   105f0:	2800      	cmp	r0, #0
   105f2:	bf18      	it	ne
   105f4:	2005      	movne	r0, #5
   105f6:	bd08      	pop	{r3, pc}
   105f8:	2001      	movs	r0, #1
   105fa:	f7ff fd5d 	bl	100b8 <CC_PalPowerSaveModeSelect>
   105fe:	2800      	cmp	r0, #0
   10600:	d1f0      	bne.n	105e4 <CC_LibInit+0x4c>
   10602:	4b04      	ldr	r3, [pc, #16]	; (10614 <CC_LibInit+0x7c>)
   10604:	6018      	str	r0, [r3, #0]
   10606:	e7f1      	b.n	105ec <CC_LibInit+0x54>
   10608:	50841928 	.word	0x50841928
   1060c:	50841a24 	.word	0x50841a24
   10610:	20e00000 	.word	0x20e00000
   10614:	50841a0c 	.word	0x50841a0c

00010618 <CC_PalTrngParamGet>:
   10618:	2800      	cmp	r0, #0
   1061a:	d066      	beq.n	106ea <CC_PalTrngParamGet+0xd2>
   1061c:	2900      	cmp	r1, #0
   1061e:	d064      	beq.n	106ea <CC_PalTrngParamGet+0xd2>
   10620:	680b      	ldr	r3, [r1, #0]
   10622:	2b1c      	cmp	r3, #28
   10624:	d161      	bne.n	106ea <CC_PalTrngParamGet+0xd2>
   10626:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   1062a:	4a3b      	ldr	r2, [pc, #236]	; (10718 <CC_PalTrngParamGet+0x100>)
   1062c:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
   10630:	4291      	cmp	r1, r2
   10632:	d05c      	beq.n	106ee <CC_PalTrngParamGet+0xd6>
   10634:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
   10638:	3201      	adds	r2, #1
   1063a:	d058      	beq.n	106ee <CC_PalTrngParamGet+0xd6>
   1063c:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
   10640:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   10644:	6002      	str	r2, [r0, #0]
   10646:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
   1064a:	4a34      	ldr	r2, [pc, #208]	; (1071c <CC_PalTrngParamGet+0x104>)
   1064c:	4291      	cmp	r1, r2
   1064e:	d060      	beq.n	10712 <CC_PalTrngParamGet+0xfa>
   10650:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
   10654:	3201      	adds	r2, #1
   10656:	d05c      	beq.n	10712 <CC_PalTrngParamGet+0xfa>
   10658:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
   1065c:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   10660:	6042      	str	r2, [r0, #4]
   10662:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   10666:	f512 7f94 	cmn.w	r2, #296	; 0x128
   1066a:	d04f      	beq.n	1070c <CC_PalTrngParamGet+0xf4>
   1066c:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   10670:	3201      	adds	r2, #1
   10672:	d04b      	beq.n	1070c <CC_PalTrngParamGet+0xf4>
   10674:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   10678:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   1067c:	6082      	str	r2, [r0, #8]
   1067e:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
   10682:	4a27      	ldr	r2, [pc, #156]	; (10720 <CC_PalTrngParamGet+0x108>)
   10684:	4291      	cmp	r1, r2
   10686:	d03e      	beq.n	10706 <CC_PalTrngParamGet+0xee>
   10688:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
   1068c:	3201      	adds	r2, #1
   1068e:	d03a      	beq.n	10706 <CC_PalTrngParamGet+0xee>
   10690:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
   10694:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   10698:	60c2      	str	r2, [r0, #12]
   1069a:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   1069e:	3270      	adds	r2, #112	; 0x70
   106a0:	d02f      	beq.n	10702 <CC_PalTrngParamGet+0xea>
   106a2:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   106a6:	3201      	adds	r2, #1
   106a8:	d02b      	beq.n	10702 <CC_PalTrngParamGet+0xea>
   106aa:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   106ae:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   106b2:	6102      	str	r2, [r0, #16]
   106b4:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   106b8:	32af      	adds	r2, #175	; 0xaf
   106ba:	d020      	beq.n	106fe <CC_PalTrngParamGet+0xe6>
   106bc:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   106c0:	3201      	adds	r2, #1
   106c2:	d01c      	beq.n	106fe <CC_PalTrngParamGet+0xe6>
   106c4:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   106c8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   106cc:	6142      	str	r2, [r0, #20]
   106ce:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
   106d2:	4a14      	ldr	r2, [pc, #80]	; (10724 <CC_PalTrngParamGet+0x10c>)
   106d4:	4291      	cmp	r1, r2
   106d6:	d00d      	beq.n	106f4 <CC_PalTrngParamGet+0xdc>
   106d8:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
   106dc:	3201      	adds	r2, #1
   106de:	d009      	beq.n	106f4 <CC_PalTrngParamGet+0xdc>
   106e0:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
   106e4:	6183      	str	r3, [r0, #24]
   106e6:	2000      	movs	r0, #0
   106e8:	4770      	bx	lr
   106ea:	2001      	movs	r0, #1
   106ec:	4770      	bx	lr
   106ee:	f640 02fc 	movw	r2, #2300	; 0x8fc
   106f2:	e7a5      	b.n	10640 <CC_PalTrngParamGet+0x28>
   106f4:	f240 3337 	movw	r3, #823	; 0x337
   106f8:	6183      	str	r3, [r0, #24]
   106fa:	2000      	movs	r0, #0
   106fc:	4770      	bx	lr
   106fe:	2251      	movs	r2, #81	; 0x51
   10700:	e7e2      	b.n	106c8 <CC_PalTrngParamGet+0xb0>
   10702:	2290      	movs	r2, #144	; 0x90
   10704:	e7d3      	b.n	106ae <CC_PalTrngParamGet+0x96>
   10706:	f642 1204 	movw	r2, #10500	; 0x2904
   1070a:	e7c3      	b.n	10694 <CC_PalTrngParamGet+0x7c>
   1070c:	f640 62d8 	movw	r2, #3800	; 0xed8
   10710:	e7b2      	b.n	10678 <CC_PalTrngParamGet+0x60>
   10712:	f242 02d0 	movw	r2, #8400	; 0x20d0
   10716:	e7a1      	b.n	1065c <CC_PalTrngParamGet+0x44>
   10718:	fffff8fc 	.word	0xfffff8fc
   1071c:	ffff20d0 	.word	0xffff20d0
   10720:	ffff2904 	.word	0xffff2904
   10724:	fffff337 	.word	0xfffff337

00010728 <startTrngHW>:
   10728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1072c:	2800      	cmp	r0, #0
   1072e:	d077      	beq.n	10820 <startTrngHW+0xf8>
   10730:	460c      	mov	r4, r1
   10732:	2900      	cmp	r1, #0
   10734:	d074      	beq.n	10820 <startTrngHW+0xf8>
   10736:	461d      	mov	r5, r3
   10738:	2b00      	cmp	r3, #0
   1073a:	d071      	beq.n	10820 <startTrngHW+0xf8>
   1073c:	4606      	mov	r6, r0
   1073e:	b11a      	cbz	r2, 10748 <startTrngHW+0x20>
   10740:	2201      	movs	r2, #1
   10742:	2300      	movs	r3, #0
   10744:	602a      	str	r2, [r5, #0]
   10746:	6003      	str	r3, [r0, #0]
   10748:	682b      	ldr	r3, [r5, #0]
   1074a:	2b00      	cmp	r3, #0
   1074c:	d064      	beq.n	10818 <startTrngHW+0xf0>
   1074e:	4629      	mov	r1, r5
   10750:	4620      	mov	r0, r4
   10752:	f000 fb15 	bl	10d80 <LLF_RND_GetFastestRosc>
   10756:	4607      	mov	r7, r0
   10758:	2800      	cmp	r0, #0
   1075a:	d15e      	bne.n	1081a <startTrngHW+0xf2>
   1075c:	4621      	mov	r1, r4
   1075e:	6828      	ldr	r0, [r5, #0]
   10760:	f000 faf0 	bl	10d44 <LLF_RND_GetRoscSampleCnt>
   10764:	4607      	mov	r7, r0
   10766:	2800      	cmp	r0, #0
   10768:	d157      	bne.n	1081a <startTrngHW+0xf2>
   1076a:	682b      	ldr	r3, [r5, #0]
   1076c:	2b08      	cmp	r3, #8
   1076e:	d066      	beq.n	1083e <startTrngHW+0x116>
   10770:	2b04      	cmp	r3, #4
   10772:	d067      	beq.n	10844 <startTrngHW+0x11c>
   10774:	f1a3 0802 	sub.w	r8, r3, #2
   10778:	fab8 f888 	clz	r8, r8
   1077c:	ea4f 1858 	mov.w	r8, r8, lsr #5
   10780:	2301      	movs	r3, #1
   10782:	469c      	mov	ip, r3
   10784:	4a31      	ldr	r2, [pc, #196]	; (1084c <startTrngHW+0x124>)
   10786:	4932      	ldr	r1, [pc, #200]	; (10850 <startTrngHW+0x128>)
   10788:	6013      	str	r3, [r2, #0]
   1078a:	4610      	mov	r0, r2
   1078c:	600b      	str	r3, [r1, #0]
   1078e:	3a94      	subs	r2, #148	; 0x94
   10790:	f8c0 c000 	str.w	ip, [r0]
   10794:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10796:	6013      	str	r3, [r2, #0]
   10798:	6811      	ldr	r1, [r2, #0]
   1079a:	428b      	cmp	r3, r1
   1079c:	d1f8      	bne.n	10790 <startTrngHW+0x68>
   1079e:	f04f 0900 	mov.w	r9, #0
   107a2:	4b2c      	ldr	r3, [pc, #176]	; (10854 <startTrngHW+0x12c>)
   107a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   107a8:	f8c3 9000 	str.w	r9, [r3]
   107ac:	f7ff fcca 	bl	10144 <CC_HalClearInterruptBit>
   107b0:	4b29      	ldr	r3, [pc, #164]	; (10858 <startTrngHW+0x130>)
   107b2:	4a2a      	ldr	r2, [pc, #168]	; (1085c <startTrngHW+0x134>)
   107b4:	4648      	mov	r0, r9
   107b6:	601a      	str	r2, [r3, #0]
   107b8:	f7ff fcd2 	bl	10160 <CC_HalMaskInterrupt>
   107bc:	4a28      	ldr	r2, [pc, #160]	; (10860 <startTrngHW+0x138>)
   107be:	4b29      	ldr	r3, [pc, #164]	; (10864 <startTrngHW+0x13c>)
   107c0:	f8c2 8000 	str.w	r8, [r2]
   107c4:	6818      	ldr	r0, [r3, #0]
   107c6:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
   107ca:	f7ff fcc9 	bl	10160 <CC_HalMaskInterrupt>
   107ce:	220a      	movs	r2, #10
   107d0:	4b25      	ldr	r3, [pc, #148]	; (10868 <startTrngHW+0x140>)
   107d2:	601a      	str	r2, [r3, #0]
   107d4:	9a08      	ldr	r2, [sp, #32]
   107d6:	6923      	ldr	r3, [r4, #16]
   107d8:	2a01      	cmp	r2, #1
   107da:	6a61      	ldr	r1, [r4, #36]	; 0x24
   107dc:	d024      	beq.n	10828 <startTrngHW+0x100>
   107de:	4a23      	ldr	r2, [pc, #140]	; (1086c <startTrngHW+0x144>)
   107e0:	fba2 2303 	umull	r2, r3, r2, r3
   107e4:	091b      	lsrs	r3, r3, #4
   107e6:	2201      	movs	r2, #1
   107e8:	fb03 f301 	mul.w	r3, r3, r1
   107ec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   107f0:	491f      	ldr	r1, [pc, #124]	; (10870 <startTrngHW+0x148>)
   107f2:	03db      	lsls	r3, r3, #15
   107f4:	099b      	lsrs	r3, r3, #6
   107f6:	600b      	str	r3, [r1, #0]
   107f8:	4b16      	ldr	r3, [pc, #88]	; (10854 <startTrngHW+0x12c>)
   107fa:	4638      	mov	r0, r7
   107fc:	601a      	str	r2, [r3, #0]
   107fe:	6833      	ldr	r3, [r6, #0]
   10800:	682a      	ldr	r2, [r5, #0]
   10802:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   10806:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   1080a:	6033      	str	r3, [r6, #0]
   1080c:	682a      	ldr	r2, [r5, #0]
   1080e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   10812:	6033      	str	r3, [r6, #0]
   10814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10818:	4f16      	ldr	r7, [pc, #88]	; (10874 <startTrngHW+0x14c>)
   1081a:	4638      	mov	r0, r7
   1081c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10820:	4f15      	ldr	r7, [pc, #84]	; (10878 <startTrngHW+0x150>)
   10822:	4638      	mov	r0, r7
   10824:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10828:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   1082c:	f8d3 2c0c 	ldr.w	r2, [r3, #3084]	; 0xc0c
   10830:	3201      	adds	r2, #1
   10832:	d002      	beq.n	1083a <startTrngHW+0x112>
   10834:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
   10838:	e7d1      	b.n	107de <startTrngHW+0xb6>
   1083a:	2316      	movs	r3, #22
   1083c:	e7d3      	b.n	107e6 <startTrngHW+0xbe>
   1083e:	f04f 0803 	mov.w	r8, #3
   10842:	e79d      	b.n	10780 <startTrngHW+0x58>
   10844:	f04f 0802 	mov.w	r8, #2
   10848:	e79a      	b.n	10780 <startTrngHW+0x58>
   1084a:	bf00      	nop
   1084c:	508411c4 	.word	0x508411c4
   10850:	50841140 	.word	0x50841140
   10854:	5084112c 	.word	0x5084112c
   10858:	50841100 	.word	0x50841100
   1085c:	0ffffffe 	.word	0x0ffffffe
   10860:	5084110c 	.word	0x5084110c
   10864:	50841a04 	.word	0x50841a04
   10868:	50841138 	.word	0x50841138
   1086c:	aaaaaaab 	.word	0xaaaaaaab
   10870:	508411d8 	.word	0x508411d8
   10874:	00f10c31 	.word	0x00f10c31
   10878:	00f10c35 	.word	0x00f10c35

0001087c <LLF_RND_RepetitionCounterTest.part.0>:
   1087c:	b4f0      	push	{r4, r5, r6, r7}
   1087e:	2400      	movs	r4, #0
   10880:	00c9      	lsls	r1, r1, #3
   10882:	4626      	mov	r6, r4
   10884:	4627      	mov	r7, r4
   10886:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
   1088a:	e006      	b.n	1089a <LLF_RND_RepetitionCounterTest.part.0+0x1e>
   1088c:	429f      	cmp	r7, r3
   1088e:	d015      	beq.n	108bc <LLF_RND_RepetitionCounterTest.part.0+0x40>
   10890:	2601      	movs	r6, #1
   10892:	4565      	cmp	r5, ip
   10894:	d818      	bhi.n	108c8 <LLF_RND_RepetitionCounterTest.part.0+0x4c>
   10896:	462c      	mov	r4, r5
   10898:	461f      	mov	r7, r3
   1089a:	0963      	lsrs	r3, r4, #5
   1089c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   108a0:	f004 011f 	and.w	r1, r4, #31
   108a4:	40cb      	lsrs	r3, r1
   108a6:	291f      	cmp	r1, #31
   108a8:	f104 0501 	add.w	r5, r4, #1
   108ac:	bf18      	it	ne
   108ae:	f003 0301 	andne.w	r3, r3, #1
   108b2:	2c00      	cmp	r4, #0
   108b4:	d1ea      	bne.n	1088c <LLF_RND_RepetitionCounterTest.part.0+0x10>
   108b6:	2601      	movs	r6, #1
   108b8:	4635      	mov	r5, r6
   108ba:	e7ec      	b.n	10896 <LLF_RND_RepetitionCounterTest.part.0+0x1a>
   108bc:	3601      	adds	r6, #1
   108be:	4296      	cmp	r6, r2
   108c0:	d1e7      	bne.n	10892 <LLF_RND_RepetitionCounterTest.part.0+0x16>
   108c2:	4803      	ldr	r0, [pc, #12]	; (108d0 <LLF_RND_RepetitionCounterTest.part.0+0x54>)
   108c4:	bcf0      	pop	{r4, r5, r6, r7}
   108c6:	4770      	bx	lr
   108c8:	2000      	movs	r0, #0
   108ca:	bcf0      	pop	{r4, r5, r6, r7}
   108cc:	4770      	bx	lr
   108ce:	bf00      	nop
   108d0:	00f10c36 	.word	0x00f10c36

000108d4 <LLF_RND_AdaptiveProportionTest>:
   108d4:	2800      	cmp	r0, #0
   108d6:	d05f      	beq.n	10998 <LLF_RND_AdaptiveProportionTest+0xc4>
   108d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   108dc:	1e4c      	subs	r4, r1, #1
   108de:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
   108e2:	d226      	bcs.n	10932 <LLF_RND_AdaptiveProportionTest+0x5e>
   108e4:	b32b      	cbz	r3, 10932 <LLF_RND_AdaptiveProportionTest+0x5e>
   108e6:	b322      	cbz	r2, 10932 <LLF_RND_AdaptiveProportionTest+0x5e>
   108e8:	00cc      	lsls	r4, r1, #3
   108ea:	2b01      	cmp	r3, #1
   108ec:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
   108f0:	d02f      	beq.n	10952 <LLF_RND_AdaptiveProportionTest+0x7e>
   108f2:	2100      	movs	r1, #0
   108f4:	468c      	mov	ip, r1
   108f6:	460f      	mov	r7, r1
   108f8:	460d      	mov	r5, r1
   108fa:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
   108fe:	094c      	lsrs	r4, r1, #5
   10900:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   10904:	f001 061f 	and.w	r6, r1, #31
   10908:	40f4      	lsrs	r4, r6
   1090a:	2e1f      	cmp	r6, #31
   1090c:	bf18      	it	ne
   1090e:	f004 0401 	andne.w	r4, r4, #1
   10912:	b921      	cbnz	r1, 1091e <LLF_RND_AdaptiveProportionTest+0x4a>
   10914:	2501      	movs	r5, #1
   10916:	46ac      	mov	ip, r5
   10918:	4629      	mov	r1, r5
   1091a:	4627      	mov	r7, r4
   1091c:	e7ef      	b.n	108fe <LLF_RND_AdaptiveProportionTest+0x2a>
   1091e:	42ab      	cmp	r3, r5
   10920:	d013      	beq.n	1094a <LLF_RND_AdaptiveProportionTest+0x76>
   10922:	42a7      	cmp	r7, r4
   10924:	d101      	bne.n	1092a <LLF_RND_AdaptiveProportionTest+0x56>
   10926:	f10c 0c01 	add.w	ip, ip, #1
   1092a:	4545      	cmp	r5, r8
   1092c:	d104      	bne.n	10938 <LLF_RND_AdaptiveProportionTest+0x64>
   1092e:	4562      	cmp	r2, ip
   10930:	d202      	bcs.n	10938 <LLF_RND_AdaptiveProportionTest+0x64>
   10932:	481a      	ldr	r0, [pc, #104]	; (1099c <LLF_RND_AdaptiveProportionTest+0xc8>)
   10934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10938:	463c      	mov	r4, r7
   1093a:	3101      	adds	r1, #1
   1093c:	458e      	cmp	lr, r1
   1093e:	f105 0501 	add.w	r5, r5, #1
   10942:	d2ea      	bcs.n	1091a <LLF_RND_AdaptiveProportionTest+0x46>
   10944:	2000      	movs	r0, #0
   10946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1094a:	2500      	movs	r5, #0
   1094c:	f04f 0c01 	mov.w	ip, #1
   10950:	e7f3      	b.n	1093a <LLF_RND_AdaptiveProportionTest+0x66>
   10952:	2600      	movs	r6, #0
   10954:	46b4      	mov	ip, r6
   10956:	4637      	mov	r7, r6
   10958:	4631      	mov	r1, r6
   1095a:	094b      	lsrs	r3, r1, #5
   1095c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   10960:	f001 051f 	and.w	r5, r1, #31
   10964:	40eb      	lsrs	r3, r5
   10966:	2d1f      	cmp	r5, #31
   10968:	bf18      	it	ne
   1096a:	f003 0301 	andne.w	r3, r3, #1
   1096e:	b139      	cbz	r1, 10980 <LLF_RND_AdaptiveProportionTest+0xac>
   10970:	b95f      	cbnz	r7, 1098a <LLF_RND_AdaptiveProportionTest+0xb6>
   10972:	459c      	cmp	ip, r3
   10974:	d001      	beq.n	1097a <LLF_RND_AdaptiveProportionTest+0xa6>
   10976:	4663      	mov	r3, ip
   10978:	e008      	b.n	1098c <LLF_RND_AdaptiveProportionTest+0xb8>
   1097a:	4663      	mov	r3, ip
   1097c:	3601      	adds	r6, #1
   1097e:	e005      	b.n	1098c <LLF_RND_AdaptiveProportionTest+0xb8>
   10980:	2601      	movs	r6, #1
   10982:	4631      	mov	r1, r6
   10984:	469c      	mov	ip, r3
   10986:	2701      	movs	r7, #1
   10988:	e7e7      	b.n	1095a <LLF_RND_AdaptiveProportionTest+0x86>
   1098a:	463e      	mov	r6, r7
   1098c:	42b2      	cmp	r2, r6
   1098e:	d3d0      	bcc.n	10932 <LLF_RND_AdaptiveProportionTest+0x5e>
   10990:	3101      	adds	r1, #1
   10992:	42a1      	cmp	r1, r4
   10994:	d1f6      	bne.n	10984 <LLF_RND_AdaptiveProportionTest+0xb0>
   10996:	e7d5      	b.n	10944 <LLF_RND_AdaptiveProportionTest+0x70>
   10998:	4800      	ldr	r0, [pc, #0]	; (1099c <LLF_RND_AdaptiveProportionTest+0xc8>)
   1099a:	4770      	bx	lr
   1099c:	00f10c37 	.word	0x00f10c37

000109a0 <getTrngSource>:
   109a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109a4:	b08d      	sub	sp, #52	; 0x34
   109a6:	9e18      	ldr	r6, [sp, #96]	; 0x60
   109a8:	4607      	mov	r7, r0
   109aa:	460c      	mov	r4, r1
   109ac:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   109ae:	2e00      	cmp	r6, #0
   109b0:	d14c      	bne.n	10a4c <getTrngSource+0xac>
   109b2:	f8d1 b010 	ldr.w	fp, [r1, #16]
   109b6:	2100      	movs	r1, #0
   109b8:	601d      	str	r5, [r3, #0]
   109ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
   109bc:	6019      	str	r1, [r3, #0]
   109be:	2a00      	cmp	r2, #0
   109c0:	f000 811e 	beq.w	10c00 <getTrngSource+0x260>
   109c4:	4a9a      	ldr	r2, [pc, #616]	; (10c30 <getTrngSource+0x290>)
   109c6:	4b9b      	ldr	r3, [pc, #620]	; (10c34 <getTrngSource+0x294>)
   109c8:	6811      	ldr	r1, [r2, #0]
   109ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
   109cc:	681b      	ldr	r3, [r3, #0]
   109ce:	429a      	cmp	r2, r3
   109d0:	d147      	bne.n	10a62 <getTrngSource+0xc2>
   109d2:	290a      	cmp	r1, #10
   109d4:	d145      	bne.n	10a62 <getTrngSource+0xc2>
   109d6:	78fb      	ldrb	r3, [r7, #3]
   109d8:	9304      	str	r3, [sp, #16]
   109da:	2304      	movs	r3, #4
   109dc:	46b8      	mov	r8, r7
   109de:	9302      	str	r3, [sp, #8]
   109e0:	4b95      	ldr	r3, [pc, #596]	; (10c38 <getTrngSource+0x298>)
   109e2:	fba3 230b 	umull	r2, r3, r3, fp
   109e6:	ea4f 0a93 	mov.w	sl, r3, lsr #2
   109ea:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
   109ee:	f105 0208 	add.w	r2, r5, #8
   109f2:	9203      	str	r2, [sp, #12]
   109f4:	ebab 0a43 	sub.w	sl, fp, r3, lsl #1
   109f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   109fa:	f8c3 b000 	str.w	fp, [r3]
   109fe:	f1bb 0f00 	cmp.w	fp, #0
   10a02:	f000 80c3 	beq.w	10b8c <getTrngSource+0x1ec>
   10a06:	465d      	mov	r5, fp
   10a08:	f04f 0900 	mov.w	r9, #0
   10a0c:	9e03      	ldr	r6, [sp, #12]
   10a0e:	f000 f9c7 	bl	10da0 <LLF_RND_TurnOffTrng>
   10a12:	2300      	movs	r3, #0
   10a14:	9305      	str	r3, [sp, #20]
   10a16:	f1b8 0f00 	cmp.w	r8, #0
   10a1a:	f000 80e5 	beq.w	10be8 <getTrngSource+0x248>
   10a1e:	2c00      	cmp	r4, #0
   10a20:	f000 80e2 	beq.w	10be8 <getTrngSource+0x248>
   10a24:	9b04      	ldr	r3, [sp, #16]
   10a26:	2b00      	cmp	r3, #0
   10a28:	f000 80dc 	beq.w	10be4 <getTrngSource+0x244>
   10a2c:	4620      	mov	r0, r4
   10a2e:	a904      	add	r1, sp, #16
   10a30:	f000 f9a6 	bl	10d80 <LLF_RND_GetFastestRosc>
   10a34:	b1b8      	cbz	r0, 10a66 <getTrngSource+0xc6>
   10a36:	4b81      	ldr	r3, [pc, #516]	; (10c3c <getTrngSource+0x29c>)
   10a38:	4298      	cmp	r0, r3
   10a3a:	f040 80a7 	bne.w	10b8c <getTrngSource+0x1ec>
   10a3e:	9002      	str	r0, [sp, #8]
   10a40:	f000 f9ae 	bl	10da0 <LLF_RND_TurnOffTrng>
   10a44:	9802      	ldr	r0, [sp, #8]
   10a46:	b00d      	add	sp, #52	; 0x34
   10a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a4c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
   10a50:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
   10a54:	3001      	adds	r0, #1
   10a56:	bf0c      	ite	eq
   10a58:	f44f 7b04 	moveq.w	fp, #528	; 0x210
   10a5c:	f8d1 bc0c 	ldrne.w	fp, [r1, #3084]	; 0xc0c
   10a60:	e7a9      	b.n	109b6 <getTrngSource+0x16>
   10a62:	4877      	ldr	r0, [pc, #476]	; (10c40 <getTrngSource+0x2a0>)
   10a64:	e7eb      	b.n	10a3e <getTrngSource+0x9e>
   10a66:	4621      	mov	r1, r4
   10a68:	9804      	ldr	r0, [sp, #16]
   10a6a:	f000 f96b 	bl	10d44 <LLF_RND_GetRoscSampleCnt>
   10a6e:	2800      	cmp	r0, #0
   10a70:	d1e1      	bne.n	10a36 <getTrngSource+0x96>
   10a72:	9f04      	ldr	r7, [sp, #16]
   10a74:	2f08      	cmp	r7, #8
   10a76:	f000 80b9 	beq.w	10bec <getTrngSource+0x24c>
   10a7a:	2f04      	cmp	r7, #4
   10a7c:	f000 80b8 	beq.w	10bf0 <getTrngSource+0x250>
   10a80:	f1a7 0702 	sub.w	r7, r7, #2
   10a84:	fab7 f787 	clz	r7, r7
   10a88:	097f      	lsrs	r7, r7, #5
   10a8a:	2301      	movs	r3, #1
   10a8c:	4619      	mov	r1, r3
   10a8e:	486d      	ldr	r0, [pc, #436]	; (10c44 <getTrngSource+0x2a4>)
   10a90:	6003      	str	r3, [r0, #0]
   10a92:	f840 3c84 	str.w	r3, [r0, #-132]
   10a96:	4b6b      	ldr	r3, [pc, #428]	; (10c44 <getTrngSource+0x2a4>)
   10a98:	4866      	ldr	r0, [pc, #408]	; (10c34 <getTrngSource+0x294>)
   10a9a:	6019      	str	r1, [r3, #0]
   10a9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10a9e:	6003      	str	r3, [r0, #0]
   10aa0:	6800      	ldr	r0, [r0, #0]
   10aa2:	4283      	cmp	r3, r0
   10aa4:	d1f7      	bne.n	10a96 <getTrngSource+0xf6>
   10aa6:	2300      	movs	r3, #0
   10aa8:	4a67      	ldr	r2, [pc, #412]	; (10c48 <getTrngSource+0x2a8>)
   10aaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   10aae:	6013      	str	r3, [r2, #0]
   10ab0:	f7ff fb48 	bl	10144 <CC_HalClearInterruptBit>
   10ab4:	2300      	movs	r3, #0
   10ab6:	4965      	ldr	r1, [pc, #404]	; (10c4c <getTrngSource+0x2ac>)
   10ab8:	4618      	mov	r0, r3
   10aba:	4b65      	ldr	r3, [pc, #404]	; (10c50 <getTrngSource+0x2b0>)
   10abc:	6019      	str	r1, [r3, #0]
   10abe:	f7ff fb4f 	bl	10160 <CC_HalMaskInterrupt>
   10ac2:	4964      	ldr	r1, [pc, #400]	; (10c54 <getTrngSource+0x2b4>)
   10ac4:	4b64      	ldr	r3, [pc, #400]	; (10c58 <getTrngSource+0x2b8>)
   10ac6:	600f      	str	r7, [r1, #0]
   10ac8:	6818      	ldr	r0, [r3, #0]
   10aca:	4f5b      	ldr	r7, [pc, #364]	; (10c38 <getTrngSource+0x298>)
   10acc:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
   10ad0:	f7ff fb46 	bl	10160 <CC_HalMaskInterrupt>
   10ad4:	210a      	movs	r1, #10
   10ad6:	2201      	movs	r2, #1
   10ad8:	4b55      	ldr	r3, [pc, #340]	; (10c30 <getTrngSource+0x290>)
   10ada:	4860      	ldr	r0, [pc, #384]	; (10c5c <getTrngSource+0x2bc>)
   10adc:	6019      	str	r1, [r3, #0]
   10ade:	6921      	ldr	r1, [r4, #16]
   10ae0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10ae2:	fba7 c101 	umull	ip, r1, r7, r1
   10ae6:	0909      	lsrs	r1, r1, #4
   10ae8:	fb03 f301 	mul.w	r3, r3, r1
   10aec:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   10af0:	03db      	lsls	r3, r3, #15
   10af2:	099b      	lsrs	r3, r3, #6
   10af4:	6003      	str	r3, [r0, #0]
   10af6:	4b54      	ldr	r3, [pc, #336]	; (10c48 <getTrngSource+0x2a8>)
   10af8:	a805      	add	r0, sp, #20
   10afa:	601a      	str	r2, [r3, #0]
   10afc:	9904      	ldr	r1, [sp, #16]
   10afe:	f8d8 2000 	ldr.w	r2, [r8]
   10b02:	020b      	lsls	r3, r1, #8
   10b04:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   10b08:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   10b0c:	4313      	orrs	r3, r2
   10b0e:	f8c8 3000 	str.w	r3, [r8]
   10b12:	f000 f907 	bl	10d24 <LLF_RND_WaitRngInterrupt>
   10b16:	2800      	cmp	r0, #0
   10b18:	d18d      	bne.n	10a36 <getTrngSource+0x96>
   10b1a:	4b51      	ldr	r3, [pc, #324]	; (10c60 <getTrngSource+0x2c0>)
   10b1c:	fba7 2705 	umull	r2, r7, r7, r5
   10b20:	681a      	ldr	r2, [r3, #0]
   10b22:	3314      	adds	r3, #20
   10b24:	9206      	str	r2, [sp, #24]
   10b26:	f853 2c10 	ldr.w	r2, [r3, #-16]
   10b2a:	ebb9 0f97 	cmp.w	r9, r7, lsr #2
   10b2e:	9207      	str	r2, [sp, #28]
   10b30:	f853 2c0c 	ldr.w	r2, [r3, #-12]
   10b34:	9208      	str	r2, [sp, #32]
   10b36:	f853 2c08 	ldr.w	r2, [r3, #-8]
   10b3a:	9209      	str	r2, [sp, #36]	; 0x24
   10b3c:	f853 2c04 	ldr.w	r2, [r3, #-4]
   10b40:	920a      	str	r2, [sp, #40]	; 0x28
   10b42:	681b      	ldr	r3, [r3, #0]
   10b44:	930b      	str	r3, [sp, #44]	; 0x2c
   10b46:	d102      	bne.n	10b4e <getTrngSource+0x1ae>
   10b48:	f1ba 0f00 	cmp.w	sl, #0
   10b4c:	d141      	bne.n	10bd2 <getTrngSource+0x232>
   10b4e:	2218      	movs	r2, #24
   10b50:	4630      	mov	r0, r6
   10b52:	eb0d 0102 	add.w	r1, sp, r2
   10b56:	f7ff fa19 	bl	ff8c <CC_PalMemCopyPlat>
   10b5a:	3d18      	subs	r5, #24
   10b5c:	3618      	adds	r6, #24
   10b5e:	f109 0901 	add.w	r9, r9, #1
   10b62:	2d00      	cmp	r5, #0
   10b64:	f47f af53 	bne.w	10a0e <getTrngSource+0x6e>
   10b68:	f5bb 7f04 	cmp.w	fp, #528	; 0x210
   10b6c:	d85d      	bhi.n	10c2a <getTrngSource+0x28a>
   10b6e:	9d03      	ldr	r5, [sp, #12]
   10b70:	4659      	mov	r1, fp
   10b72:	4628      	mov	r0, r5
   10b74:	6962      	ldr	r2, [r4, #20]
   10b76:	f7ff fe81 	bl	1087c <LLF_RND_RepetitionCounterTest.part.0>
   10b7a:	2800      	cmp	r0, #0
   10b7c:	d04b      	beq.n	10c16 <getTrngSource+0x276>
   10b7e:	2300      	movs	r3, #0
   10b80:	9a16      	ldr	r2, [sp, #88]	; 0x58
   10b82:	6013      	str	r3, [r2, #0]
   10b84:	4b2d      	ldr	r3, [pc, #180]	; (10c3c <getTrngSource+0x29c>)
   10b86:	4298      	cmp	r0, r3
   10b88:	f43f af59 	beq.w	10a3e <getTrngSource+0x9e>
   10b8c:	9d04      	ldr	r5, [sp, #16]
   10b8e:	2d08      	cmp	r5, #8
   10b90:	d034      	beq.n	10bfc <getTrngSource+0x25c>
   10b92:	2200      	movs	r2, #0
   10b94:	ab04      	add	r3, sp, #16
   10b96:	4621      	mov	r1, r4
   10b98:	4640      	mov	r0, r8
   10b9a:	006d      	lsls	r5, r5, #1
   10b9c:	9200      	str	r2, [sp, #0]
   10b9e:	9504      	str	r5, [sp, #16]
   10ba0:	f7ff fdc2 	bl	10728 <startTrngHW>
   10ba4:	4b2f      	ldr	r3, [pc, #188]	; (10c64 <getTrngSource+0x2c4>)
   10ba6:	4298      	cmp	r0, r3
   10ba8:	d024      	beq.n	10bf4 <getTrngSource+0x254>
   10baa:	2800      	cmp	r0, #0
   10bac:	f47f af47 	bne.w	10a3e <getTrngSource+0x9e>
   10bb0:	f8d8 2000 	ldr.w	r2, [r8]
   10bb4:	0a13      	lsrs	r3, r2, #8
   10bb6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   10bba:	4313      	orrs	r3, r2
   10bbc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   10bc0:	f8c8 3000 	str.w	r3, [r8]
   10bc4:	9b02      	ldr	r3, [sp, #8]
   10bc6:	3b01      	subs	r3, #1
   10bc8:	9302      	str	r3, [sp, #8]
   10bca:	f47f af15 	bne.w	109f8 <getTrngSource+0x58>
   10bce:	2000      	movs	r0, #0
   10bd0:	e735      	b.n	10a3e <getTrngSource+0x9e>
   10bd2:	4630      	mov	r0, r6
   10bd4:	4652      	mov	r2, sl
   10bd6:	a906      	add	r1, sp, #24
   10bd8:	f7ff f9d8 	bl	ff8c <CC_PalMemCopyPlat>
   10bdc:	eba5 050a 	sub.w	r5, r5, sl
   10be0:	4456      	add	r6, sl
   10be2:	e7bc      	b.n	10b5e <getTrngSource+0x1be>
   10be4:	481f      	ldr	r0, [pc, #124]	; (10c64 <getTrngSource+0x2c4>)
   10be6:	e726      	b.n	10a36 <getTrngSource+0x96>
   10be8:	481f      	ldr	r0, [pc, #124]	; (10c68 <getTrngSource+0x2c8>)
   10bea:	e724      	b.n	10a36 <getTrngSource+0x96>
   10bec:	2703      	movs	r7, #3
   10bee:	e74c      	b.n	10a8a <getTrngSource+0xea>
   10bf0:	2702      	movs	r7, #2
   10bf2:	e74a      	b.n	10a8a <getTrngSource+0xea>
   10bf4:	6a23      	ldr	r3, [r4, #32]
   10bf6:	2b00      	cmp	r3, #0
   10bf8:	f43f af21 	beq.w	10a3e <getTrngSource+0x9e>
   10bfc:	481b      	ldr	r0, [pc, #108]	; (10c6c <getTrngSource+0x2cc>)
   10bfe:	e71e      	b.n	10a3e <getTrngSource+0x9e>
   10c00:	2201      	movs	r2, #1
   10c02:	4621      	mov	r1, r4
   10c04:	4638      	mov	r0, r7
   10c06:	9600      	str	r6, [sp, #0]
   10c08:	ab04      	add	r3, sp, #16
   10c0a:	f7ff fd8d 	bl	10728 <startTrngHW>
   10c0e:	2800      	cmp	r0, #0
   10c10:	f43f aee3 	beq.w	109da <getTrngSource+0x3a>
   10c14:	e713      	b.n	10a3e <getTrngSource+0x9e>
   10c16:	f44f 6380 	mov.w	r3, #1024	; 0x400
   10c1a:	4659      	mov	r1, fp
   10c1c:	4628      	mov	r0, r5
   10c1e:	69a2      	ldr	r2, [r4, #24]
   10c20:	f7ff fe58 	bl	108d4 <LLF_RND_AdaptiveProportionTest>
   10c24:	2800      	cmp	r0, #0
   10c26:	d1aa      	bne.n	10b7e <getTrngSource+0x1de>
   10c28:	e7d1      	b.n	10bce <getTrngSource+0x22e>
   10c2a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   10c2c:	601d      	str	r5, [r3, #0]
   10c2e:	e7ad      	b.n	10b8c <getTrngSource+0x1ec>
   10c30:	50841138 	.word	0x50841138
   10c34:	50841130 	.word	0x50841130
   10c38:	aaaaaaab 	.word	0xaaaaaaab
   10c3c:	00f10c02 	.word	0x00f10c02
   10c40:	00f10c30 	.word	0x00f10c30
   10c44:	508411c4 	.word	0x508411c4
   10c48:	5084112c 	.word	0x5084112c
   10c4c:	0ffffffe 	.word	0x0ffffffe
   10c50:	50841100 	.word	0x50841100
   10c54:	5084110c 	.word	0x5084110c
   10c58:	50841a04 	.word	0x50841a04
   10c5c:	508411d8 	.word	0x508411d8
   10c60:	50841114 	.word	0x50841114
   10c64:	00f10c31 	.word	0x00f10c31
   10c68:	00f10c35 	.word	0x00f10c35
   10c6c:	00f10c32 	.word	0x00f10c32

00010c70 <LLF_RND_GetTrngSource>:
   10c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10c74:	4e1f      	ldr	r6, [pc, #124]	; (10cf4 <LLF_RND_GetTrngSource+0x84>)
   10c76:	b084      	sub	sp, #16
   10c78:	4604      	mov	r4, r0
   10c7a:	460d      	mov	r5, r1
   10c7c:	6830      	ldr	r0, [r6, #0]
   10c7e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   10c82:	4690      	mov	r8, r2
   10c84:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   10c86:	f7ff f9e7 	bl	10058 <CC_PalMutexLock>
   10c8a:	b9d8      	cbnz	r0, 10cc4 <LLF_RND_GetTrngSource+0x54>
   10c8c:	2000      	movs	r0, #0
   10c8e:	f7ff fa13 	bl	100b8 <CC_PalPowerSaveModeSelect>
   10c92:	b9f8      	cbnz	r0, 10cd4 <LLF_RND_GetTrngSource+0x64>
   10c94:	2300      	movs	r3, #0
   10c96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   10c98:	4620      	mov	r0, r4
   10c9a:	9200      	str	r2, [sp, #0]
   10c9c:	9302      	str	r3, [sp, #8]
   10c9e:	4642      	mov	r2, r8
   10ca0:	4629      	mov	r1, r5
   10ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   10ca4:	9701      	str	r7, [sp, #4]
   10ca6:	f7ff fe7b 	bl	109a0 <getTrngSource>
   10caa:	4604      	mov	r4, r0
   10cac:	2001      	movs	r0, #1
   10cae:	f7ff fa03 	bl	100b8 <CC_PalPowerSaveModeSelect>
   10cb2:	b9d0      	cbnz	r0, 10cea <LLF_RND_GetTrngSource+0x7a>
   10cb4:	6830      	ldr	r0, [r6, #0]
   10cb6:	f7ff f9d7 	bl	10068 <CC_PalMutexUnlock>
   10cba:	b978      	cbnz	r0, 10cdc <LLF_RND_GetTrngSource+0x6c>
   10cbc:	4620      	mov	r0, r4
   10cbe:	b004      	add	sp, #16
   10cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10cc4:	480c      	ldr	r0, [pc, #48]	; (10cf8 <LLF_RND_GetTrngSource+0x88>)
   10cc6:	f7ff fb5f 	bl	10388 <CC_PalAbort>
   10cca:	2000      	movs	r0, #0
   10ccc:	f7ff f9f4 	bl	100b8 <CC_PalPowerSaveModeSelect>
   10cd0:	2800      	cmp	r0, #0
   10cd2:	d0df      	beq.n	10c94 <LLF_RND_GetTrngSource+0x24>
   10cd4:	4809      	ldr	r0, [pc, #36]	; (10cfc <LLF_RND_GetTrngSource+0x8c>)
   10cd6:	f7ff fb57 	bl	10388 <CC_PalAbort>
   10cda:	e7db      	b.n	10c94 <LLF_RND_GetTrngSource+0x24>
   10cdc:	4808      	ldr	r0, [pc, #32]	; (10d00 <LLF_RND_GetTrngSource+0x90>)
   10cde:	f7ff fb53 	bl	10388 <CC_PalAbort>
   10ce2:	4620      	mov	r0, r4
   10ce4:	b004      	add	sp, #16
   10ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10cea:	4806      	ldr	r0, [pc, #24]	; (10d04 <LLF_RND_GetTrngSource+0x94>)
   10cec:	f7ff fb4c 	bl	10388 <CC_PalAbort>
   10cf0:	e7e0      	b.n	10cb4 <LLF_RND_GetTrngSource+0x44>
   10cf2:	bf00      	nop
   10cf4:	20000040 	.word	0x20000040
   10cf8:	00011db0 	.word	0x00011db0
   10cfc:	00011de0 	.word	0x00011de0
   10d00:	00011dc8 	.word	0x00011dc8
   10d04:	00011e00 	.word	0x00011e00

00010d08 <LLF_RND_RunTrngStartupTest>:
   10d08:	b510      	push	{r4, lr}
   10d0a:	2401      	movs	r4, #1
   10d0c:	b086      	sub	sp, #24
   10d0e:	ab05      	add	r3, sp, #20
   10d10:	e9cd 2401 	strd	r2, r4, [sp, #4]
   10d14:	9300      	str	r3, [sp, #0]
   10d16:	2200      	movs	r2, #0
   10d18:	ab04      	add	r3, sp, #16
   10d1a:	f7ff fe41 	bl	109a0 <getTrngSource>
   10d1e:	b006      	add	sp, #24
   10d20:	bd10      	pop	{r4, pc}
   10d22:	bf00      	nop

00010d24 <LLF_RND_WaitRngInterrupt>:
   10d24:	4601      	mov	r1, r0
   10d26:	b508      	push	{r3, lr}
   10d28:	f44f 6080 	mov.w	r0, #1024	; 0x400
   10d2c:	f7ff fa1e 	bl	1016c <CC_HalWaitInterruptRND>
   10d30:	2300      	movs	r3, #0
   10d32:	4902      	ldr	r1, [pc, #8]	; (10d3c <LLF_RND_WaitRngInterrupt+0x18>)
   10d34:	4a02      	ldr	r2, [pc, #8]	; (10d40 <LLF_RND_WaitRngInterrupt+0x1c>)
   10d36:	600b      	str	r3, [r1, #0]
   10d38:	6013      	str	r3, [r2, #0]
   10d3a:	bd08      	pop	{r3, pc}
   10d3c:	508411c8 	.word	0x508411c8
   10d40:	5084112c 	.word	0x5084112c

00010d44 <LLF_RND_GetRoscSampleCnt>:
   10d44:	3801      	subs	r0, #1
   10d46:	2807      	cmp	r0, #7
   10d48:	d805      	bhi.n	10d56 <LLF_RND_GetRoscSampleCnt+0x12>
   10d4a:	e8df f000 	tbb	[pc, r0]
   10d4e:	0e0a      	.short	0x0e0a
   10d50:	04041204 	.word	0x04041204
   10d54:	0604      	.short	0x0604
   10d56:	4809      	ldr	r0, [pc, #36]	; (10d7c <LLF_RND_GetRoscSampleCnt+0x38>)
   10d58:	4770      	bx	lr
   10d5a:	68cb      	ldr	r3, [r1, #12]
   10d5c:	2000      	movs	r0, #0
   10d5e:	624b      	str	r3, [r1, #36]	; 0x24
   10d60:	4770      	bx	lr
   10d62:	680b      	ldr	r3, [r1, #0]
   10d64:	2000      	movs	r0, #0
   10d66:	624b      	str	r3, [r1, #36]	; 0x24
   10d68:	4770      	bx	lr
   10d6a:	684b      	ldr	r3, [r1, #4]
   10d6c:	2000      	movs	r0, #0
   10d6e:	624b      	str	r3, [r1, #36]	; 0x24
   10d70:	4770      	bx	lr
   10d72:	688b      	ldr	r3, [r1, #8]
   10d74:	2000      	movs	r0, #0
   10d76:	624b      	str	r3, [r1, #36]	; 0x24
   10d78:	4770      	bx	lr
   10d7a:	bf00      	nop
   10d7c:	00f10c31 	.word	0x00f10c31

00010d80 <LLF_RND_GetFastestRosc>:
   10d80:	680b      	ldr	r3, [r1, #0]
   10d82:	e002      	b.n	10d8a <LLF_RND_GetFastestRosc+0xa>
   10d84:	2b08      	cmp	r3, #8
   10d86:	600b      	str	r3, [r1, #0]
   10d88:	d806      	bhi.n	10d98 <LLF_RND_GetFastestRosc+0x18>
   10d8a:	6a02      	ldr	r2, [r0, #32]
   10d8c:	4213      	tst	r3, r2
   10d8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10d92:	d0f7      	beq.n	10d84 <LLF_RND_GetFastestRosc+0x4>
   10d94:	2000      	movs	r0, #0
   10d96:	4770      	bx	lr
   10d98:	4800      	ldr	r0, [pc, #0]	; (10d9c <LLF_RND_GetFastestRosc+0x1c>)
   10d9a:	4770      	bx	lr
   10d9c:	00f10c31 	.word	0x00f10c31

00010da0 <LLF_RND_TurnOffTrng>:
   10da0:	2300      	movs	r3, #0
   10da2:	4904      	ldr	r1, [pc, #16]	; (10db4 <LLF_RND_TurnOffTrng+0x14>)
   10da4:	4a04      	ldr	r2, [pc, #16]	; (10db8 <LLF_RND_TurnOffTrng+0x18>)
   10da6:	600b      	str	r3, [r1, #0]
   10da8:	f44f 6080 	mov.w	r0, #1024	; 0x400
   10dac:	6013      	str	r3, [r2, #0]
   10dae:	f7ff b9c9 	b.w	10144 <CC_HalClearInterruptBit>
   10db2:	bf00      	nop
   10db4:	5084112c 	.word	0x5084112c
   10db8:	508411c4 	.word	0x508411c4

00010dbc <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
   10dbc:	b508      	push	{r3, lr}
	spm_config();
   10dbe:	f7fc ff8f 	bl	dce0 <spm_config>
	spm_jump();
}
   10dc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
   10dc6:	f7fc bf1f 	b.w	dc08 <spm_jump>

00010dca <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   10dca:	b160      	cbz	r0, 10de6 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   10dcc:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   10dce:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   10dd2:	2b01      	cmp	r3, #1
   10dd4:	d003      	beq.n	10dde <sys_notify_validate+0x14>
   10dd6:	2b03      	cmp	r3, #3
   10dd8:	d105      	bne.n	10de6 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   10dda:	6803      	ldr	r3, [r0, #0]
   10ddc:	b11b      	cbz	r3, 10de6 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   10dde:	2300      	movs	r3, #0
   10de0:	6083      	str	r3, [r0, #8]
   10de2:	4618      	mov	r0, r3
   10de4:	4770      	bx	lr
		return -EINVAL;
   10de6:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   10dea:	4770      	bx	lr

00010dec <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   10dec:	2200      	movs	r2, #0
   10dee:	6843      	ldr	r3, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   10df0:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
   10df2:	f003 0303 	and.w	r3, r3, #3
	switch (method) {
   10df6:	2b03      	cmp	r3, #3
	sys_notify_generic_callback rv = 0;
   10df8:	bf14      	ite	ne
   10dfa:	4613      	movne	r3, r2
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   10dfc:	6803      	ldreq	r3, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   10dfe:	6042      	str	r2, [r0, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   10e00:	4618      	mov	r0, r3
   10e02:	4770      	bx	lr

00010e04 <arch_printk_char_out>:
}
   10e04:	2000      	movs	r0, #0
   10e06:	4770      	bx	lr

00010e08 <printk>:
 * @param fmt formatted string to output
 *
 * @return N/A
 */
void printk(const char *fmt, ...)
{
   10e08:	b40f      	push	{r0, r1, r2, r3}
   10e0a:	b507      	push	{r0, r1, r2, lr}
   10e0c:	a904      	add	r1, sp, #16
   10e0e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   10e12:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
   10e14:	f7fb fcc2 	bl	c79c <vprintk>
	}
	va_end(ap);
}
   10e18:	b003      	add	sp, #12
   10e1a:	f85d eb04 	ldr.w	lr, [sp], #4
   10e1e:	b004      	add	sp, #16
   10e20:	4770      	bx	lr

00010e22 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10e22:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
   10e24:	f013 0307 	ands.w	r3, r3, #7
   10e28:	d105      	bne.n	10e36 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   10e2a:	6803      	ldr	r3, [r0, #0]
   10e2c:	2b00      	cmp	r3, #0
		evt = EVT_START;
   10e2e:	bf0c      	ite	eq
   10e30:	2000      	moveq	r0, #0
   10e32:	2003      	movne	r0, #3
   10e34:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   10e36:	2b02      	cmp	r3, #2
   10e38:	d105      	bne.n	10e46 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   10e3a:	8b43      	ldrh	r3, [r0, #26]
   10e3c:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
   10e3e:	bf14      	ite	ne
   10e40:	2000      	movne	r0, #0
   10e42:	2004      	moveq	r0, #4
   10e44:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   10e46:	2b01      	cmp	r3, #1
   10e48:	d105      	bne.n	10e56 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   10e4a:	6803      	ldr	r3, [r0, #0]
   10e4c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
   10e4e:	bf0c      	ite	eq
   10e50:	2000      	moveq	r0, #0
   10e52:	2005      	movne	r0, #5
   10e54:	4770      	bx	lr
	int evt = EVT_NOP;
   10e56:	2000      	movs	r0, #0
}
   10e58:	4770      	bx	lr

00010e5a <notify_one>:
{
   10e5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10e5c:	460d      	mov	r5, r1
   10e5e:	4606      	mov	r6, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   10e60:	4619      	mov	r1, r3
   10e62:	1d28      	adds	r0, r5, #4
{
   10e64:	9201      	str	r2, [sp, #4]
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   10e66:	9300      	str	r3, [sp, #0]
   10e68:	f7ff ffc0 	bl	10dec <sys_notify_finalize>
	if (cb) {
   10e6c:	4604      	mov	r4, r0
   10e6e:	b140      	cbz	r0, 10e82 <notify_one+0x28>
		cb(mgr, cli, state, res);
   10e70:	e9dd 3200 	ldrd	r3, r2, [sp]
   10e74:	4629      	mov	r1, r5
   10e76:	4630      	mov	r0, r6
   10e78:	46a4      	mov	ip, r4
}
   10e7a:	b002      	add	sp, #8
   10e7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		cb(mgr, cli, state, res);
   10e80:	4760      	bx	ip
}
   10e82:	b002      	add	sp, #8
   10e84:	bd70      	pop	{r4, r5, r6, pc}

00010e86 <transition_complete>:
{
   10e86:	b410      	push	{r4}
	__asm__ volatile(
   10e88:	f04f 0420 	mov.w	r4, #32
   10e8c:	f3ef 8211 	mrs	r2, BASEPRI
   10e90:	f384 8811 	msr	BASEPRI, r4
   10e94:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   10e98:	6141      	str	r1, [r0, #20]
}
   10e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
	process_event(mgr, EVT_COMPLETE, key);
   10e9e:	2101      	movs	r1, #1
   10ea0:	f7fb bc8a 	b.w	c7b8 <process_event>

00010ea4 <validate_args>:
{
   10ea4:	b510      	push	{r4, lr}
   10ea6:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   10ea8:	b140      	cbz	r0, 10ebc <validate_args+0x18>
   10eaa:	b139      	cbz	r1, 10ebc <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
   10eac:	1d08      	adds	r0, r1, #4
   10eae:	f7ff ff8c 	bl	10dca <sys_notify_validate>
	if ((rv == 0)
   10eb2:	b928      	cbnz	r0, 10ec0 <validate_args+0x1c>
	    && ((cli->notify.flags
   10eb4:	68a3      	ldr	r3, [r4, #8]
   10eb6:	f033 0303 	bics.w	r3, r3, #3
   10eba:	d001      	beq.n	10ec0 <validate_args+0x1c>
		rv = -EINVAL;
   10ebc:	f06f 0015 	mvn.w	r0, #21
}
   10ec0:	bd10      	pop	{r4, pc}

00010ec2 <onoff_manager_init>:
{
   10ec2:	b538      	push	{r3, r4, r5, lr}
   10ec4:	460c      	mov	r4, r1
	if ((mgr == NULL)
   10ec6:	4605      	mov	r5, r0
   10ec8:	b158      	cbz	r0, 10ee2 <onoff_manager_init+0x20>
	    || (transitions == NULL)
   10eca:	b151      	cbz	r1, 10ee2 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   10ecc:	680b      	ldr	r3, [r1, #0]
   10ece:	b143      	cbz	r3, 10ee2 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   10ed0:	684b      	ldr	r3, [r1, #4]
   10ed2:	b133      	cbz	r3, 10ee2 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   10ed4:	221c      	movs	r2, #28
   10ed6:	2100      	movs	r1, #0
   10ed8:	f000 fb9a 	bl	11610 <memset>
	return 0;
   10edc:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   10ede:	612c      	str	r4, [r5, #16]
}
   10ee0:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   10ee2:	f06f 0015 	mvn.w	r0, #21
   10ee6:	e7fb      	b.n	10ee0 <onoff_manager_init+0x1e>

00010ee8 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   10ee8:	b570      	push	{r4, r5, r6, lr}
   10eea:	4604      	mov	r4, r0
   10eec:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   10eee:	f7ff ffd9 	bl	10ea4 <validate_args>

	if (rv < 0) {
   10ef2:	1e05      	subs	r5, r0, #0
   10ef4:	db31      	blt.n	10f5a <onoff_request+0x72>
   10ef6:	f04f 0320 	mov.w	r3, #32
   10efa:	f3ef 8111 	mrs	r1, BASEPRI
   10efe:	f383 8811 	msr	BASEPRI, r3
   10f02:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   10f06:	f64f 75ff 	movw	r5, #65535	; 0xffff
   10f0a:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10f0c:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
   10f0e:	42ab      	cmp	r3, r5
   10f10:	f000 0207 	and.w	r2, r0, #7
   10f14:	d02e      	beq.n	10f74 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
   10f16:	2a02      	cmp	r2, #2
   10f18:	d10e      	bne.n	10f38 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
   10f1a:	3301      	adds	r3, #1
   10f1c:	8363      	strh	r3, [r4, #26]
	rv = state;
   10f1e:	4615      	mov	r5, r2
		notify = true;
   10f20:	2301      	movs	r3, #1
	__asm__ volatile(
   10f22:	f381 8811 	msr	BASEPRI, r1
   10f26:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   10f2a:	b1b3      	cbz	r3, 10f5a <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
   10f2c:	2300      	movs	r3, #0
   10f2e:	4631      	mov	r1, r6
   10f30:	4620      	mov	r0, r4
   10f32:	f7ff ff92 	bl	10e5a <notify_one>
   10f36:	e010      	b.n	10f5a <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
   10f38:	0783      	lsls	r3, r0, #30
   10f3a:	d001      	beq.n	10f40 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
   10f3c:	2a06      	cmp	r2, #6
   10f3e:	d10e      	bne.n	10f5e <onoff_request+0x76>
	parent->next = child;
   10f40:	2300      	movs	r3, #0
   10f42:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
   10f44:	6863      	ldr	r3, [r4, #4]
   10f46:	b993      	cbnz	r3, 10f6e <onoff_request+0x86>
	list->head = node;
   10f48:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
   10f4c:	4615      	mov	r5, r2
   10f4e:	b962      	cbnz	r2, 10f6a <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
   10f50:	460a      	mov	r2, r1
   10f52:	4620      	mov	r0, r4
   10f54:	2102      	movs	r1, #2
   10f56:	f7fb fc2f 	bl	c7b8 <process_event>
		}
	}

	return rv;
}
   10f5a:	4628      	mov	r0, r5
   10f5c:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
   10f5e:	2a05      	cmp	r2, #5
   10f60:	bf0c      	ite	eq
   10f62:	f06f 0522 	mvneq.w	r5, #34	; 0x22
   10f66:	f06f 0504 	mvnne.w	r5, #4
   10f6a:	2300      	movs	r3, #0
   10f6c:	e7d9      	b.n	10f22 <onoff_request+0x3a>
	parent->next = child;
   10f6e:	601e      	str	r6, [r3, #0]
	list->tail = node;
   10f70:	6066      	str	r6, [r4, #4]
}
   10f72:	e7eb      	b.n	10f4c <onoff_request+0x64>
		rv = -EAGAIN;
   10f74:	f06f 050a 	mvn.w	r5, #10
   10f78:	e7f7      	b.n	10f6a <onoff_request+0x82>

00010f7a <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   10f7a:	4604      	mov	r4, r0
   10f7c:	b508      	push	{r3, lr}
   10f7e:	4608      	mov	r0, r1
   10f80:	4611      	mov	r1, r2
	entry(p1, p2, p3);
   10f82:	461a      	mov	r2, r3
   10f84:	47a0      	blx	r4
	return z_impl_k_current_get();
   10f86:	f7fe fda1 	bl	facc <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
   10f8a:	f7fd fb81 	bl	e690 <z_impl_k_thread_abort>

00010f8e <chunk_field>:
				 enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
   10f8e:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
   10f90:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
   10f94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		return ((uint32_t *)cmem)[f];
   10f98:	bf2c      	ite	cs
   10f9a:	f851 0022 	ldrcs.w	r0, [r1, r2, lsl #2]
	} else {
		return ((uint16_t *)cmem)[f];
   10f9e:	f831 0012 	ldrhcc.w	r0, [r1, r2, lsl #1]
	}
}
   10fa2:	4770      	bx	lr

00010fa4 <chunk_set>:
			     enum chunk_fields f, chunkid_t val)
{
	CHECK(c <= h->len);

	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
   10fa4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3

	if (big_heap(h)) {
   10fa8:	6880      	ldr	r0, [r0, #8]
   10faa:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
		CHECK(val == (uint32_t)val);
		((uint32_t *)cmem)[f] = val;
   10fae:	bf2c      	ite	cs
   10fb0:	f841 3022 	strcs.w	r3, [r1, r2, lsl #2]
	} else {
		CHECK(val == (uint16_t)val);
		((uint16_t *)cmem)[f] = val;
   10fb4:	f821 3012 	strhcc.w	r3, [r1, r2, lsl #1]
	}
}
   10fb8:	4770      	bx	lr

00010fba <chunk_size>:
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
}

static inline size_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   10fba:	2201      	movs	r2, #1
{
   10fbc:	b508      	push	{r3, lr}
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
   10fbe:	f7ff ffe6 	bl	10f8e <chunk_field>
}
   10fc2:	0840      	lsrs	r0, r0, #1
   10fc4:	bd08      	pop	{r3, pc}

00010fc6 <set_chunk_used>:
static inline void set_chunk_used(struct z_heap *h, chunkid_t c, bool used)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];

	if (big_heap(h)) {
   10fc6:	6883      	ldr	r3, [r0, #8]
	void *cmem = &buf[c];
   10fc8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
	if (big_heap(h)) {
   10fcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   10fd0:	d308      	bcc.n	10fe4 <set_chunk_used+0x1e>
		if (used) {
   10fd2:	684b      	ldr	r3, [r1, #4]
   10fd4:	b11a      	cbz	r2, 10fde <set_chunk_used+0x18>
			((uint32_t *)cmem)[SIZE_AND_USED] |= 1U;
   10fd6:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint32_t *)cmem)[SIZE_AND_USED] &= ~1U;
   10fda:	604b      	str	r3, [r1, #4]
   10fdc:	4770      	bx	lr
   10fde:	f023 0301 	bic.w	r3, r3, #1
   10fe2:	e7fa      	b.n	10fda <set_chunk_used+0x14>
		}
	} else {
		if (used) {
   10fe4:	884b      	ldrh	r3, [r1, #2]
   10fe6:	b11a      	cbz	r2, 10ff0 <set_chunk_used+0x2a>
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   10fe8:	f043 0301 	orr.w	r3, r3, #1
		} else {
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
   10fec:	804b      	strh	r3, [r1, #2]
		}
	}
}
   10fee:	4770      	bx	lr
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
   10ff0:	f023 0301 	bic.w	r3, r3, #1
   10ff4:	e7fa      	b.n	10fec <set_chunk_used+0x26>

00010ff6 <set_chunk_size>:
 * when its size is modified, and potential set_chunk_used() is always
 * invoked after set_chunk_size().
 */
static inline void set_chunk_size(struct z_heap *h, chunkid_t c, size_t size)
{
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   10ff6:	0053      	lsls	r3, r2, #1
   10ff8:	2201      	movs	r2, #1
   10ffa:	f7ff bfd3 	b.w	10fa4 <chunk_set>

00010ffe <bucket_idx>:
	return big_heap(h) && chunk_size(h, c) == 1U;
}

static inline size_t chunk_header_bytes(struct z_heap *h)
{
	return big_heap(h) ? 8 : 4;
   10ffe:	6880      	ldr	r0, [r0, #8]
	return bytes_to_chunksz(h, 1);
}

static inline int bucket_idx(struct z_heap *h, size_t sz)
{
	size_t usable_sz = sz - min_chunk_size(h) + 1;
   11000:	3101      	adds	r1, #1
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   11002:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
   11006:	bf2c      	ite	cs
   11008:	2002      	movcs	r0, #2
   1100a:	2001      	movcc	r0, #1
	size_t usable_sz = sz - min_chunk_size(h) + 1;
   1100c:	1a08      	subs	r0, r1, r0
	return 31 - __builtin_clz(usable_sz);
   1100e:	fab0 f080 	clz	r0, r0
}
   11012:	f1c0 001f 	rsb	r0, r0, #31
   11016:	4770      	bx	lr

00011018 <free_list_add>:
		set_prev_free_chunk(h, second, c);
	}
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
   11018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1101c:	4604      	mov	r4, r0
   1101e:	460d      	mov	r5, r1
	return sizeof(void *) > 4U || chunks > 0x7fffU;
   11020:	f7ff ffcb 	bl	10fba <chunk_size>
	return big_heap(h) && chunk_size(h, c) == 1U;
   11024:	68a3      	ldr	r3, [r4, #8]
   11026:	4601      	mov	r1, r0
   11028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   1102c:	d301      	bcc.n	11032 <free_list_add+0x1a>
	if (!solo_free_header(h, c)) {
   1102e:	2801      	cmp	r0, #1
   11030:	d035      	beq.n	1109e <free_list_add+0x86>
		int bidx = bucket_idx(h, chunk_size(h, c));
   11032:	4620      	mov	r0, r4
   11034:	f7ff ffe3 	bl	10ffe <bucket_idx>
	if (b->next == 0U) {
   11038:	eb04 0280 	add.w	r2, r4, r0, lsl #2
   1103c:	6916      	ldr	r6, [r2, #16]
   1103e:	b99e      	cbnz	r6, 11068 <free_list_add+0x50>
		h->avail_buckets |= (1 << bidx);
   11040:	2301      	movs	r3, #1
   11042:	fa03 f000 	lsl.w	r0, r3, r0
   11046:	68e3      	ldr	r3, [r4, #12]
	chunk_set(h, c, FREE_PREV, prev);
   11048:	4629      	mov	r1, r5
   1104a:	4303      	orrs	r3, r0
   1104c:	60e3      	str	r3, [r4, #12]
   1104e:	4620      	mov	r0, r4
		b->next = c;
   11050:	6115      	str	r5, [r2, #16]
   11052:	462b      	mov	r3, r5
   11054:	2202      	movs	r2, #2
   11056:	f7ff ffa5 	bl	10fa4 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
   1105a:	2203      	movs	r2, #3
   1105c:	4629      	mov	r1, r5
	chunk_set(h, c, FREE_PREV, prev);
   1105e:	4620      	mov	r0, r4
		free_list_add_bidx(h, c, bidx);
	}
}
   11060:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   11064:	f7ff bf9e 	b.w	10fa4 <chunk_set>
	return chunk_field(h, c, FREE_PREV);
   11068:	2202      	movs	r2, #2
   1106a:	4631      	mov	r1, r6
   1106c:	4620      	mov	r0, r4
   1106e:	f7ff ff8e 	bl	10f8e <chunk_field>
   11072:	4607      	mov	r7, r0
	chunk_set(h, c, FREE_PREV, prev);
   11074:	4603      	mov	r3, r0
   11076:	2202      	movs	r2, #2
   11078:	4629      	mov	r1, r5
   1107a:	4620      	mov	r0, r4
   1107c:	f7ff ff92 	bl	10fa4 <chunk_set>
	chunk_set(h, c, FREE_NEXT, next);
   11080:	4633      	mov	r3, r6
   11082:	2203      	movs	r2, #3
   11084:	4629      	mov	r1, r5
   11086:	4620      	mov	r0, r4
   11088:	f7ff ff8c 	bl	10fa4 <chunk_set>
   1108c:	2203      	movs	r2, #3
   1108e:	4639      	mov	r1, r7
   11090:	462b      	mov	r3, r5
   11092:	4620      	mov	r0, r4
   11094:	f7ff ff86 	bl	10fa4 <chunk_set>
	chunk_set(h, c, FREE_PREV, prev);
   11098:	2202      	movs	r2, #2
   1109a:	4631      	mov	r1, r6
   1109c:	e7df      	b.n	1105e <free_list_add+0x46>
   1109e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000110a2 <sys_heap_init>:
	return big_heap_bytes(size) ? 8 : 4;
   110a2:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
	set_chunk_used(h, c, true);
	return mem;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
   110a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   110a8:	bf2c      	ite	cs
   110aa:	2508      	movcs	r5, #8
   110ac:	2504      	movcc	r5, #4
	CHECK(end > addr);
	__ASSERT(buf_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
	h->chunk0_hdr_area = 0;
   110ae:	2300      	movs	r3, #0
	bytes -= heap_footer_bytes(bytes);
   110b0:	1b55      	subs	r5, r2, r5
	h->chunk0_hdr_area = 0;
   110b2:	2200      	movs	r2, #0
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   110b4:	1dcc      	adds	r4, r1, #7
   110b6:	f024 0407 	bic.w	r4, r4, #7
	heap->heap = h;
   110ba:	6004      	str	r4, [r0, #0]
	h->chunk0_hdr_area = 0;
   110bc:	e9c4 2300 	strd	r2, r3, [r4]
	h->len = buf_sz;
	h->avail_buckets = 0;
   110c0:	2300      	movs	r3, #0
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   110c2:	440d      	add	r5, r1
   110c4:	f025 0507 	bic.w	r5, r5, #7
	size_t buf_sz = (end - addr) / CHUNK_UNIT;
   110c8:	1b2d      	subs	r5, r5, r4
   110ca:	08ed      	lsrs	r5, r5, #3

	int nb_buckets = bucket_idx(h, buf_sz) + 1;
   110cc:	4629      	mov	r1, r5
   110ce:	4620      	mov	r0, r4
	h->len = buf_sz;
   110d0:	60a5      	str	r5, [r4, #8]
	h->avail_buckets = 0;
   110d2:	60e3      	str	r3, [r4, #12]
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
   110d4:	f7ff ff93 	bl	10ffe <bucket_idx>
	size_t chunk0_size = chunksz(sizeof(struct z_heap) +
   110d8:	0086      	lsls	r6, r0, #2
	int nb_buckets = bucket_idx(h, buf_sz) + 1;
   110da:	1c41      	adds	r1, r0, #1
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) < buf_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
   110dc:	4618      	mov	r0, r3
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   110de:	361b      	adds	r6, #27
   110e0:	08f6      	lsrs	r6, r6, #3
	for (int i = 0; i < nb_buckets; i++) {
   110e2:	f104 0210 	add.w	r2, r4, #16
   110e6:	428b      	cmp	r3, r1
   110e8:	db29      	blt.n	1113e <sys_heap_init+0x9c>
	}

	/* chunk containing our struct z_heap */
	set_chunk_size(h, 0, chunk0_size);
   110ea:	4632      	mov	r2, r6
   110ec:	4620      	mov	r0, r4
   110ee:	2100      	movs	r1, #0
   110f0:	f7ff ff81 	bl	10ff6 <set_chunk_size>
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
   110f4:	1baf      	subs	r7, r5, r6
	set_chunk_used(h, 0, true);
   110f6:	4620      	mov	r0, r4
   110f8:	2201      	movs	r2, #1
   110fa:	2100      	movs	r1, #0
   110fc:	f7ff ff63 	bl	10fc6 <set_chunk_used>
	set_chunk_size(h, chunk0_size, buf_sz - chunk0_size);
   11100:	463a      	mov	r2, r7
   11102:	4631      	mov	r1, r6
   11104:	f7ff ff77 	bl	10ff6 <set_chunk_size>
	chunk_set(h, c, LEFT_SIZE, size);
   11108:	4633      	mov	r3, r6
   1110a:	4631      	mov	r1, r6
   1110c:	4620      	mov	r0, r4
   1110e:	2200      	movs	r2, #0
   11110:	f7ff ff48 	bl	10fa4 <chunk_set>
	set_left_chunk_size(h, chunk0_size, chunk0_size);

	/* the end marker chunk */
	set_chunk_size(h, buf_sz, 0);
   11114:	4629      	mov	r1, r5
   11116:	4620      	mov	r0, r4
   11118:	2200      	movs	r2, #0
   1111a:	f7ff ff6c 	bl	10ff6 <set_chunk_size>
   1111e:	463b      	mov	r3, r7
   11120:	4629      	mov	r1, r5
   11122:	4620      	mov	r0, r4
   11124:	2200      	movs	r2, #0
   11126:	f7ff ff3d 	bl	10fa4 <chunk_set>
	set_left_chunk_size(h, buf_sz, buf_sz - chunk0_size);
	set_chunk_used(h, buf_sz, true);
   1112a:	4629      	mov	r1, r5
   1112c:	4620      	mov	r0, r4
   1112e:	2201      	movs	r2, #1
   11130:	f7ff ff49 	bl	10fc6 <set_chunk_used>

	free_list_add(h, chunk0_size);
   11134:	4631      	mov	r1, r6
}
   11136:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
   1113a:	f7ff bf6d 	b.w	11018 <free_list_add>
		h->buckets[i].next = 0;
   1113e:	f842 0b04 	str.w	r0, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
   11142:	3301      	adds	r3, #1
   11144:	e7cf      	b.n	110e6 <sys_heap_init+0x44>

00011146 <_rlrshift>:
	*v = (*v & 1) + (*v >> 1);
   11146:	2100      	movs	r1, #0
{
   11148:	b570      	push	{r4, r5, r6, lr}
	*v = (*v & 1) + (*v >> 1);
   1114a:	e9d0 6500 	ldrd	r6, r5, [r0]
   1114e:	0872      	lsrs	r2, r6, #1
   11150:	f006 0301 	and.w	r3, r6, #1
   11154:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
   11158:	189b      	adds	r3, r3, r2
   1115a:	ea4f 0455 	mov.w	r4, r5, lsr #1
   1115e:	eb44 0101 	adc.w	r1, r4, r1
   11162:	e9c0 3100 	strd	r3, r1, [r0]
}
   11166:	bd70      	pop	{r4, r5, r6, pc}

00011168 <_ldiv5>:
	__asm__ ("" : "+r" (m));
   11168:	f04f 3133 	mov.w	r1, #858993459	; 0x33333333
	result = ((uint64_t)(m * 3U) << 32) | (m * 3U);
   1116c:	eb01 0341 	add.w	r3, r1, r1, lsl #1
{
   11170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t v_lo = *v;
   11174:	e9d0 2400 	ldrd	r2, r4, [r0]
	result = ((uint64_t)(m * 3U) << 32) | (m * 3U);
   11178:	461d      	mov	r5, r3
	result >>= 32;
   1117a:	2700      	movs	r7, #0
	result += (uint64_t)v_lo * m;
   1117c:	fba2 8901 	umull	r8, r9, r2, r1
   11180:	eb18 0505 	adds.w	r5, r8, r5
	result += (uint64_t)v_hi * m;
   11184:	fba4 4501 	umull	r4, r5, r4, r1
	result += (uint64_t)v_lo * m;
   11188:	eb49 0603 	adc.w	r6, r9, r3
	result += (uint64_t)v_hi * m;
   1118c:	eb18 0204 	adds.w	r2, r8, r4
   11190:	eb49 0105 	adc.w	r1, r9, r5
   11194:	1992      	adds	r2, r2, r6
	result >>= 32;
   11196:	463a      	mov	r2, r7
	result += (uint64_t)v_hi * m;
   11198:	eb47 0101 	adc.w	r1, r7, r1
	result += (uint64_t)v_hi * m;
   1119c:	1863      	adds	r3, r4, r1
   1119e:	eb45 0202 	adc.w	r2, r5, r2
	*v = result;
   111a2:	e9c0 3200 	strd	r3, r2, [r0]
}
   111a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000111aa <_get_digit>:
	if (*digit_count > 0) {
   111aa:	680b      	ldr	r3, [r1, #0]
{
   111ac:	b570      	push	{r4, r5, r6, lr}
	if (*digit_count > 0) {
   111ae:	2b00      	cmp	r3, #0
   111b0:	dd10      	ble.n	111d4 <_get_digit+0x2a>
		--*digit_count;
   111b2:	3b01      	subs	r3, #1
   111b4:	600b      	str	r3, [r1, #0]
		*fr *= 10U;
   111b6:	210a      	movs	r1, #10
   111b8:	6802      	ldr	r2, [r0, #0]
   111ba:	6844      	ldr	r4, [r0, #4]
   111bc:	fba2 5601 	umull	r5, r6, r2, r1
   111c0:	fb01 6604 	mla	r6, r1, r4, r6
		*fr &= (BIT64(60) - 1U);
   111c4:	f026 4370 	bic.w	r3, r6, #4026531840	; 0xf0000000
   111c8:	e9c0 5300 	strd	r5, r3, [r0]
		rval = ((*fr >> 60) & 0xF) + '0';
   111cc:	0f31      	lsrs	r1, r6, #28
   111ce:	3130      	adds	r1, #48	; 0x30
}
   111d0:	4608      	mov	r0, r1
   111d2:	bd70      	pop	{r4, r5, r6, pc}
		rval = '0';
   111d4:	2130      	movs	r1, #48	; 0x30
   111d6:	e7fb      	b.n	111d0 <_get_digit+0x26>

000111d8 <encode_uint>:
{
   111d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111dc:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
   111de:	78d3      	ldrb	r3, [r2, #3]
{
   111e0:	4614      	mov	r4, r2
	switch (specifier) {
   111e2:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
   111e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
   111e8:	4606      	mov	r6, r0
   111ea:	460f      	mov	r7, r1
   111ec:	9201      	str	r2, [sp, #4]
	switch (specifier) {
   111ee:	d02d      	beq.n	1124c <encode_uint+0x74>
   111f0:	d828      	bhi.n	11244 <encode_uint+0x6c>
		return 16;
   111f2:	2b58      	cmp	r3, #88	; 0x58
   111f4:	bf14      	ite	ne
   111f6:	250a      	movne	r5, #10
   111f8:	2510      	moveq	r5, #16
		unsigned int lsv = (unsigned int)(value % radix);
   111fa:	46aa      	mov	sl, r5
   111fc:	f04f 0b00 	mov.w	fp, #0
	char *bp = bps + (bpe - bps);
   11200:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
   11204:	4652      	mov	r2, sl
   11206:	465b      	mov	r3, fp
   11208:	4630      	mov	r0, r6
   1120a:	4639      	mov	r1, r7
   1120c:	f7fb f916 	bl	c43c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   11210:	2a09      	cmp	r2, #9
   11212:	b2d3      	uxtb	r3, r2
   11214:	d81f      	bhi.n	11256 <encode_uint+0x7e>
   11216:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
   11218:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
   1121a:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
   1121c:	bf08      	it	eq
   1121e:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
   11220:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
   11224:	d301      	bcc.n	1122a <encode_uint+0x52>
   11226:	45c8      	cmp	r8, r9
   11228:	d812      	bhi.n	11250 <encode_uint+0x78>
	if (conv->flag_hash) {
   1122a:	7823      	ldrb	r3, [r4, #0]
   1122c:	069b      	lsls	r3, r3, #26
   1122e:	d505      	bpl.n	1123c <encode_uint+0x64>
		if (radix == 8) {
   11230:	2d08      	cmp	r5, #8
   11232:	d116      	bne.n	11262 <encode_uint+0x8a>
			conv->altform_0 = true;
   11234:	78a3      	ldrb	r3, [r4, #2]
   11236:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
   1123a:	70a3      	strb	r3, [r4, #2]
}
   1123c:	4640      	mov	r0, r8
   1123e:	b003      	add	sp, #12
   11240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
   11244:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
   11248:	2b70      	cmp	r3, #112	; 0x70
   1124a:	e7d3      	b.n	111f4 <encode_uint+0x1c>
	switch (specifier) {
   1124c:	2508      	movs	r5, #8
   1124e:	e7d4      	b.n	111fa <encode_uint+0x22>
		value /= radix;
   11250:	4606      	mov	r6, r0
   11252:	460f      	mov	r7, r1
   11254:	e7d6      	b.n	11204 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   11256:	9a01      	ldr	r2, [sp, #4]
   11258:	2a19      	cmp	r2, #25
   1125a:	bf94      	ite	ls
   1125c:	3337      	addls	r3, #55	; 0x37
   1125e:	3357      	addhi	r3, #87	; 0x57
   11260:	e7da      	b.n	11218 <encode_uint+0x40>
		} else if (radix == 16) {
   11262:	2d10      	cmp	r5, #16
   11264:	d1ea      	bne.n	1123c <encode_uint+0x64>
			conv->altform_0c = true;
   11266:	78a3      	ldrb	r3, [r4, #2]
   11268:	f043 0310 	orr.w	r3, r3, #16
   1126c:	e7e5      	b.n	1123a <encode_uint+0x62>

0001126e <outs>:
{
   1126e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11272:	4680      	mov	r8, r0
   11274:	4689      	mov	r9, r1
   11276:	4616      	mov	r6, r2
   11278:	461f      	mov	r7, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   1127a:	4615      	mov	r5, r2
   1127c:	42bd      	cmp	r5, r7
   1127e:	eba5 0406 	sub.w	r4, r5, r6
   11282:	d305      	bcc.n	11290 <outs+0x22>
   11284:	b10f      	cbz	r7, 1128a <outs+0x1c>
	return (int)count;
   11286:	4620      	mov	r0, r4
   11288:	e008      	b.n	1129c <outs+0x2e>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   1128a:	782b      	ldrb	r3, [r5, #0]
   1128c:	2b00      	cmp	r3, #0
   1128e:	d0fa      	beq.n	11286 <outs+0x18>
		int rc = out((int)*sp++, ctx);
   11290:	4649      	mov	r1, r9
   11292:	f815 0b01 	ldrb.w	r0, [r5], #1
   11296:	47c0      	blx	r8
		if (rc < 0) {
   11298:	2800      	cmp	r0, #0
   1129a:	daef      	bge.n	1127c <outs+0xe>
}
   1129c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000112a0 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_REBOOT, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
   112a0:	4770      	bx	lr

000112a2 <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
   112a2:	f7fd bc77 	b.w	eb94 <SystemInit>

000112a6 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
   112a6:	b2cb      	uxtb	r3, r1
   112a8:	210c      	movs	r1, #12
   112aa:	68c2      	ldr	r2, [r0, #12]
   112ac:	fb03 2101 	mla	r1, r3, r1, r2
   112b0:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
   112b2:	f000 0007 	and.w	r0, r0, #7
   112b6:	4770      	bx	lr

000112b8 <set_off_state>:
	__asm__ volatile(
   112b8:	f04f 0320 	mov.w	r3, #32
   112bc:	f3ef 8211 	mrs	r2, BASEPRI
   112c0:	f383 8811 	msr	BASEPRI, r3
   112c4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   112c8:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   112ca:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
   112ce:	d001      	beq.n	112d4 <set_off_state+0x1c>
   112d0:	428b      	cmp	r3, r1
   112d2:	d107      	bne.n	112e4 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   112d4:	2301      	movs	r3, #1
   112d6:	6003      	str	r3, [r0, #0]
	int err = 0;
   112d8:	2000      	movs	r0, #0
	__asm__ volatile(
   112da:	f382 8811 	msr	BASEPRI, r2
   112de:	f3bf 8f6f 	isb	sy
}
   112e2:	4770      	bx	lr
		err = -EPERM;
   112e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   112e8:	e7f7      	b.n	112da <set_off_state+0x22>

000112ea <set_starting_state>:
{
   112ea:	b510      	push	{r4, lr}
	__asm__ volatile(
   112ec:	f04f 0320 	mov.w	r3, #32
   112f0:	f3ef 8211 	mrs	r2, BASEPRI
   112f4:	f383 8811 	msr	BASEPRI, r3
   112f8:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   112fc:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   112fe:	f003 0407 	and.w	r4, r3, #7
   11302:	2c01      	cmp	r4, #1
   11304:	d106      	bne.n	11314 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   11306:	6001      	str	r1, [r0, #0]
	int err = 0;
   11308:	2000      	movs	r0, #0
	__asm__ volatile(
   1130a:	f382 8811 	msr	BASEPRI, r2
   1130e:	f3bf 8f6f 	isb	sy
}
   11312:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   11314:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
   11318:	428b      	cmp	r3, r1
		err = -EALREADY;
   1131a:	bf14      	ite	ne
   1131c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   11320:	f06f 0044 	mvneq.w	r0, #68	; 0x44
   11324:	e7f1      	b.n	1130a <set_starting_state+0x20>

00011326 <set_on_state>:
	__asm__ volatile(
   11326:	f04f 0320 	mov.w	r3, #32
   1132a:	f3ef 8211 	mrs	r2, BASEPRI
   1132e:	f383 8811 	msr	BASEPRI, r3
   11332:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   11336:	6803      	ldr	r3, [r0, #0]
   11338:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1133c:	f043 0302 	orr.w	r3, r3, #2
   11340:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   11342:	f382 8811 	msr	BASEPRI, r2
   11346:	f3bf 8f6f 	isb	sy
}
   1134a:	4770      	bx	lr

0001134c <onoff_started_callback>:
{
   1134c:	b410      	push	{r4}
	notify(mgr, 0);
   1134e:	241c      	movs	r4, #28
	return &data->mgr[type];
   11350:	68c0      	ldr	r0, [r0, #12]
   11352:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   11354:	fb03 0004 	mla	r0, r3, r4, r0
   11358:	2100      	movs	r1, #0
}
   1135a:	f85d 4b04 	ldr.w	r4, [sp], #4
	notify(mgr, 0);
   1135e:	4710      	bx	r2

00011360 <blocking_start_callback>:
{
   11360:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
   11362:	f7fe bbb9 	b.w	fad8 <z_impl_k_sem_give>

00011366 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   11366:	2000      	movs	r0, #0
   11368:	f7fd bd10 	b.w	ed8c <nrfx_clock_stop>

0001136c <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   1136c:	2000      	movs	r0, #0
   1136e:	f7fd bcdb 	b.w	ed28 <nrfx_clock_start>

00011372 <api_stop>:
{
   11372:	b538      	push	{r3, r4, r5, lr}
	err = set_off_state(&subdata->flags, ctx);
   11374:	230c      	movs	r3, #12
   11376:	b2cc      	uxtb	r4, r1
   11378:	4363      	muls	r3, r4
{
   1137a:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
   1137c:	68c0      	ldr	r0, [r0, #12]
   1137e:	3340      	adds	r3, #64	; 0x40
   11380:	2180      	movs	r1, #128	; 0x80
   11382:	4418      	add	r0, r3
   11384:	f7ff ff98 	bl	112b8 <set_off_state>
	if (err < 0) {
   11388:	2800      	cmp	r0, #0
   1138a:	db05      	blt.n	11398 <api_stop+0x26>
	get_sub_config(dev, type)->stop();
   1138c:	6869      	ldr	r1, [r5, #4]
   1138e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
   11392:	6863      	ldr	r3, [r4, #4]
   11394:	4798      	blx	r3
	return 0;
   11396:	2000      	movs	r0, #0
}
   11398:	bd38      	pop	{r3, r4, r5, pc}

0001139a <api_start>:
{
   1139a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	err = set_starting_state(&subdata->flags, ctx);
   1139e:	270c      	movs	r7, #12
   113a0:	b2cd      	uxtb	r5, r1
   113a2:	436f      	muls	r7, r5
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   113a4:	68c4      	ldr	r4, [r0, #12]
{
   113a6:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
   113a8:	f107 0040 	add.w	r0, r7, #64	; 0x40
   113ac:	2180      	movs	r1, #128	; 0x80
   113ae:	4420      	add	r0, r4
{
   113b0:	4690      	mov	r8, r2
   113b2:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
   113b4:	f7ff ff99 	bl	112ea <set_starting_state>
	if (err < 0) {
   113b8:	2800      	cmp	r0, #0
   113ba:	db07      	blt.n	113cc <api_start+0x32>
	subdata->cb = cb;
   113bc:	443c      	add	r4, r7
	subdata->user_data = user_data;
   113be:	e9c4 890e 	strd	r8, r9, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
   113c2:	6873      	ldr	r3, [r6, #4]
   113c4:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
   113c8:	4798      	blx	r3
	return 0;
   113ca:	2000      	movs	r0, #0
}
   113cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000113d0 <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
   113d0:	4770      	bx	lr

000113d2 <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
   113d2:	4770      	bx	lr

000113d4 <sys_clock_disable>:
   113d4:	4770      	bx	lr

000113d6 <spm_secure_services_init>:
	mbedtls_platform_context platform_ctx = {0};
   113d6:	2300      	movs	r3, #0
{
   113d8:	b507      	push	{r0, r1, r2, lr}
	err = mbedtls_platform_setup(&platform_ctx);
   113da:	a801      	add	r0, sp, #4
	mbedtls_platform_context platform_ctx = {0};
   113dc:	f88d 3004 	strb.w	r3, [sp, #4]
	err = mbedtls_platform_setup(&platform_ctx);
   113e0:	f7fe fee2 	bl	101a8 <mbedtls_platform_setup>
}
   113e4:	b003      	add	sp, #12
   113e6:	f85d fb04 	ldr.w	pc, [sp], #4

000113ea <__acle_se_spm_request_random_number_nse>:
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
   113ea:	2990      	cmp	r1, #144	; 0x90
{
   113ec:	b508      	push	{r3, lr}
   113ee:	4613      	mov	r3, r2
	if (len != MBEDTLS_ENTROPY_MAX_GATHER) {
   113f0:	d139      	bne.n	11466 <__acle_se_spm_request_random_number_nse+0x7c>
	err = mbedtls_hardware_poll(NULL, output, len, olen);
   113f2:	460a      	mov	r2, r1
   113f4:	4601      	mov	r1, r0
   113f6:	2000      	movs	r0, #0
   113f8:	f7fe fee2 	bl	101c0 <mbedtls_hardware_poll>
}
   113fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   11400:	4671      	mov	r1, lr
   11402:	4672      	mov	r2, lr
   11404:	4673      	mov	r3, lr
   11406:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
   1140a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
   1140e:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
   11412:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
   11416:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
   1141a:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
   1141e:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
   11422:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
   11426:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
   1142a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
   1142e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
   11432:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
   11436:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
   1143a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
   1143e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
   11442:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
   11446:	f38e 8c00 	msr	CPSR_fs, lr
   1144a:	b410      	push	{r4}
   1144c:	eef1 ca10 	vmrs	ip, fpscr
   11450:	f64f 7460 	movw	r4, #65376	; 0xff60
   11454:	f6c0 74ff 	movt	r4, #4095	; 0xfff
   11458:	ea0c 0c04 	and.w	ip, ip, r4
   1145c:	eee1 ca10 	vmsr	fpscr, ip
   11460:	bc10      	pop	{r4}
   11462:	46f4      	mov	ip, lr
   11464:	4774      	bxns	lr
		return -EINVAL;
   11466:	f06f 0015 	mvn.w	r0, #21
   1146a:	e7c7      	b.n	113fc <__acle_se_spm_request_random_number_nse+0x12>

0001146c <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
   1146c:	2000      	movs	r0, #0
   1146e:	f7fc b8c7 	b.w	d600 <sys_reboot>

00011472 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   11472:	2100      	movs	r1, #0
   11474:	2001      	movs	r0, #1
   11476:	f000 b832 	b.w	114de <z_arm_fatal_error>

0001147a <irq_target_state_set>:
irq_target_state_t irq_target_state_set(unsigned int irq,
	irq_target_state_t irq_target_state)
{
	uint32_t result;

	if (irq_target_state == IRQ_TARGET_STATE_SECURE) {
   1147a:	b243      	sxtb	r3, r0
   1147c:	b9c9      	cbnz	r1, 114b2 <irq_target_state_set+0x38>
  if ((int32_t)(IRQn) >= 0)
   1147e:	2b00      	cmp	r3, #0
   11480:	db15      	blt.n	114ae <irq_target_state_set+0x34>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   11482:	2101      	movs	r1, #1
   11484:	095b      	lsrs	r3, r3, #5
   11486:	009b      	lsls	r3, r3, #2
   11488:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   1148c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   11490:	f8d3 2280 	ldr.w	r2, [r3, #640]	; 0x280
   11494:	f000 001f 	and.w	r0, r0, #31
   11498:	4081      	lsls	r1, r0
   1149a:	ea22 0201 	bic.w	r2, r2, r1
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   1149e:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
   114a2:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
   114a6:	40c1      	lsrs	r1, r0
   114a8:	f001 0101 	and.w	r1, r1, #1
	} else {
		/* Set target to Non-Secure */
		result = NVIC_SetTargetState(irq);
	}

	if (result) {
   114ac:	b2c9      	uxtb	r1, r1
		return IRQ_TARGET_STATE_NON_SECURE;
	} else {
		return IRQ_TARGET_STATE_SECURE;
	}
}
   114ae:	4608      	mov	r0, r1
   114b0:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
   114b2:	2b00      	cmp	r3, #0
   114b4:	db0d      	blt.n	114d2 <irq_target_state_set+0x58>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   114b6:	2201      	movs	r2, #1
   114b8:	095b      	lsrs	r3, r3, #5
   114ba:	009b      	lsls	r3, r3, #2
   114bc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   114c0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   114c4:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
   114c8:	f000 001f 	and.w	r0, r0, #31
   114cc:	4082      	lsls	r2, r0
   114ce:	430a      	orrs	r2, r1
   114d0:	e7e5      	b.n	1149e <irq_target_state_set+0x24>
		return IRQ_TARGET_STATE_SECURE;
   114d2:	2100      	movs	r1, #0
   114d4:	e7eb      	b.n	114ae <irq_target_state_set+0x34>

000114d6 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   114d6:	6e83      	ldr	r3, [r0, #104]	; 0x68
   114d8:	f383 880b 	msr	PSPLIM, r3
}
   114dc:	4770      	bx	lr

000114de <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   114de:	f000 b8d5 	b.w	1168c <z_fatal_error>

000114e2 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   114e2:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
   114e4:	6800      	ldr	r0, [r0, #0]
   114e6:	f000 b8d1 	b.w	1168c <z_fatal_error>

000114ea <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
   114ea:	b508      	push	{r3, lr}
	handler();
   114ec:	f7fc fed4 	bl	e298 <z_SysNmiOnReset>
	z_arm_int_exit();
}
   114f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   114f4:	f7fd b86a 	b.w	e5cc <z_arm_exc_exit>

000114f8 <mpu_configure_region>:
{
   114f8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	p_attr->rbar = attr->rbar &
   114fa:	890a      	ldrh	r2, [r1, #8]
   114fc:	7a8e      	ldrb	r6, [r1, #10]
	region_conf.base = new_region->start;
   114fe:	680b      	ldr	r3, [r1, #0]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
   11500:	684d      	ldr	r5, [r1, #4]
   11502:	f002 021f 	and.w	r2, r2, #31
   11506:	ea42 1246 	orr.w	r2, r2, r6, lsl #5
	region_conf.base = new_region->start;
   1150a:	9300      	str	r3, [sp, #0]
   1150c:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   11510:	f023 031f 	bic.w	r3, r3, #31
   11514:	1e6a      	subs	r2, r5, #1
   11516:	4413      	add	r3, r2
   11518:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
   1151c:	280f      	cmp	r0, #15
   1151e:	9303      	str	r3, [sp, #12]
   11520:	d804      	bhi.n	1152c <mpu_configure_region+0x34>
	region_init(index, region_conf);
   11522:	4669      	mov	r1, sp
   11524:	f7fd f900 	bl	e728 <region_init>
}
   11528:	b004      	add	sp, #16
   1152a:	bd70      	pop	{r4, r5, r6, pc}
		return -EINVAL;
   1152c:	f06f 0015 	mvn.w	r0, #21
	return region_allocate_and_init(index,
   11530:	e7fa      	b.n	11528 <mpu_configure_region+0x30>

00011532 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   11532:	e840 f000 	tt	r0, r0
   11536:	b2c3      	uxtb	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
   11538:	f410 3f80 	tst.w	r0, #65536	; 0x10000
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
   1153c:	bf14      	ite	ne
   1153e:	4618      	movne	r0, r3
   11540:	f06f 0015 	mvneq.w	r0, #21
   11544:	4770      	bx	lr

00011546 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
   11546:	4603      	mov	r3, r0
	size_t n = 0;
   11548:	2000      	movs	r0, #0

	while (*s != '\0') {
   1154a:	5c1a      	ldrb	r2, [r3, r0]
   1154c:	b902      	cbnz	r2, 11550 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
   1154e:	4770      	bx	lr
		n++;
   11550:	3001      	adds	r0, #1
   11552:	e7fa      	b.n	1154a <strlen+0x4>

00011554 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
   11554:	3801      	subs	r0, #1
   11556:	3901      	subs	r1, #1
   11558:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   1155c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   11560:	4293      	cmp	r3, r2
   11562:	d101      	bne.n	11568 <strcmp+0x14>
   11564:	2b00      	cmp	r3, #0
   11566:	d1f7      	bne.n	11558 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
   11568:	1a98      	subs	r0, r3, r2
   1156a:	4770      	bx	lr

0001156c <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
   1156c:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
   1156e:	b15a      	cbz	r2, 11588 <memcmp+0x1c>
   11570:	3901      	subs	r1, #1
   11572:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
   11574:	f810 2b01 	ldrb.w	r2, [r0], #1
   11578:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   1157c:	42a0      	cmp	r0, r4
   1157e:	d001      	beq.n	11584 <memcmp+0x18>
   11580:	429a      	cmp	r2, r3
   11582:	d0f7      	beq.n	11574 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
   11584:	1ad0      	subs	r0, r2, r3
}
   11586:	bd10      	pop	{r4, pc}
		return 0;
   11588:	4610      	mov	r0, r2
   1158a:	e7fc      	b.n	11586 <memcmp+0x1a>

0001158c <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
   1158c:	1a43      	subs	r3, r0, r1
   1158e:	4293      	cmp	r3, r2
{
   11590:	b510      	push	{r4, lr}
   11592:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
   11596:	d308      	bcc.n	115aa <memmove+0x1e>
	char *dest = d;
   11598:	4602      	mov	r2, r0
   1159a:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
   1159c:	429a      	cmp	r2, r3
   1159e:	d00b      	beq.n	115b8 <memmove+0x2c>
			*dest = *src;
   115a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   115a4:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
   115a8:	e7f8      	b.n	1159c <memmove+0x10>
   115aa:	440a      	add	r2, r1
			dest[n] = src[n];
   115ac:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
   115b0:	428a      	cmp	r2, r1
			dest[n] = src[n];
   115b2:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
   115b6:	d1f9      	bne.n	115ac <memmove+0x20>
		}
	}

	return d;
}
   115b8:	bd10      	pop	{r4, pc}

000115ba <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
   115ba:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
   115bc:	ea81 0400 	eor.w	r4, r1, r0
   115c0:	07a5      	lsls	r5, r4, #30
   115c2:	4603      	mov	r3, r0
   115c4:	d00b      	beq.n	115de <memcpy+0x24>
   115c6:	3b01      	subs	r3, #1
   115c8:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
   115ca:	4291      	cmp	r1, r2
   115cc:	d11b      	bne.n	11606 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
   115ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
   115d0:	2a00      	cmp	r2, #0
   115d2:	d0fc      	beq.n	115ce <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
   115d4:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
   115d8:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
   115da:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
   115de:	079c      	lsls	r4, r3, #30
   115e0:	d1f6      	bne.n	115d0 <memcpy+0x16>
   115e2:	f022 0403 	bic.w	r4, r2, #3
   115e6:	1f1d      	subs	r5, r3, #4
   115e8:	0896      	lsrs	r6, r2, #2
   115ea:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
   115ec:	42b9      	cmp	r1, r7
   115ee:	d105      	bne.n	115fc <memcpy+0x42>
   115f0:	f06f 0503 	mvn.w	r5, #3
   115f4:	4423      	add	r3, r4
   115f6:	fb05 2206 	mla	r2, r5, r6, r2
   115fa:	e7e4      	b.n	115c6 <memcpy+0xc>
			*(d_word++) = *(s_word++);
   115fc:	f851 cb04 	ldr.w	ip, [r1], #4
   11600:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
   11604:	e7f2      	b.n	115ec <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
   11606:	f811 4b01 	ldrb.w	r4, [r1], #1
   1160a:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
   1160e:	e7dc      	b.n	115ca <memcpy+0x10>

00011610 <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
   11610:	4603      	mov	r3, r0
{
   11612:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
   11614:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
   11616:	079c      	lsls	r4, r3, #30
   11618:	d111      	bne.n	1163e <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
   1161a:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
   1161e:	f022 0603 	bic.w	r6, r2, #3
   11622:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
   11626:	441e      	add	r6, r3
   11628:	0894      	lsrs	r4, r2, #2
   1162a:	42b3      	cmp	r3, r6
   1162c:	d10d      	bne.n	1164a <memset+0x3a>
   1162e:	f06f 0503 	mvn.w	r5, #3
   11632:	fb05 2204 	mla	r2, r5, r4, r2
   11636:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
   11638:	4293      	cmp	r3, r2
   1163a:	d109      	bne.n	11650 <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
   1163c:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
   1163e:	2a00      	cmp	r2, #0
   11640:	d0fc      	beq.n	1163c <memset+0x2c>
		*(d_byte++) = c_byte;
   11642:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
   11646:	3a01      	subs	r2, #1
   11648:	e7e5      	b.n	11616 <memset+0x6>
		*(d_word++) = c_word;
   1164a:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
   1164e:	e7ec      	b.n	1162a <memset+0x1a>
		*(d_byte++) = c_byte;
   11650:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
   11654:	e7f0      	b.n	11638 <memset+0x28>

00011656 <k_sys_fatal_error_handler>:
	ARG_UNUSED(reason);

	LOG_PANIC();

	LOG_ERR("Resetting system");
	sys_arch_reboot(0);
   11656:	2000      	movs	r0, #0
{
   11658:	b508      	push	{r3, lr}
	sys_arch_reboot(0);
   1165a:	f7fc ffc5 	bl	e5e8 <sys_arch_reboot>

0001165e <hw_cc3xx_init>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init(const struct device *dev)
{
   1165e:	b508      	push	{r3, lr}
	int res;

	__ASSERT_NO_MSG(dev != NULL);

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   11660:	f7fc fc9e 	bl	dfa0 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   11664:	f7fc fd20 	bl	e0a8 <nrf_cc3xx_platform_mutex_init>
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
#endif
	return res;
}
   11668:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
   1166c:	f7fe be5e 	b.w	1032c <nrf_cc3xx_platform_init_no_rng>

00011670 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   11670:	4700      	bx	r0

00011672 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
   11672:	f000 b8fd 	b.w	11870 <z_impl_k_busy_wait>

00011676 <nrfx_clock_enable>:
{
   11676:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   11678:	2005      	movs	r0, #5
   1167a:	f7fc fd91 	bl	e1a0 <arch_irq_is_enabled>
   1167e:	b920      	cbnz	r0, 1168a <nrfx_clock_enable+0x14>
}
   11680:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   11684:	2005      	movs	r0, #5
   11686:	f7fc bd7b 	b.w	e180 <arch_irq_enable>
   1168a:	bd08      	pop	{r3, pc}

0001168c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1168c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1168e:	4605      	mov	r5, r0
   11690:	9101      	str	r1, [sp, #4]
	__asm__ volatile(
   11692:	f04f 0320 	mov.w	r3, #32
   11696:	f3ef 8611 	mrs	r6, BASEPRI
   1169a:	f383 8811 	msr	BASEPRI, r3
   1169e:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
   116a2:	f7fe fa13 	bl	facc <z_impl_k_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	z_coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   116a6:	9901      	ldr	r1, [sp, #4]
   116a8:	4604      	mov	r4, r0
   116aa:	4628      	mov	r0, r5
   116ac:	f7ff ffd3 	bl	11656 <k_sys_fatal_error_handler>
	__asm__ volatile(
   116b0:	f386 8811 	msr	BASEPRI, r6
   116b4:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   116b8:	4620      	mov	r0, r4
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	arch_irq_unlock(key);
	k_thread_abort(thread);
}
   116ba:	b002      	add	sp, #8
   116bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   116c0:	f7fc bfe6 	b.w	e690 <z_impl_k_thread_abort>

000116c4 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
   116c4:	f7ff be85 	b.w	113d2 <z_clock_idle_exit>

000116c8 <k_mem_slab_init>:
{
   116c8:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
   116ca:	2400      	movs	r4, #0
   116cc:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   116ce:	ea41 0402 	orr.w	r4, r1, r2
   116d2:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
   116d6:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
   116da:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   116dc:	d10c      	bne.n	116f8 <k_mem_slab_init+0x30>
	slab->free_list = NULL;
   116de:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
   116e0:	42a3      	cmp	r3, r4
   116e2:	d103      	bne.n	116ec <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
   116e4:	e9c0 0000 	strd	r0, r0, [r0]
}
   116e8:	2000      	movs	r0, #0
}
   116ea:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
   116ec:	6945      	ldr	r5, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
   116ee:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
   116f0:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
   116f2:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
   116f4:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
   116f6:	e7f3      	b.n	116e0 <k_mem_slab_init+0x18>
		return -EINVAL;
   116f8:	f06f 0015 	mvn.w	r0, #21
	return rc;
   116fc:	e7f5      	b.n	116ea <k_mem_slab_init+0x22>

000116fe <z_impl_k_mutex_init>:
	mutex->owner = NULL;
   116fe:	2300      	movs	r3, #0
   11700:	e9c0 0000 	strd	r0, r0, [r0]
	mutex->lock_count = 0U;
   11704:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
   11708:	4618      	mov	r0, r3
   1170a:	4770      	bx	lr

0001170c <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1170c:	4603      	mov	r3, r0
   1170e:	b920      	cbnz	r0, 1171a <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   11710:	f3ef 8205 	mrs	r2, IPSR
   11714:	b90a      	cbnz	r2, 1171a <z_reschedule_irqlock+0xe>
   11716:	f7fc bcdd 	b.w	e0d4 <arch_swap>
   1171a:	f383 8811 	msr	BASEPRI, r3
   1171e:	f3bf 8f6f 	isb	sy
}
   11722:	4770      	bx	lr

00011724 <z_reschedule_unlocked>:
	__asm__ volatile(
   11724:	f04f 0320 	mov.w	r3, #32
   11728:	f3ef 8011 	mrs	r0, BASEPRI
   1172c:	f383 8811 	msr	BASEPRI, r3
   11730:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   11734:	f7ff bfea 	b.w	1170c <z_reschedule_irqlock>

00011738 <unpend_thread_no_timeout>:
{
   11738:	4601      	mov	r1, r0
   1173a:	b508      	push	{r3, lr}
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
   1173c:	6880      	ldr	r0, [r0, #8]
   1173e:	f7fd fea3 	bl	f488 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   11742:	7b4b      	ldrb	r3, [r1, #13]
   11744:	f023 0302 	bic.w	r3, r3, #2
   11748:	734b      	strb	r3, [r1, #13]
	thread->base.pended_on = NULL;
   1174a:	2300      	movs	r3, #0
   1174c:	608b      	str	r3, [r1, #8]
}
   1174e:	bd08      	pop	{r3, pc}

00011750 <z_priq_dumb_best>:
	return list->head == list;
   11750:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11752:	4298      	cmp	r0, r3
   11754:	d004      	beq.n	11760 <z_priq_dumb_best+0x10>
	if (n != NULL) {
   11756:	2b00      	cmp	r3, #0
   11758:	bf38      	it	cc
   1175a:	2300      	movcc	r3, #0
   1175c:	4618      	mov	r0, r3
   1175e:	4770      	bx	lr
	struct k_thread *thread = NULL;
   11760:	2000      	movs	r0, #0
}
   11762:	4770      	bx	lr

00011764 <z_ready_thread>:
{
   11764:	b510      	push	{r4, lr}
   11766:	f04f 0320 	mov.w	r3, #32
   1176a:	f3ef 8411 	mrs	r4, BASEPRI
   1176e:	f383 8811 	msr	BASEPRI, r3
   11772:	f3bf 8f6f 	isb	sy
		ready_thread(thread);
   11776:	f7fd fee1 	bl	f53c <ready_thread>
	__asm__ volatile(
   1177a:	f384 8811 	msr	BASEPRI, r4
   1177e:	f3bf 8f6f 	isb	sy
}
   11782:	bd10      	pop	{r4, pc}

00011784 <z_thread_timeout>:
{
   11784:	b537      	push	{r0, r1, r2, r4, r5, lr}
   11786:	4604      	mov	r4, r0
	__asm__ volatile(
   11788:	f04f 0320 	mov.w	r3, #32
   1178c:	f3ef 8511 	mrs	r5, BASEPRI
   11790:	f383 8811 	msr	BASEPRI, r3
   11794:	f3bf 8f6f 	isb	sy
		if (thread->base.pended_on != NULL) {
   11798:	f854 3c10 	ldr.w	r3, [r4, #-16]
		struct k_thread *thread = CONTAINER_OF(timeout,
   1179c:	3818      	subs	r0, #24
		if (thread->base.pended_on != NULL) {
   1179e:	b11b      	cbz	r3, 117a8 <z_thread_timeout+0x24>
			unpend_thread_no_timeout(thread);
   117a0:	9001      	str	r0, [sp, #4]
   117a2:	f7ff ffc9 	bl	11738 <unpend_thread_no_timeout>
   117a6:	9801      	ldr	r0, [sp, #4]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   117a8:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   117ac:	f023 0314 	bic.w	r3, r3, #20
   117b0:	f804 3c0b 	strb.w	r3, [r4, #-11]
		ready_thread(thread);
   117b4:	f7fd fec2 	bl	f53c <ready_thread>
	__asm__ volatile(
   117b8:	f385 8811 	msr	BASEPRI, r5
   117bc:	f3bf 8f6f 	isb	sy
}
   117c0:	b003      	add	sp, #12
   117c2:	bd30      	pop	{r4, r5, pc}

000117c4 <add_to_waitq_locked>:
{
   117c4:	b538      	push	{r3, r4, r5, lr}
   117c6:	4604      	mov	r4, r0
   117c8:	460d      	mov	r5, r1
	unready_thread(thread);
   117ca:	f7fe f83f 	bl	f84c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   117ce:	7b63      	ldrb	r3, [r4, #13]
   117d0:	f043 0302 	orr.w	r3, r3, #2
   117d4:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   117d6:	b1c5      	cbz	r5, 1180a <add_to_waitq_locked+0x46>
	return list->head == list;
   117d8:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
   117da:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   117dc:	429d      	cmp	r5, r3
   117de:	bf08      	it	eq
   117e0:	2300      	moveq	r3, #0
   117e2:	2b00      	cmp	r3, #0
   117e4:	bf38      	it	cc
   117e6:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   117e8:	b183      	cbz	r3, 1180c <add_to_waitq_locked+0x48>
	if (thread_1->base.prio < thread_2->base.prio) {
   117ea:	f994 100e 	ldrsb.w	r1, [r4, #14]
   117ee:	f993 200e 	ldrsb.w	r2, [r3, #14]
   117f2:	4291      	cmp	r1, r2
   117f4:	db04      	blt.n	11800 <add_to_waitq_locked+0x3c>
	return (node == list->tail) ? NULL : node->next;
   117f6:	686a      	ldr	r2, [r5, #4]
   117f8:	429a      	cmp	r2, r3
   117fa:	d007      	beq.n	1180c <add_to_waitq_locked+0x48>
   117fc:	681b      	ldr	r3, [r3, #0]
   117fe:	e7f3      	b.n	117e8 <add_to_waitq_locked+0x24>
	node->prev = successor->prev;
   11800:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   11802:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
   11806:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   11808:	605c      	str	r4, [r3, #4]
}
   1180a:	bd38      	pop	{r3, r4, r5, pc}
	node->prev = list->tail;
   1180c:	686b      	ldr	r3, [r5, #4]
	node->next = list;
   1180e:	6025      	str	r5, [r4, #0]
	node->prev = list->tail;
   11810:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
   11812:	686b      	ldr	r3, [r5, #4]
   11814:	601c      	str	r4, [r3, #0]
	list->tail = node;
   11816:	606c      	str	r4, [r5, #4]
   11818:	e7f7      	b.n	1180a <add_to_waitq_locked+0x46>

0001181a <z_unpend_first_thread>:
{
   1181a:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   1181c:	f04f 0320 	mov.w	r3, #32
   11820:	f3ef 8211 	mrs	r2, BASEPRI
   11824:	f383 8811 	msr	BASEPRI, r3
   11828:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
   1182c:	f7ff ff90 	bl	11750 <z_priq_dumb_best>
   11830:	4604      	mov	r4, r0
	__asm__ volatile(
   11832:	f382 8811 	msr	BASEPRI, r2
   11836:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
   1183a:	b188      	cbz	r0, 11860 <z_unpend_first_thread+0x46>
	__asm__ volatile(
   1183c:	f04f 0320 	mov.w	r3, #32
   11840:	f3ef 8511 	mrs	r5, BASEPRI
   11844:	f383 8811 	msr	BASEPRI, r3
   11848:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
   1184c:	f7ff ff74 	bl	11738 <unpend_thread_no_timeout>
	__asm__ volatile(
   11850:	f385 8811 	msr	BASEPRI, r5
   11854:	f3bf 8f6f 	isb	sy
	return z_abort_timeout(&thread->base.timeout);
   11858:	f104 0018 	add.w	r0, r4, #24
   1185c:	f000 f80c 	bl	11878 <z_abort_timeout>
}
   11860:	4620      	mov	r0, r4
   11862:	bd38      	pop	{r3, r4, r5, pc}

00011864 <k_is_in_isr>:
   11864:	f3ef 8005 	mrs	r0, IPSR
}
   11868:	3800      	subs	r0, #0
   1186a:	bf18      	it	ne
   1186c:	2001      	movne	r0, #1
   1186e:	4770      	bx	lr

00011870 <z_impl_k_busy_wait>:
	if (usec_to_wait == 0) {
   11870:	b108      	cbz	r0, 11876 <z_impl_k_busy_wait+0x6>
	arch_busy_wait(usec_to_wait);
   11872:	f7fb bebb 	b.w	d5ec <arch_busy_wait>
}
   11876:	4770      	bx	lr

00011878 <z_abort_timeout>:
{
   11878:	b510      	push	{r4, lr}
	__asm__ volatile(
   1187a:	f04f 0220 	mov.w	r2, #32
   1187e:	f3ef 8411 	mrs	r4, BASEPRI
   11882:	f382 8811 	msr	BASEPRI, r2
   11886:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
   1188a:	6803      	ldr	r3, [r0, #0]
   1188c:	b13b      	cbz	r3, 1189e <z_abort_timeout+0x26>
			remove_timeout(to);
   1188e:	f7fe fa19 	bl	fcc4 <remove_timeout>
			ret = 0;
   11892:	2000      	movs	r0, #0
	__asm__ volatile(
   11894:	f384 8811 	msr	BASEPRI, r4
   11898:	f3bf 8f6f 	isb	sy
}
   1189c:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
   1189e:	f06f 0015 	mvn.w	r0, #21
   118a2:	e7f7      	b.n	11894 <z_abort_timeout+0x1c>

000118a4 <z_get_next_timeout_expiry>:
{
   118a4:	b510      	push	{r4, lr}
	__asm__ volatile(
   118a6:	f04f 0320 	mov.w	r3, #32
   118aa:	f3ef 8411 	mrs	r4, BASEPRI
   118ae:	f383 8811 	msr	BASEPRI, r3
   118b2:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
   118b6:	f7fe fa1f 	bl	fcf8 <next_timeout>
	__asm__ volatile(
   118ba:	f384 8811 	msr	BASEPRI, r4
   118be:	f3bf 8f6f 	isb	sy
}
   118c2:	bd10      	pop	{r4, pc}

000118c4 <z_set_timeout_expiry>:
{
   118c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   118c6:	4604      	mov	r4, r0
   118c8:	9101      	str	r1, [sp, #4]
	__asm__ volatile(
   118ca:	f04f 0320 	mov.w	r3, #32
   118ce:	f3ef 8511 	mrs	r5, BASEPRI
   118d2:	f383 8811 	msr	BASEPRI, r3
   118d6:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
   118da:	f7fe fa0d 	bl	fcf8 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   118de:	2801      	cmp	r0, #1
   118e0:	dd05      	ble.n	118ee <z_set_timeout_expiry+0x2a>
   118e2:	42a0      	cmp	r0, r4
   118e4:	9901      	ldr	r1, [sp, #4]
   118e6:	dd02      	ble.n	118ee <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, is_idle);
   118e8:	4620      	mov	r0, r4
   118ea:	f7fc f885 	bl	d9f8 <z_clock_set_timeout>
	__asm__ volatile(
   118ee:	f385 8811 	msr	BASEPRI, r5
   118f2:	f3bf 8f6f 	isb	sy
}
   118f6:	b003      	add	sp, #12
   118f8:	bd30      	pop	{r4, r5, pc}

000118fa <z_tick_get_32>:

uint32_t z_tick_get_32(void)
{
   118fa:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)z_tick_get();
   118fc:	f7fe fb1a 	bl	ff34 <z_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   11900:	bd08      	pop	{r3, pc}

00011902 <k_heap_init>:
{
   11902:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
   11904:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
   11908:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
   1190c:	f85d 4b04 	ldr.w	r4, [sp], #4
	sys_heap_init(&h->heap, mem, bytes);
   11910:	f7ff bbc7 	b.w	110a2 <sys_heap_init>

00011914 <_OffsetAbsSyms>:
#include "offsets_aarch64.c"
#else
#include "offsets_aarch32.c"
#endif

GEN_ABS_SYM_END
   11914:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

00012300 <spm_firmware_info_nse-0x5ce0>:
	...

00017fe0 <spm_firmware_info_nse>:
   17fe0:	e97f e97f 	sg
   17fe4:	f7f5 bf72 	b.w	decc <__acle_se_spm_firmware_info_nse>

00017fe8 <spm_request_random_number_nse>:
   17fe8:	e97f e97f 	sg
   17fec:	f7f9 b9fd 	b.w	113ea <__acle_se_spm_request_random_number_nse>

00017ff0 <spm_request_read_nse>:
   17ff0:	e97f e97f 	sg
   17ff4:	f7f5 bf0c 	b.w	de10 <__acle_se_spm_request_read_nse>
	...
