# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_all.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:44 on Nov 01,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./full-subtractor.sv 
# -- Compiling module full_subtractor
# -- Compiling module full_subtractor_testbench
# 
# Top level modules:
# 	full_subtractor_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_subtractor.sv 
# -- Compiling module Big64full_subtractor
# -- Compiling module Big64full_subtractor_testbench
# 
# Top level modules:
# 	Big64full_subtractor_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:45 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:23:45 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:23:46 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:46 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:23:46 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:23:46 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 2000000.00 ns testing addition
# 7300000.00 ns testing subtraction
# 12600000.00 ns testing AND
# 22800000.00 ns testing OR
# 32800000.00 ns testing OR
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:32 on Nov 01,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:26:32 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:32 on Nov 01,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:26:32 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:32 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./full-subtractor.sv 
# -- Compiling module full_subtractor
# -- Compiling module full_subtractor_testbench
# 
# Top level modules:
# 	full_subtractor_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_subtractor.sv 
# -- Compiling module Big64full_subtractor
# -- Compiling module Big64full_subtractor_testbench
# 
# Top level modules:
# 	Big64full_subtractor_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:26:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:33 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:26:34 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:26:34 on Nov 01,2017, Elapsed time: 0:02:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:26:34 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing random adds and subtracts
# 30000000.00 ns testing random logic operations
# 60000000.00 ns testing adds and overflow, carry-out
# ** Error: Assertion error.
#    Time: 60200 us  Scope: alustim File: ./alustim.sv Line: 204
# ** Error: Assertion error.
#    Time: 60300 us  Scope: alustim File: ./alustim.sv Line: 208
# 60500000.00 ns testing subtracts and overflow, carry-out
# ** Error: Assertion error.
#    Time: 60600 us  Scope: alustim File: ./alustim.sv Line: 223
# ** Error: Assertion error.
#    Time: 60700 us  Scope: alustim File: ./alustim.sv Line: 227
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./full-subtractor.sv 
# -- Compiling module full_subtractor
# -- Compiling module full_subtractor_testbench
# 
# Top level modules:
# 	full_subtractor_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_subtractor.sv 
# -- Compiling module Big64full_subtractor
# -- Compiling module Big64full_subtractor_testbench
# 
# Top level modules:
# 	Big64full_subtractor_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:31:39 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:39 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:31:39 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:39 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:31:39 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:39 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:31:39 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:39 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:31:39 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:40 on Nov 01,2017, Elapsed time: 0:05:06
# Errors: 10, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:31:40 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing random adds and subtracts
# 30000000.00 ns testing random logic operations
# 60000000.00 ns testing adds and overflow, carry-out
# ** Error: Assertion error.
#    Time: 60200 us  Scope: alustim File: ./alustim.sv Line: 204
# ** Error: Assertion error.
#    Time: 60300 us  Scope: alustim File: ./alustim.sv Line: 208
# 60500000.00 ns testing subtracts and overflow, carry-out
# ** Error: Assertion error.
#    Time: 60600 us  Scope: alustim File: ./alustim.sv Line: 223
# ** Error: Assertion error.
#    Time: 60700 us  Scope: alustim File: ./alustim.sv Line: 227
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:26 on Nov 01,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./full-subtractor.sv 
# -- Compiling module full_subtractor
# -- Compiling module full_subtractor_testbench
# 
# Top level modules:
# 	full_subtractor_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_subtractor.sv 
# -- Compiling module Big64full_subtractor
# -- Compiling module Big64full_subtractor_testbench
# 
# Top level modules:
# 	Big64full_subtractor_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:27 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:34:27 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:28 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:34:28 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:28 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:34:28 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:28 on Nov 01,2017, Elapsed time: 0:02:48
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:34:28 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# ** Fatal: (vsim-3376) Invalid index expression: 'out'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/CheckIfXero/each[8] File: ./zeroFlagCheck.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_all.do PAUSED at line 24
do test_all.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:35 on Nov 01,2017
# vlog -reportprogress 300 ./zeroFlagCheck.sv 
# -- Compiling module zeroFlagCheck
# -- Compiling module zeroFlagCheck_testbench
# 
# Top level modules:
# 	zeroFlagCheck_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_adder.sv 
# -- Compiling module Big64full_adder
# -- Compiling module Big64full_adder_testbench
# 
# Top level modules:
# 	Big64full_adder_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./full-subtractor.sv 
# -- Compiling module full_subtractor
# -- Compiling module full_subtractor_testbench
# 
# Top level modules:
# 	full_subtractor_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./Big64full_subtractor.sv 
# -- Compiling module Big64full_subtractor
# -- Compiling module Big64full_subtractor_testbench
# 
# Top level modules:
# 	Big64full_subtractor_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./bw_xor.sv 
# -- Compiling module bw_xor
# -- Compiling module bw_xor_testbench
# 
# Top level modules:
# 	bw_xor_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 11:36:36 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:36 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:36:37 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:37 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:36:37 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:34:28 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.Big64full_adder
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.bw_and
# Loading work.bw_or
# Loading work.bw_xor
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.zeroFlagCheck
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing random adds and subtracts
# 30000000.00 ns testing random logic operations
# 60000000.00 ns testing adds and overflow, carry-out
# 60500000.00 ns testing subtracts and overflow, carry-out
# End time: 11:37:48 on Nov 01,2017, Elapsed time: 0:03:20
# Errors: 1, Warnings: 0
