`timescale 1ns / 1ps

module register_file(
    input  logic        clk,
    input  logic        we3,       
    input  logic [4:0]  a1,        
    input  logic [4:0]  a2,        
    input  logic [4:0]  a3,        
    input  logic [31:0] wd3,       
    output logic [31:0] rd1,       
    output logic [31:0] rd2        
);

    logic [31:0] rf [31:0];

    always_ff @(posedge clk) begin
        if (we3) begin
            // Register 0 is always 0
            if (a3 != 5'd0) begin 
                rf[a3] <= wd3;
            end
        end
    end

    assign rd1 = (a1 == 5'd0) ? 32'b0 : rf[a1];
    assign rd2 = (a2 == 5'd0) ? 32'b0 : rf[a2];

endmodule