/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 7fd6f6c6219eb319fa8a3c63bedcba24dc2c75c2 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050306 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_psss_0.94v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_94 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 0.94;

   voltage_map(vccd_1p0, 0.94);
   voltage_map(vccdgt_1p0, 0.94);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 0.94 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   702.108;
         min_pulse_width_low  :   702.108;
         min_period           :  1404.217;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "396, 387, 362, 347, 325, 305", \
                     "415, 407, 382, 366, 344, 325", \
                     "441, 432, 407, 392, 369, 350", \
                     "463, 455, 430, 414, 392, 373", \
                     "484, 475, 450, 435, 412, 393", \
                     "530, 521, 496, 481, 458, 439");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "364, 355, 330, 315, 293, 273", \
                     "385, 376, 351, 336, 313, 294", \
                     "412, 403, 378, 363, 341, 321", \
                     "437, 428, 403, 388, 365, 346", \
                     "458, 450, 425, 409, 387, 368", \
                     "507, 498, 473, 458, 435, 416");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "497, 506, 530, 546, 568, 588", \
                     "484, 493, 518, 533, 555, 575", \
                     "467, 476, 501, 516, 539, 558", \
                     "454, 462, 487, 503, 525, 544", \
                     "442, 451, 476, 491, 514, 533", \
                     "424, 433, 458, 473, 496, 515");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "495, 504, 529, 544, 566, 586", \
                     "481, 490, 515, 530, 553, 572", \
                     "464, 473, 498, 513, 536, 555", \
                     "449, 457, 482, 498, 520, 539", \
                     "435, 444, 469, 484, 507, 526", \
                     "407, 416, 440, 456, 478, 498");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 96,  87,  62,  47,  24,   5", \
                     "115, 106,  81,  66,  44,  24", \
                     "141, 132, 107,  92,  69,  50", \
                     "164, 155, 130, 115,  93,  73", \
                     "185, 176, 151, 136, 114,  94", \
                     "234, 225, 200, 185, 162, 143");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "121, 112,  87,  72,  49,  30", \
                     "141, 132, 107,  92,  69,  50", \
                     "168, 159, 134, 119,  96,  77", \
                     "192, 183, 158, 142, 120, 101", \
                     "213, 204, 179, 164, 141, 122", \
                     "260, 251, 226, 211, 188, 169");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 62,  71,  96, 111, 134, 153", \
                     " 49,  58,  83,  98, 120, 140", \
                     " 32,  41,  66,  81, 104, 123", \
                     " 18,  27,  52,  67,  90, 109", \
                     "  7,  16,  41,  56,  78,  98", \
                     "-12,  -3,  22,  37,  60,  79");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 60,  69,  94, 109, 132, 151", \
                     " 46,  55,  80,  95, 118, 137", \
                     " 28,  37,  62,  77, 100, 119", \
                     " 12,  21,  46,  61,  84, 103", \
                     " -2,   7,  32,  47,  70,  89", \
                     "-29, -20,   5,  20,  43,  62");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "930, 939, 955, 965, 991, 1034", \
                     "937, 946, 962, 972, 998, 1041", \
                     "957, 966, 982, 992, 1018, 1061", \
                     "969, 978, 994, 1004, 1030, 1073", \
                     "987, 995, 1012, 1022, 1047, 1091", \
                     "1002, 1011, 1027, 1037, 1063, 1106");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200", \
                     "  7,  16,  34,  48,  88, 200");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "462, 471, 487, 496, 515, 527", \
                     "469, 478, 494, 503, 522, 534", \
                     "489, 498, 514, 523, 542, 553", \
                     "501, 510, 526, 535, 554, 565", \
                     "519, 528, 543, 553, 572, 583", \
                     "534, 543, 559, 568, 587, 598");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138", \
                     "  8,  15,  29,  39,  67, 138");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4625, 4645, 4685, 4710, 4775, 4897", \
                     "4644, 4665, 4704, 4729, 4794, 4917", \
                     "4669, 4689, 4729, 4754, 4819, 4942", \
                     "4690, 4711, 4751, 4776, 4841, 4964", \
                     "4709, 4729, 4769, 4794, 4859, 4982", \
                     "4743, 4763, 4803, 4829, 4894, 5017");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 20,  39,  79, 107, 190, 406", \
                     " 20,  39,  79, 107, 190, 406", \
                     " 20,  39,  79, 107, 190, 406", \
                     " 20,  39,  79, 107, 190, 406", \
                     " 20,  39,  79, 107, 190, 406", \
                     " 20,  39,  79, 107, 190, 406");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4228, 4247, 4283, 4304, 4357, 4434", \
                     "4249, 4268, 4304, 4325, 4378, 4456", \
                     "4276, 4295, 4331, 4353, 4406, 4484", \
                     "4300, 4319, 4355, 4377, 4430, 4510", \
                     "4320, 4340, 4376, 4398, 4452, 4532", \
                     "4363, 4383, 4420, 4443, 4497, 4580");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " -4,  18,  59,  84, 150, 264", \
                     " -4,  18,  59,  84, 150, 264", \
                     " -4,  18,  59,  84, 150, 264", \
                     " -4,  18,  59,  84, 150, 264", \
                     " -4,  18,  59,  84, 150, 264", \
                     " -4,  18,  59,  84, 150, 264");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


