
# ðŸ” 1-Bit Data Comparator â€“ Verilog HDL Project

This project implements a **1-bit data comparator** using Verilog HDL in **behavioral modeling style**. The comparator takes two 1-bit binary inputs and produces three outputs indicating whether:

- Input A is greater than Input B
- Input A is equal to Input B
- Input B is greater than Input A

The design is tested with a Verilog testbench and verified using GTKWave simulation.

---

## ðŸ“ Folder Structure

```

12\_1bit\_Comparator/
â”œâ”€â”€ Data\_Comparator\_1\_Bit\_behav.v     # Behavioral Verilog module
â”œâ”€â”€ testbench.v                       # Testbench for simulation
â”œâ”€â”€ 1\_Bit\_Data\_Comparator.vcd         # VCD waveform file (generated)
â”œâ”€â”€ images/
â”‚   â””â”€â”€ waveform.png                  # GTKWave waveform screenshot
â””â”€â”€ README.md                         # Project documentation

```

---

## ðŸ”§ Module Details

### ðŸ“Œ Module Name: `Data_Comparator_1_Bit_behav`

| Port       | Direction | Width | Description                 |
|------------|-----------|-------|-----------------------------|
| `i0`       | Input     | 1-bit | Input A (LSB)               |
| `i1`       | Input     | 1-bit | Input B (LSB)               |
| `a_g_b`    | Output    | 1-bit | High when A > B             |
| `a_e_b`    | Output    | 1-bit | High when A == B            |
| `b_g_a`    | Output    | 1-bit | High when B > A             |

---

## ðŸ“œ Logic Description

| i0 (A) | i1 (B) | a_g_b | a_e_b | b_g_a |
|--------|--------|--------|--------|--------|
|   0    |   0    |   0    |   1    |   0    |
|   0    |   1    |   0    |   0    |   1    |
|   1    |   0    |   1    |   0    |   0    |
|   1    |   1    |   0    |   1    |   0    |

---

## ðŸ§ª Simulation & Output

The testbench applies all 2-bit combinations of inputs (`i0`, `i1`) and logs the outputs.

### âœ… Sample Output:
```

## i1 i0 | a> b | a==b | b> a

0  0 |   0   |   1   |   0
0  1 |   0   |   0   |   1
1  0 |   1   |   0   |   0
1  1 |   0   |   1   |   0

````


## ðŸš€ How to Run

1. Compile the design and testbench:
   
   iverilog -o comparator Data_Comparator_1_Bit_behav.v testbench.v


2. Run the simulation:

   ```bash
   vvp comparator
   ```

3. Open the waveform in GTKWave:

   ```bash
   gtkwave 1_Bit_Data_Comparator.vcd
   ```

---

## ðŸ§  Learning Outcome

* Understanding of conditional logic in Verilog
* Writing behavioral models using `always @(*)`
* Creating basic testbenches for combinational circuits
* Visualizing signal transitions with GTKWave

> Designed as part of my HDL learning journey â€“ check out more projects in this repo: [hdl-learning](https://github.com/hodarmeet/hdl-learning)


