
*** Running vivado
    with args -log Nibbler.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nibbler.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Nibbler.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1275.504 ; gain = 10.305
Command: synth_design -top Nibbler -part xc7z020clg484-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21616
WARNING: [Synth 8-9971] redeclaration of ansi port 'address' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:37]
WARNING: [Synth 8-9971] redeclaration of ansi port 'addressCon' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:38]
WARNING: [Synth 8-9971] redeclaration of ansi port 'programByte' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:39]
WARNING: [Synth 8-9971] redeclaration of ansi port 'instr' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:40]
WARNING: [Synth 8-9971] redeclaration of ansi port 'operand' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:40]
WARNING: [Synth 8-9971] redeclaration of ansi port 'aPort' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:40]
WARNING: [Synth 8-9971] redeclaration of ansi port 'aluResult' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:40]
WARNING: [Synth 8-9971] redeclaration of ansi port 'dataBus' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:40]
WARNING: [Synth 8-9971] redeclaration of ansi port 'phase' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:43]
WARNING: [Synth 8-9971] redeclaration of ansi port 'flags' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:44]
WARNING: [Synth 8-9971] redeclaration of ansi port 'notLoadA' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:45]
WARNING: [Synth 8-9971] redeclaration of ansi port 'dataOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:183]
WARNING: [Synth 8-8983] 'dataOut' was previously declared with a range [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:183]
WARNING: [Synth 8-9971] redeclaration of ansi port 'dataOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:211]
WARNING: [Synth 8-9971] redeclaration of ansi port 'carryOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:212]
WARNING: [Synth 8-9971] redeclaration of ansi port 'zeroOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:213]
WARNING: [Synth 8-9971] redeclaration of ansi port 'Q' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:258]
WARNING: [Synth 8-9971] redeclaration of ansi port 'instr' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:279]
WARNING: [Synth 8-9971] redeclaration of ansi port 'operand' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:280]
WARNING: [Synth 8-9971] redeclaration of ansi port 'flagsOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:304]
WARNING: [Synth 8-8983] 'flagsOut' was previously declared with a range [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:304]
WARNING: [Synth 8-9971] redeclaration of ansi port 'phaseOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:361]
WARNING: [Synth 8-9971] redeclaration of ansi port 'addressOut' is not allowed [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:381]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1275.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Nibbler' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:372]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:372]
INFO: [Synth 8-6157] synthesizing module 'Rom' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:401]
INFO: [Synth 8-3876] $readmem data file 'programRom.txt' is read successfully [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:410]
INFO: [Synth 8-6155] done synthesizing module 'Rom' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:401]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:270]
INFO: [Synth 8-6157] synthesizing module 'Flags' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:296]
INFO: [Synth 8-6155] done synthesizing module 'Flags' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:296]
WARNING: [Synth 8-689] width (2) of port connection 'flagsOut' does not match port width (1) of module 'Flags' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:94]
INFO: [Synth 8-6157] synthesizing module 'Phase' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:355]
INFO: [Synth 8-6155] done synthesizing module 'Phase' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:355]
INFO: [Synth 8-6157] synthesizing module 'Microrom' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:316]
INFO: [Synth 8-6155] done synthesizing module 'Microrom' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:316]
INFO: [Synth 8-6157] synthesizing module 'A' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'A' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:175]
WARNING: [Synth 8-689] width (4) of port connection 'dataOut' does not match port width (1) of module 'A' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:128]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:200]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:200]
INFO: [Synth 8-6157] synthesizing module 'QuadTristate' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'QuadTristate' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:416]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:426]
WARNING: [Synth 8-567] referenced signal 'io' should be on the sensitivity list [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:440]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:446]
INFO: [Synth 8-6155] done synthesizing module 'Ram' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:426]
INFO: [Synth 8-6155] done synthesizing module 'Nibbler' (0#1) [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
WARNING: [Synth 8-3917] design Nibbler has port flags[1] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[3] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[2] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[1] driven by constant 0
WARNING: [Synth 8-7129] Port dataIn[3] in module A is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[2] in module A is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataIn[1] in module A is either unconnected or has no load
WARNING: [Synth 8-7129] Port c in module Flags is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1493.527 ; gain = 218.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1493.527 ; gain = 218.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1493.527 ; gain = 218.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1493.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/constrs_1/new/NibblerSDC.xdc]
Finished Parsing XDC File [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/constrs_1/new/NibblerSDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/constrs_1/new/NibblerSDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nibbler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nibbler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1574.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1574.574 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dataOut_reg' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:219]
WARNING: [Synth 8-327] inferring latch for variable 'carryOut_reg' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:224]
WARNING: [Synth 8-327] inferring latch for variable 'outputData_reg' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:438]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[0]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[2]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[3]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[4]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[5]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[6]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[7]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[8]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[9]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[10]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[11]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[12]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[13]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[14]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[15]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[16]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[17]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[18]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[19]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[20]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[21]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[22]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[23]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[24]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[25]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[26]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[27]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[28]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[29]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[30]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[31]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[32]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[33]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[34]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[35]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[36]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[37]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[38]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[39]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[40]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[41]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[42]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[43]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[44]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[45]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[46]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[47]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[48]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[49]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[50]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[51]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[52]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[53]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[54]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[55]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[56]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[57]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[58]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[59]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[60]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[61]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[62]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[63]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[64]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[65]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[66]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[67]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[68]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[69]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[70]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[71]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[72]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[73]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[74]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[75]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[76]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[77]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[78]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[79]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[80]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[81]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[82]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[83]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[84]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[85]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[86]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[87]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[88]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[89]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[90]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[91]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[92]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[93]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[94]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[95]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[96]' [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:442]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Nibbler has port flags[1] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[3] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[2] driven by constant 0
WARNING: [Synth 8-3917] design Nibbler has port aPort[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:03:26 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:03:35 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:04:28 . Memory (MB): peak = 1574.574 ; gain = 299.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_82 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_66 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_84 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_83 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_85 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_79 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_81 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_77 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_93 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_75 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_76 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_73 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_94 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_92 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_72 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_70 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_65 -from I1 -to O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:04:52 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:05:04 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:05:04 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
Found timing loop:
     0: \dataBus_OBUFT[3]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \dataBus_OBUFT[3]_inst_i_1 /I0 (LUT2)
     2: \dataBus_OBUFT[3]_inst_i_3 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     3: \dataBus_OBUFT[3]_inst_i_3 /I4 (LUT6)
     4: \aluResult_OBUF[3]_inst_i_1 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     5: \aluResult_OBUF[3]_inst_i_1 /I5 (LUT6)
     6: \aluResult_OBUF[3]_inst_i_7 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     7: \aluResult_OBUF[3]_inst_i_7 /I1 (LUT2)
     8: \ffOut_OBUFT[3]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     9: \ffOut_OBUFT[3]_inst_i_1 /I0 (LUT2)
    10: \dataBus_OBUFT[3]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Inferred a: "set_disable_timing -from I0 -to O \dataBus_OBUFT[3]_inst_i_1 "
Found timing loop:
     0: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[0]_inst_i_1 /I0 (LUT2)
     2: \dataBus_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     3: \dataBus_OBUFT[0]_inst_i_1 /I0 (LUT2)
     4: \dataBus_OBUFT[0]_inst_i_3 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     5: \dataBus_OBUFT[0]_inst_i_3 /I4 (LUT6)
     6: \aluResult_OBUF[0]_inst_i_1 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     7: \aluResult_OBUF[0]_inst_i_1 /I5 (LUT6)
     8: \aluResult_OBUF[0]_inst_i_7 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     9: \aluResult_OBUF[0]_inst_i_7 /I5 (LUT6)
    10: \aluResult_OBUF[0]_inst_i_9 /O (LUT3)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
    11: \aluResult_OBUF[0]_inst_i_9 /I2 (LUT3)
    12: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Inferred a: "set_disable_timing -from I0 -to O \ffOut_OBUFT[0]_inst_i_1 "
Found timing loop:
     0: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \aluResult_OBUF[2]_inst_i_9 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     1: \aluResult_OBUF[2]_inst_i_9 /I1 (LUT2)
     2: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     3: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Inferred a: "set_disable_timing -from I1 -to O \aluResult_OBUF[2]_inst_i_9 "
Found timing loop:
     0: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[0]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[1]_inst_i_1 /I0 (LUT2)
     2: \dataBus_OBUFT[1]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     3: \dataBus_OBUFT[1]_inst_i_1 /I0 (LUT2)
     4: \dataBus_OBUFT[1]_inst_i_3 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     5: \dataBus_OBUFT[1]_inst_i_3 /I4 (LUT6)
     6: \aluResult_OBUF[1]_inst_i_1 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     7: \aluResult_OBUF[1]_inst_i_1 /I5 (LUT6)
     8: \aluResult_OBUF[1]_inst_i_6 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     9: \aluResult_OBUF[1]_inst_i_6 /I1 (LUT6)
    10: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Inferred a: "set_disable_timing -from I0 -to O \ffOut_OBUFT[1]_inst_i_1 "
Found timing loop:
     0: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[1]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[2]_inst_i_1 /I0 (LUT2)
     2: \dataBus_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     3: \dataBus_OBUFT[2]_inst_i_1 /I0 (LUT2)
     4: \dataBus_OBUFT[2]_inst_i_3 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     5: \dataBus_OBUFT[2]_inst_i_3 /I4 (LUT6)
     6: \aluResult_OBUF[2]_inst_i_1 /O (LUT6)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     7: \aluResult_OBUF[2]_inst_i_1 /I5 (LUT6)
     8: \aluResult_OBUF[2]_inst_i_7 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:54]
     9: \aluResult_OBUF[2]_inst_i_7 /I1 (LUT2)
    10: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Inferred a: "set_disable_timing -from I0 -to O \ffOut_OBUFT[2]_inst_i_1 "
Found timing loop:
     0: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
Found timing loop:
     0: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
      [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
     1: \ffOut_OBUFT[2]_inst_i_1 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Vivado/NibblerCPU_3/NibblerCPU_3.srcs/sources_1/new/Nibbler.sv:27]
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:05:07 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:05:09 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:05:10 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:05:11 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     7|
|4     |LUT2   |    49|
|5     |LUT3   |    80|
|6     |LUT4   |   325|
|7     |LUT5   |  3276|
|8     |LUT6   |  5443|
|9     |MUXF7  |  2184|
|10    |MUXF8  |  1092|
|11    |FDCE   |     1|
|12    |FDRE   |    74|
|13    |LD     | 16388|
|14    |IBUF   |     6|
|15    |OBUF   |    52|
|16    |OBUFT  |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:05:11 . Memory (MB): peak = 1576.871 ; gain = 301.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 4120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:05:09 . Memory (MB): peak = 1576.871 ; gain = 220.320
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:05:16 . Memory (MB): peak = 1576.871 ; gain = 301.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1588.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Nibbler' is not ideal for floorplanning, since the cellview 'Ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1590.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16388 instances were transformed.
  LD => LDCE: 16388 instances

Synth Design complete, checksum: bf9561a4
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 157 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:05:44 . Memory (MB): peak = 1590.457 ; gain = 314.953
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/NibblerCPU_3/NibblerCPU_3.runs/synth_1/Nibbler.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nibbler_utilization_synth.rpt -pb Nibbler_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 20:45:21 2024...
