Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_model_test_top glbl -Oenable_linking_all_libraries -prj model_test.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s model_test -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_model_test_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_sparse_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_sparse_compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w1200_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w1200_d3_A
INFO: [VRFC 10-311] analyzing module model_test_fifo_w1200_d3_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w4_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w4_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w4_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_fifo_w12_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_fifo_w12_d2_S
INFO: [VRFC 10-311] analyzing module model_test_fifo_w12_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test_start_for_sparse_input_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_test_start_for_sparse_input_U0
INFO: [VRFC 10-311] analyzing module model_test_start_for_sparse_input_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.model_test_entry_proc
Compiling module xil_defaultlib.model_test_sparse_input
Compiling module xil_defaultlib.model_test_sparse_compute
Compiling module xil_defaultlib.model_test_fifo_w1200_d3_A_ram
Compiling module xil_defaultlib.model_test_fifo_w1200_d3_A
Compiling module xil_defaultlib.model_test_fifo_w4_d2_S_ShiftReg
Compiling module xil_defaultlib.model_test_fifo_w4_d2_S
Compiling module xil_defaultlib.model_test_fifo_w12_d2_S_ShiftRe...
Compiling module xil_defaultlib.model_test_fifo_w12_d2_S
Compiling module xil_defaultlib.model_test_start_for_sparse_inpu...
Compiling module xil_defaultlib.model_test_start_for_sparse_inpu...
Compiling module xil_defaultlib.model_test
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_model_test_top
Compiling module work.glbl
Built simulation snapshot model_test

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/model_test/xsim_script.tcl
# xsim {model_test} -view {{model_test_dataflow_ana.wcfg}} -tclbatch {model_test.tcl} -protoinst {model_test.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file model_test.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test//AESL_inst_model_test_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_compute_U0/sparse_compute_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_model_test_top/AESL_inst_model_test/sparse_input_U0/sparse_input_U0_activity
Time resolution is 1 ps
open_wave_config model_test_dataflow_ana.wcfg
source model_test.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_9 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_8 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_7 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_6 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_5 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_4 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_3 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_2 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_1 -into $return_group -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/layer2_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/AESL_inst_model_test/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_start -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_done -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_ready -into $blocksiggroup
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_model_test_top/AESL_inst_model_test/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_model_test_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_layer2_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_model_test_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_model_test_top/layer2_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/layer2_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_model_test_top/layer2_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_model_test_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_model_test_top/x_in -into $tb_return_group -radix hex
## save_wave_config model_test.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "113000"
// RTL Simulation : 1 / 3 [100.00%] @ "263000"
// RTL Simulation : 2 / 3 [166.67%] @ "358000"
// RTL Simulation : 3 / 3 [100.00%] @ "453000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 482500 ps : File "/home/coder/sparse/model_sparse/model_test_prj/solution1/sim/verilog/model_test.autotb.v" Line 840
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jan 31 22:04:22 2025...
