#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 21 01:36:10 2024
# Process ID: 19936
# Current directory: U:/Senior Design/RAPID-X Core/vivado-project/rapid-x
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22084 U:\Senior Design\RAPID-X Core\vivado-project\rapid-x\rapid-x.xpr
# Log file: U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/vivado.log
# Journal file: U:/Senior Design/RAPID-X Core/vivado-project/rapid-x\vivado.jou
# Running On        :DESKTOP-339EFSV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 5700X3D 8-Core Processor           
# CPU Frequency     :3000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :51481 MB
# Swap memory       :3221 MB
# Total Virtual     :54702 MB
# Available Virtual :38472 MB
#-----------------------------------------------------------
start_gui
open_project {U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/Git_Files/NG-ICDesign/Youssef/NOVA_Core/SystemVerilog/vivado-project/rapid-x' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1544.098 ; gain = 438.324
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rapid_x_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_x_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rapid_pkg' is previously defined; ignoring this definition [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:3]
INFO: [VRFC 10-311] analyzing module dcache_dm1cycle
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_dm1cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/fake_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/memory_controller_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_2351329124
Compiling module xil_defaultlib.fake_memory_default
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=32,...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.decoder_state
Compiling module xil_defaultlib.decoder_logic
Compiling module xil_defaultlib.execute_state
Compiling module xil_defaultlib.execute_logic
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.rapid_x_cpu
Compiling module xil_defaultlib.rapid_x_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_x_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rapid_x_testbench_behav -key {Behavioral:sim_1:Functional:rapid_x_testbench} -tclbatch {rapid_x_testbench.tcl} -view {{U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid_x_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid_x_testbench_behav.wcfg}
source rapid_x_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File E:\Git_Files\NG-ICDesign\Youssef\NOVA_Core\SystemVerilog\rapid-x testbenches\fake_memory_init.txt referenced on U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv at line 102 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File E:\Git_Files\NG-ICDesign\Youssef\NOVA_Core\SystemVerilog\rapid-x testbenches\fake_memory_init.txt referenced on U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv at line 102 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
[FAKEMEM] ReadReq  block [00000050]
[FAKEMEM] ReadReq  block [00000060]
[FAKEMEM] ReadReq  block [00000070]
[FAKEMEM] ReadReq  block [00000080]
[FAKEMEM] ReadReq  block [00000090]
[FAKEMEM] ReadReq  block [000000a0]
[FAKEMEM] ReadReq  block [000000b0]
[FAKEMEM] ReadReq  block [000000c0]
[FAKEMEM] ReadReq  block [000000d0]
[FAKEMEM] ReadReq  block [000000e0]
[FAKEMEM] ReadReq  block [000000f0]
[FAKEMEM] ReadReq  block [00000100]
[FAKEMEM] ReadReq  block [00000110]
[FAKEMEM] ReadReq  block [00000120]
[FAKEMEM] ReadReq  block [00000130]
[FAKEMEM] ReadReq  block [00000140]
[FAKEMEM] ReadReq  block [00000150]
[FAKEMEM] ReadReq  block [00000160]
[FAKEMEM] ReadReq  block [00000170]
[FAKEMEM] ReadReq  block [00000180]
[FAKEMEM] ReadReq  block [00000190]
[FAKEMEM] ReadReq  block [000001a0]
[FAKEMEM] ReadReq  block [000001b0]
[FAKEMEM] ReadReq  block [000001c0]
[FAKEMEM] ReadReq  block [000001d0]
[FAKEMEM] ReadReq  block [000001e0]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rapid_x_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1614.559 ; gain = 65.184
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rapid_x_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_x_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File E:\Git_Files\NG-ICDesign\Youssef\NOVA_Core\SystemVerilog\rapid-x testbenches\fake_memory_init.txt referenced on U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv at line 102 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File E:\Git_Files\NG-ICDesign\Youssef\NOVA_Core\SystemVerilog\rapid-x testbenches\fake_memory_init.txt referenced on U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv at line 102 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] ReadReq  block [00000040]
[FAKEMEM] ReadReq  block [00000050]
[FAKEMEM] ReadReq  block [00000060]
[FAKEMEM] ReadReq  block [00000070]
[FAKEMEM] ReadReq  block [00000080]
[FAKEMEM] ReadReq  block [00000090]
[FAKEMEM] ReadReq  block [000000a0]
[FAKEMEM] ReadReq  block [000000b0]
[FAKEMEM] ReadReq  block [000000c0]
[FAKEMEM] ReadReq  block [000000d0]
[FAKEMEM] ReadReq  block [000000e0]
[FAKEMEM] ReadReq  block [000000f0]
[FAKEMEM] ReadReq  block [00000100]
[FAKEMEM] ReadReq  block [00000110]
[FAKEMEM] ReadReq  block [00000120]
[FAKEMEM] ReadReq  block [00000130]
[FAKEMEM] ReadReq  block [00000140]
[FAKEMEM] ReadReq  block [00000150]
[FAKEMEM] ReadReq  block [00000160]
[FAKEMEM] ReadReq  block [00000170]
[FAKEMEM] ReadReq  block [00000180]
[FAKEMEM] ReadReq  block [00000190]
[FAKEMEM] ReadReq  block [000001a0]
[FAKEMEM] ReadReq  block [000001b0]
[FAKEMEM] ReadReq  block [000001c0]
[FAKEMEM] ReadReq  block [000001d0]
[FAKEMEM] ReadReq  block [000001e0]
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_x_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rapid_pkg' is previously defined; ignoring this definition [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:3]
INFO: [VRFC 10-311] analyzing module dcache_dm1cycle
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_dm1cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/fake_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/memory_controller_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_2351329124
Compiling module xil_defaultlib.fake_memory_default
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=32,...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.decoder_state
Compiling module xil_defaultlib.decoder_logic
Compiling module xil_defaultlib.execute_state
Compiling module xil_defaultlib.execute_logic
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.rapid_x_cpu
Compiling module xil_defaultlib.rapid_x_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_x_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [fffffffc]
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2691.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_x_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rapid_pkg' is previously defined; ignoring this definition [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:3]
INFO: [VRFC 10-311] analyzing module dcache_dm1cycle
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_dm1cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/fake_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/memory_controller_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_2351329124
Compiling module xil_defaultlib.fake_memory_default
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=32,...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.decoder_state
Compiling module xil_defaultlib.decoder_logic
Compiling module xil_defaultlib.execute_state
Compiling module xil_defaultlib.execute_logic
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.rapid_x_cpu
Compiling module xil_defaultlib.rapid_x_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_x_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [fffffffc]
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2691.188 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:\Senior Design\RAPID-X Core\register_file.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:\Senior Design\RAPID-X Core\rapid_pkg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:\Senior Design\RAPID-X Core\rapid_pkg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:\Senior Design\RAPID-X Core\rapid_pkg.sv:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj rapid_x_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rapid_pkg' is previously defined; ignoring this definition [U:/Senior Design/RAPID-X Core/rapid_pkg.sv:3]
INFO: [VRFC 10-311] analyzing module dcache_dm1cycle
INFO: [VRFC 10-311] analyzing module cache_data
INFO: [VRFC 10-311] analyzing module cache_tag
INFO: [VRFC 10-311] analyzing module cpu_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/cpu_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_dm1cycle.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/dcache_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/decoder_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/execute_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/fake_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/memory_controller_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid_x_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rapid_x_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'rapid_x_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid-x.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.memory_controller_interface
Compiling package xil_defaultlib.rapid_pkg
Compiling package xil_defaultlib.$unit_rapid_pkg_sv_2351329124
Compiling module xil_defaultlib.fake_memory_default
Compiling module xil_defaultlib.dcache_interface(DATA_LENGTH=32,...
Compiling module xil_defaultlib.cache_data
Compiling module xil_defaultlib.cache_tag
Compiling module xil_defaultlib.dcache_dm1cycle(iface=dcache_int...
Compiling module xil_defaultlib.cpu_ifetch_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.decoder_state
Compiling module xil_defaultlib.decoder_logic
Compiling module xil_defaultlib.execute_state
Compiling module xil_defaultlib.execute_logic
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.cpu_memory_unit
Compiling module xil_defaultlib.rapid_x_cpu
Compiling module xil_defaultlib.rapid_x_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rapid_x_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 0ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 5ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:136
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:148
WARNING: 7ns : none of the conditions were true for unique case from File:U:/Senior Design/RAPID-X Core/cpu_memory_unit.sv:163
[FAKEMEM] ReadReq  block [00000000]
[FAKEMEM] ReadReq  block [000003fc]
[FAKEMEM] ReadReq  block [00000010]
[FAKEMEM] ReadReq  block [00000020]
[FAKEMEM] ReadReq  block [00000030]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
[FAKEMEM] WriteReq block [xxxx0030] <= [xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx]
[FAKEMEM] ReadReq  block [xxxxxxxx]
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3764.555 ; gain = 0.000
save_wave_config {U:/Senior Design/RAPID-X Core/vivado-project/rapid-x/rapid_x_testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 10:02:15 2024...
