{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744500330399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744500330403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 19:25:30 2025 " "Processing started: Sat Apr 12 19:25:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744500330403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500330403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500330403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744500331120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744500331120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file high_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_pass_filter-rtl " "Found design unit 1: high_pass_filter-rtl" {  } { { "high_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/high_pass_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338621 ""} { "Info" "ISGN_ENTITY_NAME" "1 high_pass_filter " "Found entity 1: high_pass_filter" {  } { { "high_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/high_pass_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_pass_filter-rtl " "Found design unit 1: low_pass_filter-rtl" {  } { { "low_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338622 ""} { "Info" "ISGN_ENTITY_NAME" "1 low_pass_filter " "Found entity 1: low_pass_filter" {  } { { "low_pass_filter.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338625 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filters_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filters_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_tb-sim " "Found design unit 1: filter_tb-sim" {  } { { "filters_tb.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/filters_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338626 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_tb " "Found entity 1: filter_tb" {  } { { "filters_tb.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/filters_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Lab8-rtl " "Found design unit 1: DE1_SoC_Lab8-rtl" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338628 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Lab8 " "Found entity 1: DE1_SoC_Lab8" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744500338628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338628 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "keys_d3 std_logic DE1_SoC_Lab8.vhd(65) " "VHDL error at DE1_SoC_Lab8.vhd(65): type of identifier \"keys_d3\" does not agree with its usage as \"std_logic\" type" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "D:/Documents/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 65 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1744500338630 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744500338750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 12 19:25:38 2025 " "Processing ended: Sat Apr 12 19:25:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744500338750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744500338750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744500338750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500338750 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744500339340 ""}
