{
  "id": "03324",
  "version": "version_1",
  "verilog_file": "module.v",
  "sva_file": "sva.sv",
  "created_at": "2025-11-13T20:27:52.616407",
  "source": "openai_batch",
  "model_used": "gpt-5-2025-08-07",
  "batch_id": "batch_req_691680713d888190ae9fd647c8b6983b",
  "custom_id": "AXI4LiteToRFBridgeVerilog #_e94bbf76",
  "module_name": "AXI4LiteToRFBridgeVerilog #",
  "original_dataset": "scale-lab/MetRex",
  "prompt_hash": "7901e2",
  "validation": {
    "syntax_check": true,
    "compiles_with_sv_linter": false,
    "num_assertions": 21
  },
  "judging": {
    "status": "unjudged",
    "llm_scores": [],
    "aggregate_score": null,
    "accepted": null
  }
}