# RTL-Forge v2.1 â€” Logic-First Edition

Verilog/SystemVerilog RTL Design & Verification Plugin

## í•µì‹¬ ì² í•™

**Logic-First: ì‚¬ê³  ë¨¼ì €, ì½”ë“œ ë‹¤ìŒ, ê²€ì¦ ì¦‰ì‹œ**

- **Dual Iron Law**:
  1. **ì‚¬ê³  ì—†ì´ ì½”ë“œ ìˆ˜ì • ê¸ˆì§€** â€” Logic reasoning ì—†ì´ RTL ìˆ˜ì • ë¶ˆê°€ (MINOR-LOGIC ì´ìƒ)
  2. **ì¦ê±° ì—†ì´ ì™„ë£Œ ì£¼ì¥ ê¸ˆì§€** â€” ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ê°€ ì¦ê±°ë‹¤
- **5ë‹¨ê³„ ë¶„ë¥˜**: TRIVIAL / MINOR-MECHANICAL / MINOR-LOGIC / MAJOR / ARCHITECTURAL
- **ë¡œì§ ì¶”ë¡  ì²´ê³„**: Tier 0~3, ë³€ê²½ ê·œëª¨ë³„ ì‚¬ê³  ê¹Šì´ ìë™ ë¼ìš°íŒ…
- **ìŠ¤ë§ˆíŠ¸ ëª¨ë¸ ë¼ìš°íŒ…**: opus/sonnet/haiku ì ì¬ì ì†Œ ë°°ì¹˜
- **Enhanced Swarm**: 3~5 ì—ì´ì „íŠ¸ ë³‘ë ¬ ë¶„ì„ (ì„ íƒì  í™•ì¥)

---

## ì—ì´ì „íŠ¸ êµ¬ì„± (15ê°œ)

### Smart Model Routing

| Agent | Model | ì—­í•  |
|-------|-------|------|
| `rtl-architect` | **opus** | Logic-First ì‚¬ê³  ì´ê´„, ë§ˆì´í¬ë¡œì•„í‚¤í…ì²˜ ë¶„ì„, Ralplan Planner/Advisor, Swarm Integrator |
| `rtl-coder` | **sonnet** | RTL ì½”ë“œ ì‘ì„±/ìˆ˜ì • (Write/Edit ê°€ëŠ¥) |
| `rtl-critic` | **opus** | ë³€ê²½ ì œì•ˆ ê²€í† , Ralplan Critic, ì‹ ë¢°ë„ ì ìˆ˜ |
| `verification-engineer` | **sonnet** | UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë¶„ì„, ì»¤ë²„ë¦¬ì§€ ê²€í† , Formal Verification ë°©ë²•ë¡  ì¡°ì–¸ |
| `verification-runner` | **sonnet** | ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ (Questa/VCS/Xcelium) |
| `assertion-writer` | **sonnet** | SVA/PSL ì–´ì„œì…˜ ì‘ì„± ë° ë¶„ì„ |
| `lint-reviewer` | **haiku** | ì½”ë”© ìŠ¤íƒ€ì¼, í•©ì„± ê°€ëŠ¥ì„± ê²€ì‚¬ |
| `cdc-analyst` | **sonnet** | CDC ë¶„ì„, ë©”íƒ€ìŠ¤í…Œë¹Œë¦¬í‹° ê²€í† , Swarm ì°¸ì—¬ |
| `synthesis-advisor` | **sonnet** | PPA íŠ¸ë ˆì´ë“œì˜¤í”„, PI/PD ì „ë ¥ ì„¤ê³„, RTL ìµœì í™” íŒ¨í„´, Swarm ì°¸ì—¬ |
| `coverage-analyst` | **haiku** | ì½”ë“œ/ê¸°ëŠ¥/ì–´ì„œì…˜ ì»¤ë²„ë¦¬ì§€ ë¶„ì„ |
| `doc-writer` | **haiku** | ë¬¸ì„œí™” (ë³€ê²½ ë¬¸ì„œ, ìŠ¤í™) |
| `change-classifier` | **haiku** | LLM í´ë°± ë³€ê²½ ë¶„ë¥˜ |
| `rdc-analyst` | **sonnet** | RDC(Reset Domain Crossing) ë¶„ì„, ë¦¬ì…‹ íŠ¸ë¦¬ í† í´ë¡œì§€ |
| `timing-analyst` | **sonnet** | STA/SDC íƒ€ì´ë° ë¶„ì„, setup/hold ìœ„ë°˜, MCMM |
| `dft-advisor` | **haiku** | DFT ì²´í¬ë¦¬ìŠ¤íŠ¸, ìŠ¤ìº” ì²´ì¸/BIST/JTAG readiness |

**ëª¨ë¸ ë¶„í¬**: opus 2, sonnet 8, haiku 5 (~65% í† í° ì ˆê°)

---

## ë³€ê²½ ë¶„ë¥˜ ì‹œìŠ¤í…œ (5ë‹¨ê³„)

| Level | Examples | Logic Tier | Workflow | Approval |
|-------|----------|-----------|----------|----------|
| **TRIVIAL** | ì£¼ì„, ê³µë°±, lint fix, TB | Tier 0 (ì—†ìŒ) | Direct write | ì—†ìŒ |
| **MINOR-MECHANICAL** | ì‹ í˜¸ rename, íŒŒë¼ë¯¸í„° ê°’, í­ ë³€ê²½ | Tier 0 (ì—†ìŒ) | Write + Lint + Sim | ì‚¬í›„ ë¦¬ë·° |
| **MINOR-LOGIC** | always ë¸”ë¡ ë²„ê·¸ ìˆ˜ì •, ì´ˆê¸°í™” ìˆ˜ì • | Tier 1 (Quick Check) | Logic Check â†’ Write + Verify | ì‚¬í›„ ë¦¬ë·° |
| **MAJOR** | FSM ë³€ê²½, í¬íŠ¸ ì¶”ê°€, íŒŒì´í”„ë¼ì¸ | Tier 2 (Logic Ralplan) | Swarm â†’ Approve â†’ Write â†’ Verify | ì‚¬ì „ ìŠ¹ì¸ |
| **ARCHITECTURAL** | ìƒˆ ëª¨ë“ˆ, CDC ì¶”ê°€, êµ¬ì¡° ë³€ê²½ | Tier 3 (Full Ralplan) | Enhanced Swarm â†’ Ralplan â†’ Full Verify | ë‹¤ë‹¨ê³„ |

---

## ë¡œì§ ì¶”ë¡  ì²´ê³„

| Tier | ì´ë¦„ | ì—ì´ì „íŠ¸ | ëŒ€ìƒ | ì¶œë ¥ |
|------|------|---------|------|------|
| 0 | None | â€” | TRIVIAL, MINOR-MECHANICAL | â€” |
| 1 | Quick Check | rtl-architect (inline) | MINOR-LOGIC | Logic Memo (ê°„ëµ) |
| 2 | Logic Ralplan | 3-agent swarm | MAJOR | Logic Memo (ìƒì„¸) |
| 2-S | Enhanced Swarm | 5-agent swarm (ì„ íƒì ) | MAJOR (ë³µì¡) | Logic Memo (ì¢…í•©) |
| 3 | Full Ralplan | Ralplan + 5-agent swarm | ARCHITECTURAL | Logic Memo + ì„¤ê³„ ìŠ¤í™ |

### Swarm êµ¬ì„±

- **ê¸°ë³¸ 3-agent**: rtl-architect + cdc-analyst + synthesis-advisor
- **í™•ì¥ +2 (ì„ íƒì )**: +rdc-analyst (multi-power domain), +timing-analyst (timing-critical path)
- **Note**: dft-advisorëŠ” swarm ë¯¸ì°¸ì—¬ (ì²´í¬ë¦¬ìŠ¤íŠ¸ ê¸°ë°˜, ì‹¤ì‹œê°„ ì„¤ê³„ ë¶„ì„ ì•„ë‹˜)

---

## ì „ë¬¸ ì˜ì—­

### CDC (Clock Domain Crossing)
- **ë‹´ë‹¹**: cdc-analyst (sonnet)
- **ë¶„ì„**: í´ëŸ­ ë„ë©”ì¸ ê²½ê³„, ë™ê¸°í™”ê¸° ê²€ì¦, ë©”íƒ€ìŠ¤í…Œë¹Œë¦¬í‹° MTBF

### RDC (Reset Domain Crossing)
- **ë‹´ë‹¹**: rdc-analyst (sonnet)
- **ë¶„ì„**: ë¦¬ì…‹ ë„ë©”ì¸ êµì°¨, async reset de-assertion ë™ê¸°í™”, reset tree topology

### STA/Timing (Static Timing Analysis)
- **ë‹´ë‹¹**: timing-analyst (sonnet)
- **ë¶„ì„**: SDC ì œì•½ ìƒì„±/ê²€ì¦, setup/hold ìœ„ë°˜, MCMM, false/multi-cycle path

### PI/PD (Power Intent / Power Domain)
- **ë‹´ë‹¹**: synthesis-advisor (sonnet, í™•ì¥)
- **ë¶„ì„**: UPF/CPF í•´ì„, IR drop, isolation/retention/level-shifter, power sequencing

### RTL Optimization
- **ë‹´ë‹¹**: synthesis-advisor (sonnet, í™•ì¥)
- **ë¶„ì„**: resource sharing, pipeline balancing, FSM encoding, memory inference, retiming

### DFT (Design for Test)
- **ë‹´ë‹¹**: dft-advisor (haiku)
- **ë¶„ì„**: ìŠ¤ìº” ì²´ì¸ readiness, BIST íŒ¨í„´, JTAG boundary scan, DFT ê·œì¹™ ìœ„ë°˜

### Formal Verification
- **ë‹´ë‹¹**: verification-engineer (sonnet, í™•ì¥)
- **ë¶„ì„**: property checking, equivalence checking, verification method selection

---

## ìŠ¤í‚¬ (11ê°œ)

| Skill | ì„¤ëª… | ìš©ë„ |
|-------|------|------|
| `sim-first-workflow` | **í•µì‹¬** Logic-First ì›Œí¬í”Œë¡œìš° | RTL ë³€ê²½ ë©”ì¸ íë¦„ |
| `logic-reasoning` | **NEW** ë¡œì§ ì‚¬ê³  í”„ë¡œì„¸ìŠ¤ (Tier 0~3) | ì½”ë“œ ìˆ˜ì • ì „ ì‚¬ê³  |
| `rtl-classify` | 5ë‹¨ê³„ ë³€ê²½ ë¶„ë¥˜ ê°€ì´ë“œ | TRIVIAL~ARCHITECTURAL ë¶„ë¥˜ |
| `verify-and-claim` | ê²°ì •ë¡ ì  ê²€ì¦ ê²Œì´íŠ¸ (Dual Iron Law) | ì¦ê±° ê¸°ë°˜ ì™„ë£Œ ì£¼ì¥ |
| `arch-design` | ì•„í‚¤í…ì²˜ ì„¤ê³„ (ARCHITECTURAL ì „ìš©) | ìƒˆ ëª¨ë“ˆ, êµ¬ì¡° ë³€ê²½ |
| `rtl-review` | RTL ì½”ë“œ ë¦¬ë·° (ì‹ ë¢°ë„ ì ìˆ˜) | ì¢…í•© ë¦¬ë·° |
| `systematic-debugging` | 4ë‹¨ê³„ ì²´ê³„ì  ë””ë²„ê¹… | ì‹œë®¬ ì‹¤íŒ¨ ë¶„ì„ |
| `rtl-analyze` | Slang/Verilator ê¸°ë°˜ ì •ë°€ ë¶„ì„ | ì‹ í˜¸ ì¶”ì , ê³„ì¸µ ë¶„ì„ |
| `rtl-init` | í”„ë¡œì íŠ¸ ì´ˆê¸°í™” | CLAUDE.md ìƒì„± |
| `timing-diagram` | ASCII íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨ | MAJOR/ARCHITECTURALìš© |
| `notepad-wisdom` | í”„ë¡œì íŠ¸ ì§€ì‹ ê´€ë¦¬ | ë…¸íŠ¸íŒ¨ë“œ |

---

## ì»¤ë§¨ë“œ (4ê°œ)

| Command | ì„¤ëª… |
|---------|------|
| `/approve-change` | MAJOR/ARCHITECTURAL ë³€ê²½ ìŠ¹ì¸ |
| `/show-pending` | ëŒ€ê¸° ì¤‘ì¸ ë³€ê²½ (ë¶„ë¥˜ ë ˆë²¨ í‘œì‹œ) |
| `/rtl-review` | RTL ì½”ë“œ ë¦¬ë·° íŠ¸ë¦¬ê±° |
| `/note` | í”„ë¡œì íŠ¸ ë…¸íŠ¸íŒ¨ë“œ ê¸°ë¡ |

---

## í›… (3ê°œ)

| Hook | Trigger | ì„¤ëª… |
|------|---------|------|
| `rtl-write-guard` | PreToolUse (Edit/Write) | 5ë‹¨ê³„ ë¶„ë¥˜ ê¸°ë°˜ RTL ì“°ê¸° ë¼ìš°íŒ… (MINOR-LOGIC ì‹œ ë¡œì§ ì¶”ë¡  ì•ˆë‚´) |
| `post-write-verify` | PostToolUse (Edit/Write) | ìë™ ë¦°íŠ¸ (Verilator/Slang) |
| `auto-skill-trigger` | UserPromptSubmit | í‚¤ì›Œë“œ ê¸°ë°˜ ìŠ¤í‚¬ í™œì„±í™” |

---

## ì›Œí¬í”Œë¡œìš° ì˜ˆì‹œ

### MINOR-LOGIC: ë²„ê·¸ ìˆ˜ì •

```
ì‚¬ìš©ì: "FIFO write pointer ì´ˆê¸°í™” ë²„ê·¸ ìˆ˜ì •í•´ì¤˜"

1. write-guardê°€ ìë™ ë¶„ë¥˜: MINOR-LOGIC
2. ğŸ§  Logic Quick Check (Tier 1):
   - rtl-architectê°€ Q&A í˜•ì‹ìœ¼ë¡œ ì›ì¸/í•´ë²• ì¶”ë¡ 
   - Logic Memo ìƒì„±
3. rtl-coder (sonnet)ê°€ ì½”ë“œ ìˆ˜ì •
4. post-write-verifyê°€ ìë™ ë¦°íŠ¸ ì‹¤í–‰
5. verification-runner (sonnet)ê°€ ì‹œë®¬ë ˆì´ì…˜
6. verify-and-claim: Logic Memo âœ“ + ë¦°íŠ¸ 0 errors + ì‹œë®¬ PASS â†’ ì™„ë£Œ
```

### MAJOR: FSM ìƒíƒœ ì¶”ê°€

```
ì‚¬ìš©ì: "AXI arbiter FSMì— RETRY ìƒíƒœ ì¶”ê°€í•´ì¤˜"

1. write-guardê°€ ìë™ ë¶„ë¥˜: MAJOR
2. ğŸ§  Logic Ralplan (Tier 2):
   - 3-agent swarm ë³‘ë ¬ ë¶„ì„:
     - rtl-architect: êµ¬ì¡°ì  ì˜í–¥ ë¶„ì„
     - cdc-analyst: CDC ê²½ê³„ ì˜í–¥ í™•ì¸
     - synthesis-advisor: PPA íŠ¸ë ˆì´ë“œì˜¤í”„ í‰ê°€
   - Logic Memo ìƒì„± (ì¢…í•©)
3. ì‚¬ìš©ì ìŠ¹ì¸ (/approve-change)
4. rtl-coder (sonnet): RTL ì‘ì„±
5. ìë™ ë¦°íŠ¸ + ì‹œë®¬ë ˆì´ì…˜
6. verify-and-claim: Logic Memo âœ“ + ì „ì²´ ê²€ì¦ í†µê³¼ â†’ ì™„ë£Œ
```

### ARCHITECTURAL: ìƒˆ ëª¨ë“ˆ

```
ì‚¬ìš©ì: "CDC bridge ëª¨ë“ˆì„ ì¶”ê°€í•´ì¤˜"

1. write-guardê°€ ìë™ ë¶„ë¥˜: ARCHITECTURAL
2. arch-design ìŠ¤í‚¬ í™œì„±í™”
3. ğŸ§  Full Ralplan (Tier 3):
   - Enhanced 5-agent swarm:
     - rtl-architect + cdc-analyst + synthesis-advisor
     - + rdc-analyst (multi-power) + timing-analyst (timing-critical)
   - Ralplan ë£¨í”„:
     - rtl-architect (opus): ì„¤ê³„ ê³„íš + Logic Memo
     - rtl-critic (opus): ê³„íš ë¦¬ë·° â†’ OKAY
4. ì‚¬ìš©ì ìŠ¹ì¸ (/approve-change)
5. rtl-coder (sonnet): RTL ì‘ì„±
6. ìë™ ë¦°íŠ¸ + ì‹œë®¬ë ˆì´ì…˜ + ì»¤ë²„ë¦¬ì§€
7. rtl-review: ì „ì²´ ë¦¬ë·°
8. verify-and-claim: Logic Memo âœ“ + ëª¨ë“  ê²€ì¦ í†µê³¼ â†’ ì™„ë£Œ
```

---

## ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
rtl-forge/
â”œâ”€â”€ .claude-plugin/
â”‚   â””â”€â”€ plugin.json
â”œâ”€â”€ agents/                      # 15ê°œ ì—ì´ì „íŠ¸ (opus 2, sonnet 8, haiku 5)
â”‚   â”œâ”€â”€ rtl-architect.md         # Logic-First ì´ê´„ + Swarm Integrator
â”‚   â”œâ”€â”€ rtl-coder.md
â”‚   â”œâ”€â”€ rtl-critic.md
â”‚   â”œâ”€â”€ verification-engineer.md # + Formal Verification
â”‚   â”œâ”€â”€ verification-runner.md
â”‚   â”œâ”€â”€ assertion-writer.md
â”‚   â”œâ”€â”€ lint-reviewer.md
â”‚   â”œâ”€â”€ cdc-analyst.md           # sonnet (v2.0: opus â†’ sonnet)
â”‚   â”œâ”€â”€ synthesis-advisor.md     # + PI/PD, RTL Optimization
â”‚   â”œâ”€â”€ coverage-analyst.md
â”‚   â”œâ”€â”€ doc-writer.md
â”‚   â”œâ”€â”€ change-classifier.md
â”‚   â”œâ”€â”€ rdc-analyst.md           # NEW v2.1
â”‚   â”œâ”€â”€ timing-analyst.md        # NEW v2.1
â”‚   â””â”€â”€ dft-advisor.md           # NEW v2.1
â”œâ”€â”€ commands/                    # 4ê°œ
â”‚   â”œâ”€â”€ approve-change.md
â”‚   â”œâ”€â”€ show-pending.md
â”‚   â”œâ”€â”€ rtl-review.md
â”‚   â””â”€â”€ note.md
â”œâ”€â”€ skills/                      # 12ê°œ (v2.0: 11 â†’ 12, +logic-reasoning)
â”‚   â”œâ”€â”€ sim-first-workflow/      # Logic-First ì² í•™ìœ¼ë¡œ ì¬ì‘ì„±
â”‚   â”œâ”€â”€ logic-reasoning/         # NEW v2.1
â”‚   â”œâ”€â”€ rtl-classify/            # 5ë‹¨ê³„ ë¶„ë¥˜
â”‚   â”œâ”€â”€ verify-and-claim/        # Dual Iron Law
â”‚   â”œâ”€â”€ arch-design/             # Enhanced Swarm ì—°ë™
â”‚   â”œâ”€â”€ rtl-review/
â”‚   â”œâ”€â”€ systematic-debugging/
â”‚   â”œâ”€â”€ rtl-analyze/
â”‚   â”œâ”€â”€ rtl-init/
â”‚   â”œâ”€â”€ timing-diagram/
â”‚   â””â”€â”€ notepad-wisdom/
â”œâ”€â”€ hooks/
â”‚   â”œâ”€â”€ hooks.json
â”‚   â”œâ”€â”€ rtl-write-guard.mjs      # MINOR-LOGIC/MECHANICAL ë¶„ê¸°
â”‚   â”œâ”€â”€ post-write-verify.mjs
â”‚   â””â”€â”€ auto-skill-trigger.mjs
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ classify-change.mjs      # subClassification í•„ë“œ ì¶”ê°€
â”‚   â”œâ”€â”€ detect-tools.mjs
â”‚   â”œâ”€â”€ approve-change.mjs
â”‚   â”œâ”€â”€ show-pending.mjs
â”‚   â””â”€â”€ note.mjs
â”œâ”€â”€ schemas/
â”‚   â”œâ”€â”€ change-classification.schema.json
â”‚   â””â”€â”€ tool-config.schema.json
â”œâ”€â”€ AGENTS.md
â””â”€â”€ README.md
```

---

## For AI Agents

### í•µì‹¬ ê·œì¹™

1. **Dual Iron Law ì¤€ìˆ˜** â€” ì‚¬ê³  ì—†ì´ ì½”ë“œ ìˆ˜ì • ê¸ˆì§€ + ì¦ê±° ì—†ì´ ì™„ë£Œ ì£¼ì¥ ê¸ˆì§€
2. **5ë‹¨ê³„ ë¶„ë¥˜ ì¤€ìˆ˜** â€” write-guardê°€ ìë™ ë¶„ë¥˜, ë¶„ë¥˜ì— ë§ëŠ” ì›Œí¬í”Œë¡œìš° ì‹¤í–‰
3. **ë¡œì§ ì¶”ë¡  í•„ìˆ˜** â€” MINOR-LOGIC ì´ìƒì€ logic-reasoning ìŠ¤í‚¬ ì„ í–‰
4. **ìŠ¤ë§ˆíŠ¸ ëª¨ë¸ ë¼ìš°íŒ…** â€” opus/sonnet/haiku ì—ì´ì „íŠ¸ë³„ ì§€ì • ëª¨ë¸ ì‚¬ìš©
5. **ì½”ë”© ìŠ¤íƒ€ì¼ ì¤€ìˆ˜** â€” docs/CODING_STYLE.md ì°¸ì¡°
6. **ì‹ ë¢°ë„ 80 ì´ìƒë§Œ ë³´ê³ ** â€” ë‚®ì€ í™•ì‹  ê²°ê³¼ëŠ” ë³´ê³ í•˜ì§€ ì•ŠìŒ

### ì—ì´ì „íŠ¸ í˜¸ì¶œ íŒ¨í„´

```javascript
// RTL ë¶„ì„ + Logic-First ì‚¬ê³  (opus)
Task(subagent_type="rtl-forge:rtl-architect", model="opus", ...)

// RTL ìˆ˜ì • (sonnet - ì§ì ‘ Write/Edit ê°€ëŠ¥)
Task(subagent_type="rtl-forge:rtl-coder", model="sonnet", ...)

// ë¦°íŠ¸ ê²€ì‚¬ (haiku)
Task(subagent_type="rtl-forge:lint-reviewer", model="haiku", ...)

// ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ (sonnet)
Task(subagent_type="rtl-forge:verification-runner", model="sonnet", ...)

// ë³€ê²½ ë¦¬ë·° (opus)
Task(subagent_type="rtl-forge:rtl-critic", model="opus", ...)

// CDC ë¶„ì„ (sonnet)
Task(subagent_type="rtl-forge:cdc-analyst", model="sonnet", ...)

// RDC ë¶„ì„ (sonnet) â€” NEW v2.1
Task(subagent_type="rtl-forge:rdc-analyst", model="sonnet", ...)

// íƒ€ì´ë° ë¶„ì„ (sonnet) â€” NEW v2.1
Task(subagent_type="rtl-forge:timing-analyst", model="sonnet", ...)

// DFT ì²´í¬ë¦¬ìŠ¤íŠ¸ (haiku) â€” NEW v2.1
Task(subagent_type="rtl-forge:dft-advisor", model="haiku", ...)
```
