Analysis & Synthesis report for TOP
Tue Jan 09 15:32:48 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Registers Protected by Synthesis
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for MULT:mult_inst|MULT_0002:mult_inst
 11. Source assignments for DIV:div_inst|DIV_0002:div_inst
 12. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem|altsyncram_fnp3:auto_generated
 13. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem|altsyncram_5np3:auto_generated
 14. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem|altsyncram_tkp3:auto_generated
 15. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist23_expX_uid9_fpDivTest_b_12_mem_dmem|altsyncram_5np3:auto_generated
 16. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_rqq3:auto_generated
 17. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_qqq3:auto_generated
 18. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_pqq3:auto_generated
 19. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_oqq3:auto_generated
 20. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_6rq3:auto_generated
 21. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_5rq3:auto_generated
 22. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_4rq3:auto_generated
 23. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_3rq3:auto_generated
 24. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_2rq3:auto_generated
 25. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_1rq3:auto_generated
 26. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_0rq3:auto_generated
 27. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_7rq3:auto_generated
 28. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_8rq3:auto_generated
 29. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_9rq3:auto_generated
 30. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_arq3:auto_generated
 31. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_brq3:auto_generated
 32. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_crq3:auto_generated
 33. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_vqq3:auto_generated
 34. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_uqq3:auto_generated
 35. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_tqq3:auto_generated
 36. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_drq3:auto_generated
 37. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated
 38. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated
 39. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated
 40. Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated
 41. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_erq3:auto_generated
 42. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_frq3:auto_generated
 43. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_grq3:auto_generated
 44. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_hrq3:auto_generated
 45. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_sqq3:auto_generated
 46. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_irq3:auto_generated
 47. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_jrq3:auto_generated
 48. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_krq3:auto_generated
 49. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_lrq3:auto_generated
 50. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_mrq3:auto_generated
 51. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_nrq3:auto_generated
 52. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_orq3:auto_generated
 53. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_prq3:auto_generated
 54. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_qrq3:auto_generated
 55. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_rrq3:auto_generated
 56. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_srq3:auto_generated
 57. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_trq3:auto_generated
 58. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_urq3:auto_generated
 59. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_vrq3:auto_generated
 60. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_0sq3:auto_generated
 61. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_1sq3:auto_generated
 62. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_2sq3:auto_generated
 63. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_3sq3:auto_generated
 64. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_4sq3:auto_generated
 65. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_5sq3:auto_generated
 66. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_6sq3:auto_generated
 67. Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_7sq3:auto_generated
 68. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated
 69. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p
 70. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p
 71. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram
 72. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp
 73. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp
 74. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp
 75. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6
 76. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp
 77. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9
 78. Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b
 79. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 80. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
 81. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
 82. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
 83. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
 84. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
 85. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
 86. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
 87. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
 88. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
 89. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
 90. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
 91. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
 92. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
 93. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
 94. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component
 95. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component
 96. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component
 97. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component
 98. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component
 99. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component
100. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component
101. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component
102. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component
103. Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
104. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem
105. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem
106. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem
107. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12
108. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist23_expX_uid9_fpDivTest_b_12_mem_dmem
109. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay
110. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_signR_uid46_fpDivTest_q_12
111. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay
112. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_sRPostExc_uid143_fpDivTest_q_2
113. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2
114. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem
115. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem
116. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem
117. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem
118. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_yPE_uid52_fpDivTest_b_2
119. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component
120. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_yAddr_uid51_fpDivTest_b_2
121. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem
122. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem
123. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem
124. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem
125. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem
126. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem
127. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem
128. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_yPE_uid52_fpDivTest_b_4
129. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component
130. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component
131. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component
132. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_yAddr_uid51_fpDivTest_b_4
133. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem
134. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem
135. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem
136. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem
137. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem
138. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem
139. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem
140. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem
141. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem
142. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem
143. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_yPE_uid52_fpDivTest_b_6
144. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component
145. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component
146. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component
147. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component
148. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component
149. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component
150. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component
151. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component
152. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component
153. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component
154. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist14_yAddr_uid51_fpDivTest_b_6
155. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem
156. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem
157. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem
158. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem
159. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem
160. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem
161. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem
162. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem
163. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem
164. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem
165. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem
166. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem
167. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_yPE_uid52_fpDivTest_b_8
168. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component
169. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component
170. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component
171. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component
172. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component
173. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component
174. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component
175. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component
176. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist15_yAddr_uid51_fpDivTest_b_8
177. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem
178. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem
179. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem
180. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem
181. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem
182. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem
183. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem
184. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem
185. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem
186. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem
187. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem
188. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem
189. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem
190. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem
191. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem
192. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component
193. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component
194. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component
195. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component
196. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component
197. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component
198. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component
199. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component
200. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component
201. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_invYO_uid55_fpDivTest_b_2
202. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist2_fracPostRndFT_uid104_fpDivTest_b_2
203. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_expPostRndFR_uid81_fpDivTest_b_2
204. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist3_betweenFPwF_uid102_fpDivTest_b_2
205. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_expX_uid9_fpDivTest_b_14
206. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist22_fracX_uid10_fpDivTest_b_14
207. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component
208. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component
209. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component
210. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component
211. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component
212. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component
213. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component
214. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component
215. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component
216. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_invYO_uid55_fpDivTest_b_4
217. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_expY_uid12_fpDivTest_b_14
218. Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_excREnc_uid133_fpDivTest_q_2
219. Parameter Settings for User Entity Instance: FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
220. Parameter Settings for User Entity Instance: PDC:pdc
221. altpll Parameter Settings by Entity Instance
222. lpm_mult Parameter Settings by Entity Instance
223. altsyncram Parameter Settings by Entity Instance
224. Port Connectivity Checks: "PDC:pdc"
225. Port Connectivity Checks: "FIFO:fifo"
226. Port Connectivity Checks: "DIV:div_inst"
227. Port Connectivity Checks: "MULT:mult_inst"
228. Port Connectivity Checks: "SerialSlave:ss"
229. Port Connectivity Checks: "PLL:pll"
230. Post-Synthesis Netlist Statistics for Top Partition
231. Elapsed Time Per Partition
232. Analysis & Synthesis Messages
233. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 09 15:32:47 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; TOP                                         ;
; Top-level Entity Name              ; TOP                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SCE144I7G     ;                    ;
; Top-level entity name                                                      ; TOP                ; TOP                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+---------------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; altera_fp_functions ; 17.0    ; N/A          ; N/A          ; |TOP|DIV:div_inst   ; DIV.v           ;
; Altera ; FIFO                ; 17.0    ; N/A          ; N/A          ; |TOP|FIFO:fifo      ; FIFO.v          ;
; Altera ; altera_fp_functions ; 17.0    ; N/A          ; N/A          ; |TOP|MULT:mult_inst ; MULT.v          ;
; Altera ; ALTPLL              ; 17.0    ; N/A          ; N/A          ; |TOP|PLL:pll        ; PLL.v           ;
+--------+---------------------+---------+--------------+--------------+---------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[4]                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[3]                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[2]                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[1]                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|rs_dgwp_reg[0]                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[0]                                                                      ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[1]                                                                      ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[2]                                                                      ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[3]                                                                      ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[0]                                                                       ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[1]                                                                       ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[2]                                                                       ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[3]                                                                       ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[0]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[1]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[2]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[3]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist18_expY_uid12_fpDivTest_b_12_rdcnt_eq                                                                        ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist23_expX_uid9_fpDivTest_b_12_rdcnt_eq                                                                         ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist17_fracY_uid13_fpDivTest_b_12_rdcnt_eq                                                                       ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[0]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[1]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[2]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[3]                                                                     ; yes                                                              ; yes                                        ;
; DIV:div_inst|DIV_0002:div_inst|redist20_fracX_uid10_fpDivTest_b_10_rdcnt_eq                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 49                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay|delay_signals[0][0]                      ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay|delay_signals[0][0]                   ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]                 ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2|delay_signals[0][0]                ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2|delay_signals[0][0]             ; Stuck at GND due to stuck port data_in                                                                                         ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2|delay_signals[0][0]           ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27   ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27   ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27   ; Stuck at GND due to stuck port data_in                                                                                         ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27   ; Stuck at GND due to stuck port data_in                                                                                         ;
; SerialSlave:ss|sendBuffer[0..7]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                         ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp|dffe15a[4] ; Lost fanout                                                                                                                    ;
; FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp|dffe5a[9]  ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33   ; Lost fanout                                                                                                                    ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe5    ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe22   ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe5    ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe22   ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe5    ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe22   ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe5    ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe22   ; Merged with DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe19 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][51]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][51]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][50]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][50]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][49]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][49]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][48]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][48]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][47]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][47]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][46]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][46]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][45]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][45]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][44]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][44]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][43]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][43]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][42]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][42]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][41]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][41]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][40]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][40]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][39]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][39]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][38]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][38]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][37]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][37]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][36]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][36]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][35]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][35]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][34]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][34]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][33]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][33]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][32]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][32]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][31]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][31]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][30]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][30]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][29]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][29]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][28]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][28]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][27]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][27]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][26]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][26]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][25]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][25]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][24]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][24]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][23]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][23]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][22]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][22]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][21]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][21]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][20]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][20]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][19]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][19]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][18]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][18]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][17]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][17]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][16]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][16]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][15]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][15]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][14]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][14]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][13]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][13]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][12]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][12]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][11]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][11]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][10]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][10]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][9]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][9]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][8]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][8]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][7]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][7]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][6]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][6]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][5]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][5]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][4]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][4]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][3]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][3]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][2]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][2]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][1]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][1]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[1][0]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[1][0]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][51]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][51]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][50]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][50]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][49]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][49]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][48]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][48]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][47]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][47]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][46]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][46]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][45]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][45]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][44]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][44]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][43]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][43]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][42]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][42]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][41]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][41]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][40]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][40]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][39]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][39]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][38]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][38]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][37]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][37]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][36]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][36]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][35]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][35]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][34]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][34]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][33]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][33]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][32]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][32]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][31]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][31]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][30]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][30]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][29]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][29]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][28]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][28]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][27]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][27]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][26]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][26]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][25]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][25]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][24]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][24]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][23]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][23]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][22]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][22]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][21]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][21]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][20]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][20]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][19]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][19]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][18]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][18]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][17]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][17]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][16]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][16]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][15]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][15]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][14]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][14]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][13]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][13]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][12]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][12]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][11]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][11]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][10]                  ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][10]                ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][9]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][9]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][8]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][8]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][7]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][7]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][6]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][6]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][5]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][5]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][4]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][4]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][3]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][3]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][2]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][2]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][1]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][1]                 ;
; DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12|delay_signals[0][0]                   ; Merged with DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2|delay_signals[0][0]                 ;
; Total Number of Removed Registers = 148                                                                              ;                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; SerialSlave:ss|sendBuffer[7]                                                                                       ; Stuck at GND              ; SerialSlave:ss|sendBuffer[6], SerialSlave:ss|sendBuffer[5],                                                         ;
;                                                                                                                    ; due to stuck port data_in ; SerialSlave:ss|sendBuffer[4], SerialSlave:ss|sendBuffer[3],                                                         ;
;                                                                                                                    ;                           ; SerialSlave:ss|sendBuffer[2], SerialSlave:ss|sendBuffer[1],                                                         ;
;                                                                                                                    ;                           ; SerialSlave:ss|sendBuffer[0]                                                                                        ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27 ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28, ;
;                                                                                                                    ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33  ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27 ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28, ;
;                                                                                                                    ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33  ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27 ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28, ;
;                                                                                                                    ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33  ;
; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe27 ; Stuck at GND              ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe28, ;
;                                                                                                                    ; due to stuck port data_in ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe30, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe31, ;
;                                                                                                                    ;                           ; DIV:div_inst|DIV_0002:div_inst|lpm_mult:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated|dffe33  ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay|delay_signals[0][0]                    ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2|delay_signals[0][0]               ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                     ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay|delay_signals[0][0]                 ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2|delay_signals[0][0]            ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                     ;
; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay|delay_signals[0][0]               ; Stuck at GND              ; MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2|delay_signals[0][0]          ;
;                                                                                                                    ; due to stuck port data_in ;                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|SerialSlave:ss|BitCounter[3]            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TOP|PowerOnReset:por|por_counter[12]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP|PDC:pdc|clkCounter[11]                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TOP|MULT:mult_inst|MULT_0002:mult_inst|Mux2 ;
; 3:1                ; 51 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |TOP|DIV:div_inst|DIV_0002:div_inst|Mux29    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |TOP|DIV:div_inst|DIV_0002:div_inst|Mux12    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for MULT:mult_inst|MULT_0002:mult_inst    ;
+-----------------------------------------+--------+------+----+
; Assignment                              ; Value  ; From ; To ;
+-----------------------------------------+--------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -  ;
+-----------------------------------------+--------+------+----+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst                                                    ;
+-----------------------------------------+--------+------+------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                             ;
+-----------------------------------------+--------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                              ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                              ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[3] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[2] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[1] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracY_uid13_fpDivTest_b_12_rdcnt_i[0] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist17_fracY_uid13_fpDivTest_b_12_rdcnt_eq   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[3]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[2]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[1]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist18_expY_uid12_fpDivTest_b_12_rdcnt_i[0]  ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist18_expY_uid12_fpDivTest_b_12_rdcnt_eq    ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[3] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[2] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[1] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist20_fracX_uid10_fpDivTest_b_10_rdcnt_i[0] ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist20_fracX_uid10_fpDivTest_b_10_rdcnt_eq   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[3]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[2]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[1]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist23_expX_uid9_fpDivTest_b_12_rdcnt_i[0]   ;
; PRESERVE_REGISTER                       ; on     ; -    ; redist23_expX_uid9_fpDivTest_b_12_rdcnt_eq     ;
+-----------------------------------------+--------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem|altsyncram_fnp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem|altsyncram_5np3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem|altsyncram_tkp3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:redist23_expX_uid9_fpDivTest_b_12_mem_dmem|altsyncram_5np3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_rqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_qqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_pqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_oqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_6rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_5rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_4rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_3rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_2rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_1rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_0rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_7rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_8rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_9rq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_arq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_brq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_crq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_vqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_uqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_tqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_drq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component|mult_49u:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component|mult_49u:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component|mult_49u:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                              ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_erq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_frq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_grq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_hrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_sqq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_irq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_jrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_krq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_lrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_mrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_nrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_orq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_prq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_qrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_rrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_srq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_trq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_urq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_vrq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_0sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_1sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_2sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_3sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_4sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_5sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_6sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_7sq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------+
; Assignment                            ; Value                  ; From ; To                                    ;
+---------------------------------------+------------------------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                 ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                           ;
+---------------------------------------+------------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 41666                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 80                    ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 75                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:signR_uid48_fpMulTest_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_fhu ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                           ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                 ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                 ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                 ;
; LATENCY                                        ; 0        ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                        ;
; USE_EAB                                        ; OFF      ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                        ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                          ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                       ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                       ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                ;
; LATENCY                                        ; 0        ; Untyped                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                       ;
; USE_EAB                                        ; OFF      ; Untyped                                                                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                       ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                       ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 11                   ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 11                   ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_fnp3      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 11                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 11                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5np3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 9                    ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 52                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 9                    ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tkp3      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:redist23_expX_uid9_fpDivTest_b_12_mem_dmem ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 11                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 11                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 11                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 11                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_5np3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
; depth          ; 1     ; Signed Integer                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_signR_uid46_fpDivTest_q_12 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
; depth          ; 11    ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:sRPostExc_uid143_fpDivTest_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist0_sRPostExc_uid143_fpDivTest_q_2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 53    ; Signed Integer                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid203_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid202_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_qqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid201_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_pqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC4_uid200_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_oqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_yPE_uid52_fpDivTest_b_2 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_cau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_yAddr_uid51_fpDivTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid197_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid196_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid195_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid194_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_3rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid193_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_2rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid192_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC3_uid191_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist9_yPE_uid52_fpDivTest_b_4 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_eau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_fau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_cau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist13_yAddr_uid51_fpDivTest_b_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 2                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid188_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_7rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid187_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_8rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid186_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9rq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid185_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_arq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid184_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_brq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid183_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_crq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid182_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid181_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_uqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid180_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_tqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC2_uid179_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_drq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist10_yPE_uid52_fpDivTest_b_6 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_49u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_49u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_49u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; NO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_49u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_e7u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_f7u ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_eau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_fau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_cau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_feu ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist14_yAddr_uid51_fpDivTest_b_6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid175_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_erq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid174_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_frq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid173_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_grq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid172_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_hrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid171_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_sqq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid170_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_irq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid169_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_jrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid168_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_krq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid167_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid166_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid165_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_nrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC1_uid164_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_orq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist11_yPE_uid52_fpDivTest_b_8 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 41    ; Signed Integer                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_eau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_fau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_eau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_feu ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_fau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 8        ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 16       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_feu ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_cau ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                       ;
; LPM_WIDTHP                                     ; 34       ; Signed Integer                                                       ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                       ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_fhu ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist15_yAddr_uid51_fpDivTest_b_8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid160_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_prq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid159_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_qrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid158_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid157_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_srq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid156_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_trq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid155_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_urq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid154_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vrq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid153_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid152_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid151_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_2sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid150_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_3sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid149_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid148_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid147_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                    ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                 ;
; WIDTH_A                            ; 4                                             ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                                            ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                                          ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                                        ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0                                        ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                 ;
; WIDTH_B                            ; 1                                             ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                                             ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; M9K                                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                             ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                 ;
; INIT_FILE                          ; DIV_0002_memoryC0_uid146_invTables_lutmem.hex ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                             ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                                        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_7sq3                               ; Untyped                                 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jeu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jeu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jeu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                        ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                              ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                              ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                     ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_invYO_uid55_fpDivTest_b_2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist2_fracPostRndFT_uid104_fpDivTest_b_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist4_expPostRndFR_uid81_fpDivTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist3_betweenFPwF_uid102_fpDivTest_b_2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist24_expX_uid9_fpDivTest_b_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist22_fracX_uid10_fpDivTest_b_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 52    ; Signed Integer                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 17       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 35       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_hhu ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                  ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                  ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                         ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                         ;
; CBXI_PARAMETER                                 ; mult_jhu ; Untyped                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist7_invYO_uid55_fpDivTest_b_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist19_expY_uid12_fpDivTest_b_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_excREnc_uid133_fpDivTest_q_2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                           ;
+-------------------------------------------+-------------+------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                        ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                        ;
; LPM_NUMWORDS                              ; 16          ; Signed Integer                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                        ;
; LPM_WIDTH                                 ; 256         ; Signed Integer                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                 ;
; LPM_WIDTHU                                ; 4           ; Signed Integer                                 ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                        ;
; RDSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                        ;
; USE_EAB                                   ; ON          ; Untyped                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                        ;
; WRSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                 ;
; CBXI_PARAMETER                            ; dcfifo_lde1 ; Untyped                                        ;
+-------------------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PDC:pdc ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; H_bytes        ; 256   ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 41666                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                        ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                         ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances            ; 49                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im21_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im6_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im3_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im9_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im18_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component  ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid517_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid516_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid515_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                             ;
;     -- LPM_WIDTHB                     ; 4                                                                                             ;
;     -- LPM_WIDTHP                     ; 8                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 17                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid509_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid633_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid632_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid637_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid631_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid636_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 8                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid630_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component           ;
;     -- LPM_WIDTHA                     ; 17                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid331_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid329_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid328_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid333_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                             ;
;     -- LPM_WIDTHB                     ; 9                                                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid327_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component    ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im24_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im6_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im12_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im3_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im9_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 17                                                                                            ;
;     -- LPM_WIDTHP                     ; 35                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im18_component               ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
; Entity Instance                       ; DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im0_component                ;
;     -- LPM_WIDTHA                     ; 18                                                                                            ;
;     -- LPM_WIDTHB                     ; 18                                                                                            ;
;     -- LPM_WIDTHP                     ; 36                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 52                                                                                     ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                     ;
;     -- NUMWORDS_A                         ; 11                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                     ;
;     -- NUMWORDS_B                         ; 11                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 11                                                                                     ;
;     -- NUMWORDS_A                         ; 11                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 11                                                                                     ;
;     -- NUMWORDS_B                         ; 11                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 52                                                                                     ;
;     -- NUMWORDS_A                         ; 9                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 52                                                                                     ;
;     -- NUMWORDS_B                         ; 9                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:redist23_expX_uid9_fpDivTest_b_12_mem_dmem   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 11                                                                                     ;
;     -- NUMWORDS_A                         ; 11                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 11                                                                                     ;
;     -- NUMWORDS_B                         ; 11                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem        ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "PDC:pdc"                ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; index ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo"                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data[255..64] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rdusedw[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "DIV:div_inst" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+---------------------------------------------+
; Port Connectivity Checks: "MULT:mult_inst"  ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; en        ; Input ; Info     ; Stuck at VCC ;
; a[52..51] ; Input ; Info     ; Stuck at VCC ;
; a[40..35] ; Input ; Info     ; Stuck at VCC ;
; a[33..32] ; Input ; Info     ; Stuck at VCC ;
; a[11..10] ; Input ; Info     ; Stuck at VCC ;
; a[4..3]   ; Input ; Info     ; Stuck at VCC ;
; a[61..53] ; Input ; Info     ; Stuck at GND ;
; a[50..49] ; Input ; Info     ; Stuck at GND ;
; a[47..46] ; Input ; Info     ; Stuck at GND ;
; a[44..41] ; Input ; Info     ; Stuck at GND ;
; a[25..23] ; Input ; Info     ; Stuck at GND ;
; a[21..19] ; Input ; Info     ; Stuck at GND ;
; a[17..14] ; Input ; Info     ; Stuck at GND ;
; a[7..5]   ; Input ; Info     ; Stuck at GND ;
; a[2..0]   ; Input ; Info     ; Stuck at GND ;
; a[63]     ; Input ; Info     ; Stuck at GND ;
; a[62]     ; Input ; Info     ; Stuck at VCC ;
; a[48]     ; Input ; Info     ; Stuck at VCC ;
; a[45]     ; Input ; Info     ; Stuck at VCC ;
; a[34]     ; Input ; Info     ; Stuck at GND ;
; a[31]     ; Input ; Info     ; Stuck at GND ;
; a[30]     ; Input ; Info     ; Stuck at VCC ;
; a[29]     ; Input ; Info     ; Stuck at GND ;
; a[28]     ; Input ; Info     ; Stuck at VCC ;
; a[27]     ; Input ; Info     ; Stuck at GND ;
; a[26]     ; Input ; Info     ; Stuck at VCC ;
; a[22]     ; Input ; Info     ; Stuck at VCC ;
; a[18]     ; Input ; Info     ; Stuck at VCC ;
; a[13]     ; Input ; Info     ; Stuck at VCC ;
; a[12]     ; Input ; Info     ; Stuck at GND ;
; a[9]      ; Input ; Info     ; Stuck at GND ;
; a[8]      ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "SerialSlave:ss" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; sendData ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_ff         ; 1262                        ;
;     CLR               ; 980                         ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 163                         ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 13                          ;
;     plain             ; 74                          ;
; cycloneiii_lcell_comb ; 2971                        ;
;     arith             ; 2121                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 636                         ;
;         3 data inputs ; 1484                        ;
;     normal            ; 850                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 340                         ;
;         4 data inputs ; 367                         ;
; cycloneiii_mac_mult   ; 45                          ;
; cycloneiii_mac_out    ; 45                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 324                         ;
;                       ;                             ;
; Max LUT depth         ; 30.30                       ;
; Average LUT depth     ; 12.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jan 09 15:32:22 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MagSimTest -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v
    Info (12023): Found entity 1: FIR File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/FIR.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_rtl_core File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0_ast-struct File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 55
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0_ast File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd
    Info (12022): Found design unit 1: FIR_fir_compiler_ii_0-syn File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 33
    Info (12023): Found entity 1: FIR_fir_compiler_ii_0 File: F:/Git/Sonar/FPGA/MagSimTest/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: CIC File: F:/Git/Sonar/FPGA/MagSimTest/CIC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file serialslave.v
    Info (12023): Found entity 1: SerialSlave File: F:/Git/Sonar/FPGA/MagSimTest/SerialSlave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: TOP File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phaseshifter.v
    Info (12023): Found entity 1: PhaseShifter File: F:/Git/Sonar/FPGA/MagSimTest/PhaseShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: F:/Git/Sonar/FPGA/MagSimTest/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file poweronreset.v
    Info (12023): Found entity 1: PowerOnReset File: F:/Git/Sonar/FPGA/MagSimTest/PowerOnReset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mic.v
    Info (12023): Found entity 1: Mic File: F:/Git/Sonar/FPGA/MagSimTest/Mic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pdc.v
    Info (12023): Found entity 1: PDC File: F:/Git/Sonar/FPGA/MagSimTest/PDC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: F:/Git/Sonar/FPGA/MagSimTest/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: MULT File: F:/Git/Sonar/FPGA/MagSimTest/MULT.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file mult/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (mult) File: F:/Git/Sonar/FPGA/MagSimTest/MULT/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file mult/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/Sonar/FPGA/MagSimTest/MULT/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/MULT/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/Sonar/FPGA/MagSimTest/MULT/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/MULT/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file mult/mult_0002.vhd
    Info (12022): Found design unit 1: MULT_0002-normal File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 45
    Info (12023): Found entity 1: MULT_0002 File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: DIV File: F:/Git/Sonar/FPGA/MagSimTest/DIV.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file div/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (div) File: F:/Git/Sonar/FPGA/MagSimTest/DIV/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file div/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: F:/Git/Sonar/FPGA/MagSimTest/DIV/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/DIV/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: F:/Git/Sonar/FPGA/MagSimTest/DIV/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: F:/Git/Sonar/FPGA/MagSimTest/DIV/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file div/div_0002.vhd
    Info (12022): Found design unit 1: DIV_0002-normal File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 45
    Info (12023): Found entity 1: DIV_0002 File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 34
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10034): Output port "speakers" at TOP.v(3) has no driver File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
Info (12128): Elaborating entity "PowerOnReset" for hierarchy "PowerOnReset:por" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 23
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 28
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: F:/Git/Sonar/FPGA/MagSimTest/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: F:/Git/Sonar/FPGA/MagSimTest/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "75"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "80"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "41666"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: F:/Git/Sonar/FPGA/MagSimTest/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SerialSlave" for hierarchy "SerialSlave:ss" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 44
Info (12128): Elaborating entity "MULT" for hierarchy "MULT:mult_inst" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 70
Info (12128): Elaborating entity "MULT_0002" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst" File: F:/Git/Sonar/FPGA/MagSimTest/MULT.v Line: 24
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 263
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 421
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 421
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 421
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_hhu.tdf
    Info (12023): Found entity 1: mult_hhu File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_hhu.tdf Line: 29
Info (12128): Elaborating entity "mult_hhu" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im24_component|mult_hhu:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 504
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 504
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 504
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jhu.tdf
    Info (12023): Found entity 1: mult_jhu File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_jhu.tdf Line: 29
Info (12128): Elaborating entity "mult_jhu" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im12_component|mult_jhu:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 599
Info (12130): Elaborated megafunction instantiation "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 599
Info (12133): Instantiated megafunction "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 599
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fhu.tdf
    Info (12023): Found entity 1: mult_fhu File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_fhu.tdf Line: 29
Info (12128): Elaborating entity "mult_fhu" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im15_component|mult_fhu:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "MULT:mult_inst|MULT_0002:mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2" File: F:/Git/Sonar/FPGA/MagSimTest/MULT/MULT_0002.vhd Line: 783
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:div_inst" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 82
Info (12128): Elaborating entity "DIV_0002" for hierarchy "DIV:div_inst|DIV_0002:div_inst" File: F:/Git/Sonar/FPGA/MagSimTest/DIV.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1182
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1182
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1182
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "11"
    Info (12134): Parameter "numwords_b" = "11"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnp3.tdf
    Info (12023): Found entity 1: altsyncram_fnp3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_fnp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fnp3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist17_fracY_uid13_fpDivTest_b_12_mem_dmem|altsyncram_fnp3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1315
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1315
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1315
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "11"
    Info (12134): Parameter "numwords_b" = "11"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "11"
    Info (12134): Parameter "width_b" = "11"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5np3.tdf
    Info (12023): Found entity 1: altsyncram_5np3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5np3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5np3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist18_expY_uid12_fpDivTest_b_12_mem_dmem|altsyncram_5np3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1444
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1444
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1444
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "numwords_b" = "9"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "52"
    Info (12134): Parameter "width_b" = "52"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tkp3.tdf
    Info (12023): Found entity 1: altsyncram_tkp3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tkp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tkp3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:redist20_fracX_uid10_fpDivTest_b_10_mem_dmem|altsyncram_tkp3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist21_fracX_uid10_fpDivTest_b_12" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1485
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:signR_uid46_fpDivTest_delay" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1663
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist16_signR_uid46_fpDivTest_q_12" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1668
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist5_lOAdded_uid57_fpDivTest_q_2" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1693
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1712
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1712
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1712
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid203_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqq3.tdf
    Info (12023): Found entity 1: altsyncram_rqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid203_invTables_lutmem_dmem|altsyncram_rqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1741
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1741
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1741
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid202_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qqq3.tdf
    Info (12023): Found entity 1: altsyncram_qqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid202_invTables_lutmem_dmem|altsyncram_qqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1770
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1770
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1770
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid201_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqq3.tdf
    Info (12023): Found entity 1: altsyncram_pqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_pqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid201_invTables_lutmem_dmem|altsyncram_pqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1799
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1799
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1799
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC4_uid200_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqq3.tdf
    Info (12023): Found entity 1: altsyncram_oqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_oqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC4_uid200_invTables_lutmem_dmem|altsyncram_oqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist8_yPE_uid52_fpDivTest_b_2" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1835
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1849
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1849
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1849
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cau.tdf
    Info (12023): Found entity 1: mult_cau File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_cau.tdf Line: 29
Info (12128): Elaborating entity "mult_cau" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid363_pT1_uid212_invPolyEval_component|mult_cau:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist12_yAddr_uid51_fpDivTest_b_2" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1875
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1882
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1882
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1882
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid197_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6rq3.tdf
    Info (12023): Found entity 1: altsyncram_6rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid197_invTables_lutmem_dmem|altsyncram_6rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1911
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1911
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1911
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid196_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5rq3.tdf
    Info (12023): Found entity 1: altsyncram_5rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid196_invTables_lutmem_dmem|altsyncram_5rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1940
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1940
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1940
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid195_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rq3.tdf
    Info (12023): Found entity 1: altsyncram_4rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid195_invTables_lutmem_dmem|altsyncram_4rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1969
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1969
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1969
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid194_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3rq3.tdf
    Info (12023): Found entity 1: altsyncram_3rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid194_invTables_lutmem_dmem|altsyncram_3rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1998
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1998
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 1998
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid193_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rq3.tdf
    Info (12023): Found entity 1: altsyncram_2rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid193_invTables_lutmem_dmem|altsyncram_2rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2027
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2027
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2027
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid192_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1rq3.tdf
    Info (12023): Found entity 1: altsyncram_1rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid192_invTables_lutmem_dmem|altsyncram_1rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2056
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2056
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2056
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC3_uid191_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0rq3.tdf
    Info (12023): Found entity 1: altsyncram_0rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC3_uid191_invTables_lutmem_dmem|altsyncram_0rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2126
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2126
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2126
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eau.tdf
    Info (12023): Found entity 1: mult_eau File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_eau.tdf Line: 29
Info (12128): Elaborating entity "mult_eau" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid411_pT2_uid219_invPolyEval_component|mult_eau:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2157
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2157
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2157
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fau.tdf
    Info (12023): Found entity 1: mult_fau File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_fau.tdf Line: 29
Info (12128): Elaborating entity "mult_fau" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid410_pT2_uid219_invPolyEval_component|mult_fau:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2185
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2185
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid409_pT2_uid219_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2185
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2237
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2237
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2237
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid188_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7rq3.tdf
    Info (12023): Found entity 1: altsyncram_7rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid188_invTables_lutmem_dmem|altsyncram_7rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2266
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2266
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2266
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid187_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8rq3.tdf
    Info (12023): Found entity 1: altsyncram_8rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_8rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid187_invTables_lutmem_dmem|altsyncram_8rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2295
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2295
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2295
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid186_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rq3.tdf
    Info (12023): Found entity 1: altsyncram_9rq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_9rq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9rq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid186_invTables_lutmem_dmem|altsyncram_9rq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2324
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2324
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2324
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid185_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_arq3.tdf
    Info (12023): Found entity 1: altsyncram_arq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_arq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_arq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid185_invTables_lutmem_dmem|altsyncram_arq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2353
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2353
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2353
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid184_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brq3.tdf
    Info (12023): Found entity 1: altsyncram_brq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_brq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_brq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid184_invTables_lutmem_dmem|altsyncram_brq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2382
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2382
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2382
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid183_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crq3.tdf
    Info (12023): Found entity 1: altsyncram_crq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_crq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_crq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid183_invTables_lutmem_dmem|altsyncram_crq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2411
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2411
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2411
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid182_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vqq3.tdf
    Info (12023): Found entity 1: altsyncram_vqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid182_invTables_lutmem_dmem|altsyncram_vqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2440
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2440
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2440
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid181_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqq3.tdf
    Info (12023): Found entity 1: altsyncram_uqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_uqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid181_invTables_lutmem_dmem|altsyncram_uqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2469
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2469
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2469
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid180_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqq3.tdf
    Info (12023): Found entity 1: altsyncram_tqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid180_invTables_lutmem_dmem|altsyncram_tqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2498
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2498
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2498
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC2_uid179_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drq3.tdf
    Info (12023): Found entity 1: altsyncram_drq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_drq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_drq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC2_uid179_invTables_lutmem_dmem|altsyncram_drq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2568
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2568
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2568
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=NO, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_49u.tdf
    Info (12023): Found entity 1: mult_49u File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_49u.tdf Line: 29
Info (12128): Elaborating entity "mult_49u" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid518_pT3_uid226_invPolyEval_component|mult_49u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2729
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2729
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2729
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e7u.tdf
    Info (12023): Found entity 1: mult_e7u File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_e7u.tdf Line: 29
Info (12128): Elaborating entity "mult_e7u" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid514_pT3_uid226_invPolyEval_component|mult_e7u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2779
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2779
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2779
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_f7u.tdf
    Info (12023): Found entity 1: mult_f7u File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_f7u.tdf Line: 29
Info (12128): Elaborating entity "mult_f7u" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid512_pT3_uid226_invPolyEval_component|mult_f7u:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2811
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2811
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm1_uid511_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2811
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2859
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2859
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid510_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2859
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2920
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2920
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 2920
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_feu.tdf
    Info (12023): Found entity 1: mult_feu File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_feu.tdf Line: 29
Info (12128): Elaborating entity "mult_feu" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid513_pT3_uid226_invPolyEval_component|mult_feu:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3010
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3010
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3010
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid175_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_erq3.tdf
    Info (12023): Found entity 1: altsyncram_erq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_erq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_erq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid175_invTables_lutmem_dmem|altsyncram_erq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3039
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3039
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3039
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid174_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_frq3.tdf
    Info (12023): Found entity 1: altsyncram_frq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_frq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_frq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid174_invTables_lutmem_dmem|altsyncram_frq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3068
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3068
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3068
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid173_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grq3.tdf
    Info (12023): Found entity 1: altsyncram_grq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_grq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_grq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid173_invTables_lutmem_dmem|altsyncram_grq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3097
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3097
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3097
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid172_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrq3.tdf
    Info (12023): Found entity 1: altsyncram_hrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_hrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid172_invTables_lutmem_dmem|altsyncram_hrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3126
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3126
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3126
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid171_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqq3.tdf
    Info (12023): Found entity 1: altsyncram_sqq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_sqq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sqq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid171_invTables_lutmem_dmem|altsyncram_sqq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3155
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3155
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3155
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid170_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_irq3.tdf
    Info (12023): Found entity 1: altsyncram_irq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_irq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_irq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid170_invTables_lutmem_dmem|altsyncram_irq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3184
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3184
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3184
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid169_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrq3.tdf
    Info (12023): Found entity 1: altsyncram_jrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_jrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid169_invTables_lutmem_dmem|altsyncram_jrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3213
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3213
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3213
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid168_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krq3.tdf
    Info (12023): Found entity 1: altsyncram_krq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_krq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_krq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid168_invTables_lutmem_dmem|altsyncram_krq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3242
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3242
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3242
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid167_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrq3.tdf
    Info (12023): Found entity 1: altsyncram_lrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_lrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid167_invTables_lutmem_dmem|altsyncram_lrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3271
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3271
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3271
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid166_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrq3.tdf
    Info (12023): Found entity 1: altsyncram_mrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_mrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid166_invTables_lutmem_dmem|altsyncram_mrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3300
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3300
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3300
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid165_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrq3.tdf
    Info (12023): Found entity 1: altsyncram_nrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_nrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid165_invTables_lutmem_dmem|altsyncram_nrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3329
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3329
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3329
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC1_uid164_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_orq3.tdf
    Info (12023): Found entity 1: altsyncram_orq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_orq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_orq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC1_uid164_invTables_lutmem_dmem|altsyncram_orq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3395
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3395
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid635_pT4_uid233_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3395
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3623
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3623
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid634_pT4_uid233_invPolyEval_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3623
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3687
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3687
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3687
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid160_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prq3.tdf
    Info (12023): Found entity 1: altsyncram_prq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_prq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_prq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid160_invTables_lutmem_dmem|altsyncram_prq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3716
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3716
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3716
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid159_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qrq3.tdf
    Info (12023): Found entity 1: altsyncram_qrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid159_invTables_lutmem_dmem|altsyncram_qrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3745
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3745
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3745
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid158_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rrq3.tdf
    Info (12023): Found entity 1: altsyncram_rrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid158_invTables_lutmem_dmem|altsyncram_rrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3774
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3774
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3774
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid157_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_srq3.tdf
    Info (12023): Found entity 1: altsyncram_srq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_srq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_srq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid157_invTables_lutmem_dmem|altsyncram_srq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3803
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3803
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3803
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid156_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trq3.tdf
    Info (12023): Found entity 1: altsyncram_trq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_trq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_trq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid156_invTables_lutmem_dmem|altsyncram_trq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3832
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3832
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3832
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid155_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_urq3.tdf
    Info (12023): Found entity 1: altsyncram_urq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_urq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_urq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid155_invTables_lutmem_dmem|altsyncram_urq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3861
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3861
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3861
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid154_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrq3.tdf
    Info (12023): Found entity 1: altsyncram_vrq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vrq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vrq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid154_invTables_lutmem_dmem|altsyncram_vrq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3890
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3890
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3890
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid153_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sq3.tdf
    Info (12023): Found entity 1: altsyncram_0sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid153_invTables_lutmem_dmem|altsyncram_0sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3919
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3919
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3919
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid152_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sq3.tdf
    Info (12023): Found entity 1: altsyncram_1sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid152_invTables_lutmem_dmem|altsyncram_1sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3948
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3948
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3948
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid151_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sq3.tdf
    Info (12023): Found entity 1: altsyncram_2sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid151_invTables_lutmem_dmem|altsyncram_2sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3977
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3977
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 3977
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid150_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3sq3.tdf
    Info (12023): Found entity 1: altsyncram_3sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid150_invTables_lutmem_dmem|altsyncram_3sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4006
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4006
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4006
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid149_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4sq3.tdf
    Info (12023): Found entity 1: altsyncram_4sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid149_invTables_lutmem_dmem|altsyncram_4sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4035
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4035
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4035
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid148_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sq3.tdf
    Info (12023): Found entity 1: altsyncram_5sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid148_invTables_lutmem_dmem|altsyncram_5sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4064
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4064
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4064
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid147_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6sq3.tdf
    Info (12023): Found entity 1: altsyncram_6sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid147_invTables_lutmem_dmem|altsyncram_6sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4093
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4093
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4093
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "DIV_0002_memoryC0_uid146_invTables_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sq3.tdf
    Info (12023): Found entity 1: altsyncram_7sq3 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7sq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7sq3" for hierarchy "DIV:div_inst|DIV_0002:div_inst|altsyncram:memoryC0_uid146_invTables_lutmem_dmem|altsyncram_7sq3:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4155
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4155
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4155
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jeu.tdf
    Info (12023): Found entity 1: mult_jeu File: F:/Git/Sonar/FPGA/MagSimTest/db/mult_jeu.tdf Line: 29
Info (12128): Elaborating entity "mult_jeu" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid335_divValPreNorm_uid59_fpDivTest_component|mult_jeu:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4187
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4187
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid332_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4187
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4284
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4284
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid334_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4284
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4414
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4414
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:sm0_uid330_divValPreNorm_uid59_fpDivTest_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4414
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist6_invYO_uid55_fpDivTest_b_2" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4539
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4661
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4661
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im21_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4661
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4810
Info (12130): Elaborated megafunction instantiation "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4810
Info (12133): Instantiated megafunction "DIV:div_inst|DIV_0002:div_inst|LPM_MULT:qDivProd_uid89_fpDivTest_im15_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 4810
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "DIV:div_inst|DIV_0002:div_inst|dspba_delay:redist1_excREnc_uid133_fpDivTest_q_2" File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 5087
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 134
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/Git/Sonar/FPGA/MagSimTest/FIFO.v Line: 76
Info (12130): Elaborated megafunction instantiation "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: F:/Git/Sonar/FPGA/MagSimTest/FIFO.v Line: 76
Info (12133): Instantiated megafunction "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: F:/Git/Sonar/FPGA/MagSimTest/FIFO.v Line: 76
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "256"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lde1.tdf
    Info (12023): Found entity 1: dcfifo_lde1 File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_lde1" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated" File: f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_gra.tdf
    Info (12023): Found entity 1: a_gray2bin_gra File: F:/Git/Sonar/FPGA/MagSimTest/db/a_gray2bin_gra.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_gra" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_gray2bin_gra:rdptr_g_gray2bin" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_c26.tdf
    Info (12023): Found entity 1: a_graycounter_c26 File: F:/Git/Sonar/FPGA/MagSimTest/db/a_graycounter_c26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_c26" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_c26:rdptr_g1p" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9gb.tdf
    Info (12023): Found entity 1: a_graycounter_9gb File: F:/Git/Sonar/FPGA/MagSimTest/db/a_graycounter_9gb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9gb" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|a_graycounter_9gb:wrptr_g1p" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b01.tdf
    Info (12023): Found entity 1: altsyncram_2b01 File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2b01.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2b01" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|altsyncram_2b01:fifo_ram" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909 File: F:/Git/Sonar/FPGA/MagSimTest/db/dffpipe_909.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_909:rs_brp" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: F:/Git/Sonar/FPGA/MagSimTest/db/dffpipe_tu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|dffpipe_tu8:rs_bwp" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: F:/Git/Sonar/FPGA/MagSimTest/db/alt_synch_pipe_j9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: F:/Git/Sonar/FPGA/MagSimTest/db/dffpipe_4v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6" File: F:/Git/Sonar/FPGA/MagSimTest/db/alt_synch_pipe_j9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_k9l File: F:/Git/Sonar/FPGA/MagSimTest/db/alt_synch_pipe_k9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_k9l" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8 File: F:/Git/Sonar/FPGA/MagSimTest/db/dffpipe_5v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9" File: F:/Git/Sonar/FPGA/MagSimTest/db/alt_synch_pipe_k9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vg5.tdf
    Info (12023): Found entity 1: cmpr_vg5 File: F:/Git/Sonar/FPGA/MagSimTest/db/cmpr_vg5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vg5" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_vg5:rdempty_eq_comp1_lsb" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf
    Info (12023): Found entity 1: cmpr_ug5 File: F:/Git/Sonar/FPGA/MagSimTest/db/cmpr_ug5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ug5" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cmpr_ug5:rdempty_eq_comp1_msb" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i0d.tdf
    Info (12023): Found entity 1: cntr_i0d File: F:/Git/Sonar/FPGA/MagSimTest/db/cntr_i0d.tdf Line: 28
Info (12128): Elaborating entity "cntr_i0d" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|cntr_i0d:cntr_b" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf
    Info (12023): Found entity 1: mux_9d7 File: F:/Git/Sonar/FPGA/MagSimTest/db/mux_9d7.tdf Line: 23
Info (12128): Elaborating entity "mux_9d7" for hierarchy "FIFO:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lde1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux" File: F:/Git/Sonar/FPGA/MagSimTest/db/dcfifo_lde1.tdf Line: 98
Info (12128): Elaborating entity "PDC" for hierarchy "PDC:pdc" File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 146
Info (13014): Ignored 220 buffer(s)
    Info (13016): Ignored 20 CARRY_SUM buffer(s)
    Info (13019): Ignored 200 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: F:/Git/Sonar/FPGA/MagSimTest/DIV/DIV_0002.vhd Line: 5066
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "speakers[1]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[2]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[3]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[4]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[5]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[6]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[7]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[8]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[9]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[10]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[11]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[12]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[13]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[14]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[15]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[16]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[17]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[18]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[19]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[20]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[21]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[22]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[23]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[24]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[25]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[26]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[27]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[28]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[29]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[30]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[31]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[32]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[33]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[34]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[35]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[36]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "speakers[37]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 3
    Warning (13410): Pin "TXD" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 6
    Warning (13410): Pin "LED[0]" is stuck at GND File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 15
    Warning (13410): Pin "LED[1]" is stuck at VCC File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 15
    Warning (13410): Pin "LED[2]" is stuck at VCC File: F:/Git/Sonar/FPGA/MagSimTest/TOP.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "FIR" -- entity does not exist in design
Warning (20013): Ignored 71 assignments for entity "FIR_fir_compiler_ii_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file F:/Git/Sonar/FPGA/MagSimTest/output_files/TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: F:/Git/Sonar/FPGA/MagSimTest/db/pll_altpll.v Line: 46
Warning (15899): PLL "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: F:/Git/Sonar/FPGA/MagSimTest/db/pll_altpll.v Line: 46
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_trq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_trq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_urq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_urq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_urq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_urq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7sq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_trq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_trq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_srq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_srq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_srq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_srq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_prq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_prq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_prq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_prq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_hrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_hrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_sqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_sqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_sqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_sqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_irq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_irq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_irq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_irq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_jrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_jrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_jrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_jrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_krq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_krq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_krq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_krq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_lrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_lrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_lrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_lrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_mrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_mrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_mrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_mrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_nrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_nrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_nrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_nrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_orq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_orq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_orq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_orq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_hrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_hrq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_grq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_grq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_grq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_grq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_frq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_frq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_frq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_frq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_erq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_erq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_erq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_erq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_brq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_brq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_brq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_crq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_crq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_crq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_crq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_vqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_uqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_uqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_uqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_uqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_tqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_drq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_drq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_drq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_drq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_brq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_arq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_arq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_arq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_arq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_9rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_9rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_9rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_9rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_8rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_8rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_8rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_8rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_7rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_2rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_1rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_0rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_3rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_4rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_5rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_6rq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_oqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_oqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_oqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_oqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_pqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_pqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_pqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_pqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_qqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rqq3.tdf Line: 34
Error (16031): Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM. File: F:/Git/Sonar/FPGA/MagSimTest/db/altsyncram_rqq3.tdf Line: 34
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 188 errors, 48 warnings
    Error: Peak virtual memory: 760 megabytes
    Error: Processing ended: Tue Jan 09 15:32:48 2018
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Git/Sonar/FPGA/MagSimTest/output_files/TOP.map.smsg.


