
SR_projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005adc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08005c64  08005c64  00015c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cac  08005cac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005cac  08005cac  00015cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cb4  08005cb4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cb4  08005cb4  00015cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cb8  08005cb8  00015cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  2000000c  08005cc8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08005cc8  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018820  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038d0  00000000  00000000  0003885c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  0003c130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  0003d580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a5ca  00000000  00000000  0003e830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be7f  00000000  00000000  00068dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc40d  00000000  00000000  00084c79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00181086  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005248  00000000  00000000  001810d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005c4c 	.word	0x08005c4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08005c4c 	.word	0x08005c4c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b08c      	sub	sp, #48	; 0x30
 80004d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	f107 031c 	add.w	r3, r7, #28
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]
 80004e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004e2:	4b9d      	ldr	r3, [pc, #628]	; (8000758 <MX_GPIO_Init+0x28c>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004e6:	4a9c      	ldr	r2, [pc, #624]	; (8000758 <MX_GPIO_Init+0x28c>)
 80004e8:	f043 0310 	orr.w	r3, r3, #16
 80004ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004ee:	4b9a      	ldr	r3, [pc, #616]	; (8000758 <MX_GPIO_Init+0x28c>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004f2:	f003 0310 	and.w	r3, r3, #16
 80004f6:	61bb      	str	r3, [r7, #24]
 80004f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fa:	4b97      	ldr	r3, [pc, #604]	; (8000758 <MX_GPIO_Init+0x28c>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004fe:	4a96      	ldr	r2, [pc, #600]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000500:	f043 0304 	orr.w	r3, r3, #4
 8000504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000506:	4b94      	ldr	r3, [pc, #592]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800050a:	f003 0304 	and.w	r3, r3, #4
 800050e:	617b      	str	r3, [r7, #20]
 8000510:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000512:	4b91      	ldr	r3, [pc, #580]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000516:	4a90      	ldr	r2, [pc, #576]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800051c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800051e:	4b8e      	ldr	r3, [pc, #568]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800052a:	4b8b      	ldr	r3, [pc, #556]	; (8000758 <MX_GPIO_Init+0x28c>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800052e:	4a8a      	ldr	r2, [pc, #552]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000530:	f043 0301 	orr.w	r3, r3, #1
 8000534:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000536:	4b88      	ldr	r3, [pc, #544]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800053a:	f003 0301 	and.w	r3, r3, #1
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000542:	4b85      	ldr	r3, [pc, #532]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000546:	4a84      	ldr	r2, [pc, #528]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000548:	f043 0302 	orr.w	r3, r3, #2
 800054c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800054e:	4b82      	ldr	r3, [pc, #520]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000552:	f003 0302 	and.w	r3, r3, #2
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800055a:	4b7f      	ldr	r3, [pc, #508]	; (8000758 <MX_GPIO_Init+0x28c>)
 800055c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055e:	4a7e      	ldr	r2, [pc, #504]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000560:	f043 0308 	orr.w	r3, r3, #8
 8000564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000566:	4b7c      	ldr	r3, [pc, #496]	; (8000758 <MX_GPIO_Init+0x28c>)
 8000568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800056a:	f003 0308 	and.w	r3, r3, #8
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f240 1109 	movw	r1, #265	; 0x109
 8000578:	4878      	ldr	r0, [pc, #480]	; (800075c <MX_GPIO_Init+0x290>)
 800057a:	f001 fc3d 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	210c      	movs	r1, #12
 8000582:	4877      	ldr	r0, [pc, #476]	; (8000760 <MX_GPIO_Init+0x294>)
 8000584:	f001 fc38 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800058e:	4875      	ldr	r0, [pc, #468]	; (8000764 <MX_GPIO_Init+0x298>)
 8000590:	f001 fc32 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800059a:	4872      	ldr	r0, [pc, #456]	; (8000764 <MX_GPIO_Init+0x298>)
 800059c:	f001 fc2c 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2180      	movs	r1, #128	; 0x80
 80005a4:	4870      	ldr	r0, [pc, #448]	; (8000768 <MX_GPIO_Init+0x29c>)
 80005a6:	f001 fc27 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 80005aa:	2308      	movs	r3, #8
 80005ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ae:	2301      	movs	r3, #1
 80005b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b6:	2302      	movs	r3, #2
 80005b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 80005ba:	f107 031c 	add.w	r3, r7, #28
 80005be:	4619      	mov	r1, r3
 80005c0:	4866      	ldr	r0, [pc, #408]	; (800075c <MX_GPIO_Init+0x290>)
 80005c2:	f001 fa6f 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 80005c6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80005ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80005cc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80005d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2300      	movs	r3, #0
 80005d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d6:	f107 031c 	add.w	r3, r7, #28
 80005da:	4619      	mov	r1, r3
 80005dc:	4861      	ldr	r0, [pc, #388]	; (8000764 <MX_GPIO_Init+0x298>)
 80005de:	f001 fa61 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80005e2:	2307      	movs	r3, #7
 80005e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e6:	2300      	movs	r3, #0
 80005e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005ee:	f107 031c 	add.w	r3, r7, #28
 80005f2:	4619      	mov	r1, r3
 80005f4:	485b      	ldr	r0, [pc, #364]	; (8000764 <MX_GPIO_Init+0x298>)
 80005f6:	f001 fa55 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 80005fa:	232f      	movs	r3, #47	; 0x2f
 80005fc:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005fe:	2300      	movs	r3, #0
 8000600:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000602:	2302      	movs	r3, #2
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000606:	f107 031c 	add.w	r3, r7, #28
 800060a:	4619      	mov	r1, r3
 800060c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000610:	f001 fa48 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000614:	2310      	movs	r3, #16
 8000616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000618:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800061c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	2300      	movs	r3, #0
 8000620:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 031c 	add.w	r3, r7, #28
 8000626:	4619      	mov	r1, r3
 8000628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800062c:	f001 fa3a 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000630:	2304      	movs	r3, #4
 8000632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000634:	2301      	movs	r3, #1
 8000636:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000638:	2301      	movs	r3, #1
 800063a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800063c:	2303      	movs	r3, #3
 800063e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000640:	f107 031c 	add.w	r3, r7, #28
 8000644:	4619      	mov	r1, r3
 8000646:	4846      	ldr	r0, [pc, #280]	; (8000760 <MX_GPIO_Init+0x294>)
 8000648:	f001 fa2c 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 800064c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000656:	2301      	movs	r3, #1
 8000658:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800065a:	2303      	movs	r3, #3
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	4619      	mov	r1, r3
 8000664:	483d      	ldr	r0, [pc, #244]	; (800075c <MX_GPIO_Init+0x290>)
 8000666:	f001 fa1d 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 800066a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800066e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000670:	2301      	movs	r3, #1
 8000672:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000678:	2300      	movs	r3, #0
 800067a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	4838      	ldr	r0, [pc, #224]	; (8000764 <MX_GPIO_Init+0x298>)
 8000684:	f001 fa0e 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000688:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800068c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800068e:	2302      	movs	r3, #2
 8000690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000696:	2303      	movs	r3, #3
 8000698:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800069a:	230a      	movs	r3, #10
 800069c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	4619      	mov	r1, r3
 80006a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a8:	f001 f9fc 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 80006ac:	2305      	movs	r3, #5
 80006ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006b0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	2300      	movs	r3, #0
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006ba:	f107 031c 	add.w	r3, r7, #28
 80006be:	4619      	mov	r1, r3
 80006c0:	4829      	ldr	r0, [pc, #164]	; (8000768 <MX_GPIO_Init+0x29c>)
 80006c2:	f001 f9ef 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80006c6:	2380      	movs	r3, #128	; 0x80
 80006c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ca:	2301      	movs	r3, #1
 80006cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d2:	2303      	movs	r3, #3
 80006d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80006d6:	f107 031c 	add.w	r3, r7, #28
 80006da:	4619      	mov	r1, r3
 80006dc:	4822      	ldr	r0, [pc, #136]	; (8000768 <MX_GPIO_Init+0x29c>)
 80006de:	f001 f9e1 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 80006e2:	2308      	movs	r3, #8
 80006e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 80006f2:	f107 031c 	add.w	r3, r7, #28
 80006f6:	4619      	mov	r1, r3
 80006f8:	4819      	ldr	r0, [pc, #100]	; (8000760 <MX_GPIO_Init+0x294>)
 80006fa:	f001 f9d3 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80006fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000704:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 800070e:	f107 031c 	add.w	r3, r7, #28
 8000712:	4619      	mov	r1, r3
 8000714:	4812      	ldr	r0, [pc, #72]	; (8000760 <MX_GPIO_Init+0x294>)
 8000716:	f001 f9c5 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 800071a:	2301      	movs	r3, #1
 800071c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	2301      	movs	r3, #1
 8000720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000722:	2300      	movs	r3, #0
 8000724:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000726:	2300      	movs	r3, #0
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 800072a:	f107 031c 	add.w	r3, r7, #28
 800072e:	4619      	mov	r1, r3
 8000730:	480a      	ldr	r0, [pc, #40]	; (800075c <MX_GPIO_Init+0x290>)
 8000732:	f001 f9b7 	bl	8001aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000736:	2302      	movs	r3, #2
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800073a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800073e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 031c 	add.w	r3, r7, #28
 8000748:	4619      	mov	r1, r3
 800074a:	4804      	ldr	r0, [pc, #16]	; (800075c <MX_GPIO_Init+0x290>)
 800074c:	f001 f9aa 	bl	8001aa4 <HAL_GPIO_Init>

}
 8000750:	bf00      	nop
 8000752:	3730      	adds	r7, #48	; 0x30
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40021000 	.word	0x40021000
 800075c:	48001000 	.word	0x48001000
 8000760:	48000400 	.word	0x48000400
 8000764:	48000800 	.word	0x48000800
 8000768:	48000c00 	.word	0x48000c00

0800076c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000770:	4b1b      	ldr	r3, [pc, #108]	; (80007e0 <MX_I2C1_Init+0x74>)
 8000772:	4a1c      	ldr	r2, [pc, #112]	; (80007e4 <MX_I2C1_Init+0x78>)
 8000774:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000776:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <MX_I2C1_Init+0x74>)
 8000778:	4a1b      	ldr	r2, [pc, #108]	; (80007e8 <MX_I2C1_Init+0x7c>)
 800077a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800077c:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <MX_I2C1_Init+0x74>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000782:	4b17      	ldr	r3, [pc, #92]	; (80007e0 <MX_I2C1_Init+0x74>)
 8000784:	2201      	movs	r2, #1
 8000786:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000788:	4b15      	ldr	r3, [pc, #84]	; (80007e0 <MX_I2C1_Init+0x74>)
 800078a:	2200      	movs	r2, #0
 800078c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <MX_I2C1_Init+0x74>)
 8000790:	2200      	movs	r2, #0
 8000792:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000794:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <MX_I2C1_Init+0x74>)
 8000796:	2200      	movs	r2, #0
 8000798:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <MX_I2C1_Init+0x74>)
 800079c:	2200      	movs	r2, #0
 800079e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007a0:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <MX_I2C1_Init+0x74>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007a6:	480e      	ldr	r0, [pc, #56]	; (80007e0 <MX_I2C1_Init+0x74>)
 80007a8:	f001 fb3e 	bl	8001e28 <HAL_I2C_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007b2:	f000 fad3 	bl	8000d5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007b6:	2100      	movs	r1, #0
 80007b8:	4809      	ldr	r0, [pc, #36]	; (80007e0 <MX_I2C1_Init+0x74>)
 80007ba:	f001 fbc4 	bl	8001f46 <HAL_I2CEx_ConfigAnalogFilter>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007c4:	f000 faca 	bl	8000d5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007c8:	2100      	movs	r1, #0
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_I2C1_Init+0x74>)
 80007cc:	f001 fc06 	bl	8001fdc <HAL_I2CEx_ConfigDigitalFilter>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007d6:	f000 fac1 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000028 	.word	0x20000028
 80007e4:	40005400 	.word	0x40005400
 80007e8:	10909cec 	.word	0x10909cec

080007ec <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_I2C2_Init+0x74>)
 80007f2:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <MX_I2C2_Init+0x78>)
 80007f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_I2C2_Init+0x74>)
 80007f8:	4a1b      	ldr	r2, [pc, #108]	; (8000868 <MX_I2C2_Init+0x7c>)
 80007fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_I2C2_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_I2C2_Init+0x74>)
 8000804:	2201      	movs	r2, #1
 8000806:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_I2C2_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_I2C2_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_I2C2_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_I2C2_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_I2C2_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000826:	480e      	ldr	r0, [pc, #56]	; (8000860 <MX_I2C2_Init+0x74>)
 8000828:	f001 fafe 	bl	8001e28 <HAL_I2C_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000832:	f000 fa93 	bl	8000d5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	4809      	ldr	r0, [pc, #36]	; (8000860 <MX_I2C2_Init+0x74>)
 800083a:	f001 fb84 	bl	8001f46 <HAL_I2CEx_ConfigAnalogFilter>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000844:	f000 fa8a 	bl	8000d5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000848:	2100      	movs	r1, #0
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_I2C2_Init+0x74>)
 800084c:	f001 fbc6 	bl	8001fdc <HAL_I2CEx_ConfigDigitalFilter>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000856:	f000 fa81 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000074 	.word	0x20000074
 8000864:	40005800 	.word	0x40005800
 8000868:	10909cec 	.word	0x10909cec

0800086c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b0ae      	sub	sp, #184	; 0xb8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	2288      	movs	r2, #136	; 0x88
 800088a:	2100      	movs	r1, #0
 800088c:	4618      	mov	r0, r3
 800088e:	f005 f9d5 	bl	8005c3c <memset>
  if(i2cHandle->Instance==I2C1)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a42      	ldr	r2, [pc, #264]	; (80009a0 <HAL_I2C_MspInit+0x134>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d13b      	bne.n	8000914 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800089c:	2340      	movs	r3, #64	; 0x40
 800089e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 fd2d 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80008b4:	f000 fa52 	bl	8000d5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b8:	4b3a      	ldr	r3, [pc, #232]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 80008ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008bc:	4a39      	ldr	r2, [pc, #228]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 80008be:	f043 0302 	orr.w	r3, r3, #2
 80008c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c4:	4b37      	ldr	r3, [pc, #220]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 80008c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c8:	f003 0302 	and.w	r3, r3, #2
 80008cc:	61bb      	str	r3, [r7, #24]
 80008ce:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80008d0:	23c0      	movs	r3, #192	; 0xc0
 80008d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008d6:	2312      	movs	r3, #18
 80008d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008dc:	2301      	movs	r3, #1
 80008de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e2:	2303      	movs	r3, #3
 80008e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008e8:	2304      	movs	r3, #4
 80008ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ee:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80008f2:	4619      	mov	r1, r3
 80008f4:	482c      	ldr	r0, [pc, #176]	; (80009a8 <HAL_I2C_MspInit+0x13c>)
 80008f6:	f001 f8d5 	bl	8001aa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008fa:	4b2a      	ldr	r3, [pc, #168]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 80008fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008fe:	4a29      	ldr	r2, [pc, #164]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000900:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000904:	6593      	str	r3, [r2, #88]	; 0x58
 8000906:	4b27      	ldr	r3, [pc, #156]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800090a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000912:	e040      	b.n	8000996 <HAL_I2C_MspInit+0x12a>
  else if(i2cHandle->Instance==I2C2)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a24      	ldr	r2, [pc, #144]	; (80009ac <HAL_I2C_MspInit+0x140>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d13b      	bne.n	8000996 <HAL_I2C_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800091e:	2380      	movs	r3, #128	; 0x80
 8000920:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000922:	2300      	movs	r3, #0
 8000924:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4618      	mov	r0, r3
 800092c:	f002 fcec 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_I2C_MspInit+0xce>
      Error_Handler();
 8000936:	f000 fa11 	bl	8000d5c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	4b1a      	ldr	r3, [pc, #104]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	4a19      	ldr	r2, [pc, #100]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000940:	f043 0302 	orr.w	r3, r3, #2
 8000944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000946:	4b17      	ldr	r3, [pc, #92]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8000952:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000956:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800095a:	2312      	movs	r3, #18
 800095c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000960:	2301      	movs	r3, #1
 8000962:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800096c:	2304      	movs	r3, #4
 800096e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000972:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000976:	4619      	mov	r1, r3
 8000978:	480b      	ldr	r0, [pc, #44]	; (80009a8 <HAL_I2C_MspInit+0x13c>)
 800097a:	f001 f893 	bl	8001aa4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800097e:	4b09      	ldr	r3, [pc, #36]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000982:	4a08      	ldr	r2, [pc, #32]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 8000984:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000988:	6593      	str	r3, [r2, #88]	; 0x58
 800098a:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_I2C_MspInit+0x138>)
 800098c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800098e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
}
 8000996:	bf00      	nop
 8000998:	37b8      	adds	r7, #184	; 0xb8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40005400 	.word	0x40005400
 80009a4:	40021000 	.word	0x40021000
 80009a8:	48000400 	.word	0x48000400
 80009ac:	40005800 	.word	0x40005800

080009b0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80009b4:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <MX_IWDG_Init+0x34>)
 80009b6:	4a0c      	ldr	r2, [pc, #48]	; (80009e8 <MX_IWDG_Init+0x38>)
 80009b8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <MX_IWDG_Init+0x34>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80009c0:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <MX_IWDG_Init+0x34>)
 80009c2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80009c6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <MX_IWDG_Init+0x34>)
 80009ca:	f640 72ff 	movw	r2, #4095	; 0xfff
 80009ce:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80009d0:	4804      	ldr	r0, [pc, #16]	; (80009e4 <MX_IWDG_Init+0x34>)
 80009d2:	f001 fb4f 	bl	8002074 <HAL_IWDG_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80009dc:	f000 f9be 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	200000c0 	.word	0x200000c0
 80009e8:	40003000 	.word	0x40003000

080009ec <HAL_LCD_MspInit>:
  /* USER CODE END LCD_Init 2 */

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b0ae      	sub	sp, #184	; 0xb8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]
 8000a02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a04:	f107 031c 	add.w	r3, r7, #28
 8000a08:	2288      	movs	r2, #136	; 0x88
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f005 f915 	bl	8005c3c <memset>
  if(lcdHandle->Instance==LCD)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4a57      	ldr	r2, [pc, #348]	; (8000b74 <HAL_LCD_MspInit+0x188>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	f040 80a6 	bne.w	8000b6a <HAL_LCD_MspInit+0x17e>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a22:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	4618      	mov	r0, r3
 8000a32:	f002 fc69 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8000a3c:	f000 f98e 	bl	8000d5c <Error_Handler>
    }

    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8000a40:	4b4d      	ldr	r3, [pc, #308]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a44:	4a4c      	ldr	r2, [pc, #304]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a4a:	6593      	str	r3, [r2, #88]	; 0x58
 8000a4c:	4b4a      	ldr	r3, [pc, #296]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a54:	61bb      	str	r3, [r7, #24]
 8000a56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a58:	4b47      	ldr	r3, [pc, #284]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5c:	4a46      	ldr	r2, [pc, #280]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a64:	4b44      	ldr	r3, [pc, #272]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a68:	f003 0304 	and.w	r3, r3, #4
 8000a6c:	617b      	str	r3, [r7, #20]
 8000a6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4b41      	ldr	r3, [pc, #260]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a74:	4a40      	ldr	r2, [pc, #256]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a7c:	4b3e      	ldr	r3, [pc, #248]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a80:	f003 0301 	and.w	r3, r3, #1
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a88:	4b3b      	ldr	r3, [pc, #236]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8c:	4a3a      	ldr	r2, [pc, #232]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a8e:	f043 0302 	orr.w	r3, r3, #2
 8000a92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a94:	4b38      	ldr	r3, [pc, #224]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a98:	f003 0302 	and.w	r3, r3, #2
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa0:	4b35      	ldr	r3, [pc, #212]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa4:	4a34      	ldr	r2, [pc, #208]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000aa6:	f043 0308 	orr.w	r3, r3, #8
 8000aaa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aac:	4b32      	ldr	r3, [pc, #200]	; (8000b78 <HAL_LCD_MspInit+0x18c>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab0:	f003 0308 	and.w	r3, r3, #8
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin
 8000ab8:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000abc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000ad2:	230b      	movs	r3, #11
 8000ad4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000adc:	4619      	mov	r1, r3
 8000ade:	4827      	ldr	r0, [pc, #156]	; (8000b7c <HAL_LCD_MspInit+0x190>)
 8000ae0:	f000 ffe0 	bl	8001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin
 8000ae4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000ae8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aec:	2302      	movs	r3, #2
 8000aee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000afe:	230b      	movs	r3, #11
 8000b00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b04:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0e:	f000 ffc9 	bl	8001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 8000b12:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000b16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b2c:	230b      	movs	r3, #11
 8000b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b32:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b36:	4619      	mov	r1, r3
 8000b38:	4811      	ldr	r0, [pc, #68]	; (8000b80 <HAL_LCD_MspInit+0x194>)
 8000b3a:	f000 ffb3 	bl	8001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 8000b3e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000b42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	2302      	movs	r3, #2
 8000b48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b58:	230b      	movs	r3, #11
 8000b5a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b5e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b62:	4619      	mov	r1, r3
 8000b64:	4807      	ldr	r0, [pc, #28]	; (8000b84 <HAL_LCD_MspInit+0x198>)
 8000b66:	f000 ff9d 	bl	8001aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	37b8      	adds	r7, #184	; 0xb8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40002400 	.word	0x40002400
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	48000800 	.word	0x48000800
 8000b80:	48000400 	.word	0x48000400
 8000b84:	48000c00 	.word	0x48000c00

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8c:	f000 fe04 	bl	8001798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b90:	f000 f820 	bl	8000bd4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b94:	f000 f880 	bl	8000c98 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b98:	f7ff fc98 	bl	80004cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b9c:	f7ff fde6 	bl	800076c <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ba0:	f7ff fe24 	bl	80007ec <MX_I2C2_Init>
//  MX_LCD_Init();
  MX_QUADSPI_Init();
 8000ba4:	f000 f8e0 	bl	8000d68 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8000ba8:	f000 f9d6 	bl	8000f58 <MX_SAI1_Init>
  MX_SPI2_Init();
 8000bac:	f000 faf4 	bl	8001198 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000bb0:	f000 fd3a 	bl	8001628 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000bb4:	f000 f942 	bl	8000e3c <MX_RTC_Init>
  MX_IWDG_Init();
 8000bb8:	f7ff fefa 	bl	80009b0 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8000bbc:	f000 fb6e 	bl	800129c <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 8000bc0:	f000 fc02 	bl	80013c8 <BSP_LCD_GLASS_Clear>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //LCD bar demo starts
	  LCDBarDemo();
 8000bc4:	f000 f892 	bl	8000cec <LCDBarDemo>
	  //LCD bar demo ends


	  HAL_IWDG_Refresh(&hiwdg);
 8000bc8:	4801      	ldr	r0, [pc, #4]	; (8000bd0 <main+0x48>)
 8000bca:	f001 faa2 	bl	8002112 <HAL_IWDG_Refresh>
	  LCDBarDemo();
 8000bce:	e7f9      	b.n	8000bc4 <main+0x3c>
 8000bd0:	200000c0 	.word	0x200000c0

08000bd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b096      	sub	sp, #88	; 0x58
 8000bd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bda:	f107 0314 	add.w	r3, r7, #20
 8000bde:	2244      	movs	r2, #68	; 0x44
 8000be0:	2100      	movs	r1, #0
 8000be2:	4618      	mov	r0, r3
 8000be4:	f005 f82a 	bl	8005c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be8:	463b      	mov	r3, r7
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bf6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bfa:	f001 fc85 	bl	8002508 <HAL_PWREx_ControlVoltageScaling>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c04:	f000 f8aa 	bl	8000d5c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c08:	f001 fc60 	bl	80024cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c0c:	4b21      	ldr	r3, [pc, #132]	; (8000c94 <SystemClock_Config+0xc0>)
 8000c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c12:	4a20      	ldr	r2, [pc, #128]	; (8000c94 <SystemClock_Config+0xc0>)
 8000c14:	f023 0318 	bic.w	r3, r3, #24
 8000c18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000c1c:	230e      	movs	r3, #14
 8000c1e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c20:	2301      	movs	r3, #1
 8000c22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c28:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c2a:	2310      	movs	r3, #16
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c32:	2302      	movs	r3, #2
 8000c34:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c36:	2302      	movs	r3, #2
 8000c38:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c3e:	230a      	movs	r3, #10
 8000c40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c42:	2307      	movs	r3, #7
 8000c44:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4618      	mov	r0, r3
 8000c54:	f001 fd6a 	bl	800272c <HAL_RCC_OscConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c5e:	f000 f87d 	bl	8000d5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c62:	230f      	movs	r3, #15
 8000c64:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c66:	2303      	movs	r3, #3
 8000c68:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c76:	463b      	mov	r3, r7
 8000c78:	2104      	movs	r1, #4
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f002 f93e 	bl	8002efc <HAL_RCC_ClockConfig>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000c86:	f000 f869 	bl	8000d5c <Error_Handler>
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	3758      	adds	r7, #88	; 0x58
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000

08000c98 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b0a2      	sub	sp, #136	; 0x88
 8000c9c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	2288      	movs	r2, #136	; 0x88
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f004 ffc9 	bl	8005c3c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000caa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cae:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cc0:	2307      	movs	r3, #7
 8000cc2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cd0:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd2:	463b      	mov	r3, r7
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f002 fb17 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000ce0:	f000 f83c 	bl	8000d5c <Error_Handler>
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	3788      	adds	r7, #136	; 0x88
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <LCDBarDemo>:

/* USER CODE BEGIN 4 */
void LCDBarDemo(){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
	uint32_t last_ms=HAL_GetTick();
 8000cf2:	f000 fdc1 	bl	8001878 <HAL_GetTick>
 8000cf6:	60f8      	str	r0, [r7, #12]
	uint32_t now=last_ms;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	607b      	str	r3, [r7, #4]
	uint32_t delay_500ms=500;
 8000cfc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d00:	603b      	str	r3, [r7, #0]
	int i=0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	60bb      	str	r3, [r7, #8]

	while(!(i>LCD_BAR_3)){
 8000d06:	e01e      	b.n	8000d46 <LCDBarDemo+0x5a>
		now = HAL_GetTick();
 8000d08:	f000 fdb6 	bl	8001878 <HAL_GetTick>
 8000d0c:	6078      	str	r0, [r7, #4]
		BSP_LCD_GLASS_Clear();
 8000d0e:	f000 fb5b 	bl	80013c8 <BSP_LCD_GLASS_Clear>
		BSP_LCD_GLASS_DisplayBar(i);
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 fafb 	bl	8001310 <BSP_LCD_GLASS_DisplayBar>

		if (now - last_ms >= 2*delay_500ms){
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	1ad2      	subs	r2, r2, r3
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d30b      	bcc.n	8000d40 <LCDBarDemo+0x54>
			if(i==0){
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d103      	bne.n	8000d36 <LCDBarDemo+0x4a>
				i+=1;
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	3301      	adds	r3, #1
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	e002      	b.n	8000d3c <LCDBarDemo+0x50>
			}
			else{
				i=i<<1;
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	60bb      	str	r3, [r7, #8]
			}
			last_ms = now;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	60fb      	str	r3, [r7, #12]
			}
		HAL_IWDG_Refresh(&hiwdg);
 8000d40:	4805      	ldr	r0, [pc, #20]	; (8000d58 <LCDBarDemo+0x6c>)
 8000d42:	f001 f9e6 	bl	8002112 <HAL_IWDG_Refresh>
	while(!(i>LCD_BAR_3)){
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b08      	cmp	r3, #8
 8000d4a:	dddd      	ble.n	8000d08 <LCDBarDemo+0x1c>
		}
	BSP_LCD_GLASS_Clear();
 8000d4c:	f000 fb3c 	bl	80013c8 <BSP_LCD_GLASS_Clear>
}
 8000d50:	bf00      	nop
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200000c0 	.word	0x200000c0

08000d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d60:	b672      	cpsid	i
}
 8000d62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <Error_Handler+0x8>
	...

08000d68 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d6e:	4a10      	ldr	r2, [pc, #64]	; (8000db0 <MX_QUADSPI_Init+0x48>)
 8000d70:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d7a:	2204      	movs	r2, #4
 8000d7c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d80:	2210      	movs	r2, #16
 8000d82:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d84:	4b09      	ldr	r3, [pc, #36]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d86:	2218      	movs	r2, #24
 8000d88:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_QUADSPI_Init+0x44>)
 8000d98:	f001 fc0c 	bl	80025b4 <HAL_QSPI_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000da2:	f7ff ffdb 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	200000d0 	.word	0x200000d0
 8000db0:	a0001000 	.word	0xa0001000

08000db4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <HAL_QSPI_MspInit+0x7c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d128      	bne.n	8000e28 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000dd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000dda:	4a16      	ldr	r2, [pc, #88]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de0:	6513      	str	r3, [r2, #80]	; 0x50
 8000de2:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dee:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df2:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000df4:	f043 0310 	orr.w	r3, r3, #16
 8000df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <HAL_QSPI_MspInit+0x80>)
 8000dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfe:	f003 0310 	and.w	r3, r3, #16
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin
 8000e06:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000e0a:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e18:	230a      	movs	r3, #10
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4805      	ldr	r0, [pc, #20]	; (8000e38 <HAL_QSPI_MspInit+0x84>)
 8000e24:	f000 fe3e 	bl	8001aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000e28:	bf00      	nop
 8000e2a:	3728      	adds	r7, #40	; 0x28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	a0001000 	.word	0xa0001000
 8000e34:	40021000 	.word	0x40021000
 8000e38:	48001000 	.word	0x48001000

08000e3c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e50:	2300      	movs	r3, #0
 8000e52:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e54:	4b25      	ldr	r3, [pc, #148]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e56:	4a26      	ldr	r2, [pc, #152]	; (8000ef0 <MX_RTC_Init+0xb4>)
 8000e58:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e5a:	4b24      	ldr	r3, [pc, #144]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e60:	4b22      	ldr	r3, [pc, #136]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e62:	227f      	movs	r2, #127	; 0x7f
 8000e64:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e66:	4b21      	ldr	r3, [pc, #132]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e68:	22ff      	movs	r2, #255	; 0xff
 8000e6a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e6c:	4b1f      	ldr	r3, [pc, #124]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000e72:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e78:	4b1c      	ldr	r3, [pc, #112]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e84:	4819      	ldr	r0, [pc, #100]	; (8000eec <MX_RTC_Init+0xb0>)
 8000e86:	f003 fd59 	bl	800493c <HAL_RTC_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000e90:	f7ff ff64 	bl	8000d5c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	480f      	ldr	r0, [pc, #60]	; (8000eec <MX_RTC_Init+0xb0>)
 8000eb0:	f003 fdbf 	bl	8004a32 <HAL_RTC_SetTime>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000eba:	f7ff ff4f 	bl	8000d5c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8000ebe:	2306      	movs	r3, #6
 8000ec0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x19;
 8000ec6:	2319      	movs	r3, #25
 8000ec8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8000eca:	2322      	movs	r3, #34	; 0x22
 8000ecc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ece:	463b      	mov	r3, r7
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4805      	ldr	r0, [pc, #20]	; (8000eec <MX_RTC_Init+0xb0>)
 8000ed6:	f003 fe49 	bl	8004b6c <HAL_RTC_SetDate>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000ee0:	f7ff ff3c 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ee4:	bf00      	nop
 8000ee6:	3718      	adds	r7, #24
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000114 	.word	0x20000114
 8000ef0:	40002800 	.word	0x40002800

08000ef4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b0a4      	sub	sp, #144	; 0x90
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	2288      	movs	r2, #136	; 0x88
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f004 fe99 	bl	8005c3c <memset>
  if(rtcHandle->Instance==RTC)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a10      	ldr	r2, [pc, #64]	; (8000f50 <HAL_RTC_MspInit+0x5c>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d118      	bne.n	8000f46 <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f18:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	4618      	mov	r0, r3
 8000f28:	f002 f9ee 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000f32:	f7ff ff13 	bl	8000d5c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f36:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <HAL_RTC_MspInit+0x60>)
 8000f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f3c:	4a05      	ldr	r2, [pc, #20]	; (8000f54 <HAL_RTC_MspInit+0x60>)
 8000f3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000f46:	bf00      	nop
 8000f48:	3790      	adds	r7, #144	; 0x90
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40002800 	.word	0x40002800
 8000f54:	40021000 	.word	0x40021000

08000f58 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8000f5c:	4b4d      	ldr	r3, [pc, #308]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f5e:	4a4e      	ldr	r2, [pc, #312]	; (8001098 <MX_SAI1_Init+0x140>)
 8000f60:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000f62:	4b4c      	ldr	r3, [pc, #304]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f68:	4b4a      	ldr	r3, [pc, #296]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000f6e:	4b49      	ldr	r3, [pc, #292]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000f74:	4b47      	ldr	r3, [pc, #284]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000f7a:	4b46      	ldr	r3, [pc, #280]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000f80:	4b44      	ldr	r3, [pc, #272]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f86:	4b43      	ldr	r3, [pc, #268]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f8c:	4b41      	ldr	r3, [pc, #260]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f92:	4b40      	ldr	r3, [pc, #256]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000f98:	4b3e      	ldr	r3, [pc, #248]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000f9a:	4a40      	ldr	r2, [pc, #256]	; (800109c <MX_SAI1_Init+0x144>)
 8000f9c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f9e:	4b3d      	ldr	r3, [pc, #244]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000fa4:	4b3b      	ldr	r3, [pc, #236]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000faa:	4b3a      	ldr	r3, [pc, #232]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fb0:	4b38      	ldr	r3, [pc, #224]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000fb6:	4b37      	ldr	r3, [pc, #220]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fb8:	2208      	movs	r2, #8
 8000fba:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000fbc:	4b35      	ldr	r3, [pc, #212]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000fc2:	4b34      	ldr	r3, [pc, #208]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000fc8:	4b32      	ldr	r3, [pc, #200]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000fce:	4b31      	ldr	r3, [pc, #196]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000fd4:	4b2f      	ldr	r3, [pc, #188]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000fda:	4b2e      	ldr	r3, [pc, #184]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000fe0:	4b2c      	ldr	r3, [pc, #176]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000fe6:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000fec:	4829      	ldr	r0, [pc, #164]	; (8001094 <MX_SAI1_Init+0x13c>)
 8000fee:	f003 fefb 	bl	8004de8 <HAL_SAI_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000ff8:	f7ff feb0 	bl	8000d5c <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8000ffc:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <MX_SAI1_Init+0x148>)
 8000ffe:	4a29      	ldr	r2, [pc, #164]	; (80010a4 <MX_SAI1_Init+0x14c>)
 8001000:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001002:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001004:	2200      	movs	r2, #0
 8001006:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001008:	4b25      	ldr	r3, [pc, #148]	; (80010a0 <MX_SAI1_Init+0x148>)
 800100a:	2203      	movs	r2, #3
 800100c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001010:	2240      	movs	r2, #64	; 0x40
 8001012:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001014:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001016:	2200      	movs	r2, #0
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800101a:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <MX_SAI1_Init+0x148>)
 800101c:	2200      	movs	r2, #0
 800101e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001020:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001022:	2201      	movs	r2, #1
 8001024:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001026:	4b1e      	ldr	r3, [pc, #120]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800102c:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <MX_SAI1_Init+0x148>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001032:	4b1b      	ldr	r3, [pc, #108]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001034:	2200      	movs	r2, #0
 8001036:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <MX_SAI1_Init+0x148>)
 800103a:	2200      	movs	r2, #0
 800103c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001040:	2200      	movs	r2, #0
 8001042:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001046:	2200      	movs	r2, #0
 8001048:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 800104a:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <MX_SAI1_Init+0x148>)
 800104c:	2208      	movs	r2, #8
 800104e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001052:	2201      	movs	r2, #1
 8001054:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001056:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001058:	2200      	movs	r2, #0
 800105a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <MX_SAI1_Init+0x148>)
 800105e:	2200      	movs	r2, #0
 8001060:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001064:	2200      	movs	r2, #0
 8001066:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001068:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <MX_SAI1_Init+0x148>)
 800106a:	2200      	movs	r2, #0
 800106c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800106e:	4b0c      	ldr	r3, [pc, #48]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001070:	2200      	movs	r2, #0
 8001072:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001074:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001076:	2201      	movs	r2, #1
 8001078:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 800107a:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <MX_SAI1_Init+0x148>)
 800107c:	2200      	movs	r2, #0
 800107e:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8001080:	4807      	ldr	r0, [pc, #28]	; (80010a0 <MX_SAI1_Init+0x148>)
 8001082:	f003 feb1 	bl	8004de8 <HAL_SAI_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 800108c:	f7ff fe66 	bl	8000d5c <Error_Handler>

  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000138 	.word	0x20000138
 8001098:	40015404 	.word	0x40015404
 800109c:	0002ee00 	.word	0x0002ee00
 80010a0:	200001bc 	.word	0x200001bc
 80010a4:	40015424 	.word	0x40015424

080010a8 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a33      	ldr	r2, [pc, #204]	; (8001184 <HAL_SAI_MspInit+0xdc>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d135      	bne.n	8001126 <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80010ba:	4b33      	ldr	r3, [pc, #204]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d10b      	bne.n	80010da <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <HAL_SAI_MspInit+0xe4>)
 80010c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010c6:	4a31      	ldr	r2, [pc, #196]	; (800118c <HAL_SAI_MspInit+0xe4>)
 80010c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010cc:	6613      	str	r3, [r2, #96]	; 0x60
 80010ce:	4b2f      	ldr	r3, [pc, #188]	; (800118c <HAL_SAI_MspInit+0xe4>)
 80010d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80010da:	4b2b      	ldr	r3, [pc, #172]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	3301      	adds	r3, #1
 80010e0:	4a29      	ldr	r2, [pc, #164]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 80010e2:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80010e4:	2374      	movs	r3, #116	; 0x74
 80010e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80010f4:	230d      	movs	r3, #13
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4824      	ldr	r0, [pc, #144]	; (8001190 <HAL_SAI_MspInit+0xe8>)
 8001100:	f000 fcd0 	bl	8001aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8001104:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001108:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2300      	movs	r3, #0
 8001114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001116:	230d      	movs	r3, #13
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	481b      	ldr	r0, [pc, #108]	; (8001190 <HAL_SAI_MspInit+0xe8>)
 8001122:	f000 fcbf 	bl	8001aa4 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI1_Block_B)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a1a      	ldr	r2, [pc, #104]	; (8001194 <HAL_SAI_MspInit+0xec>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d124      	bne.n	800117a <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8001130:	4b15      	ldr	r3, [pc, #84]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d10b      	bne.n	8001150 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001138:	4b14      	ldr	r3, [pc, #80]	; (800118c <HAL_SAI_MspInit+0xe4>)
 800113a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800113c:	4a13      	ldr	r2, [pc, #76]	; (800118c <HAL_SAI_MspInit+0xe4>)
 800113e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001142:	6613      	str	r3, [r2, #96]	; 0x60
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <HAL_SAI_MspInit+0xe4>)
 8001146:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001148:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8001150:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <HAL_SAI_MspInit+0xe0>)
 8001158:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE7     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800115a:	2380      	movs	r3, #128	; 0x80
 800115c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800116a:	230d      	movs	r3, #13
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	4619      	mov	r1, r3
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <HAL_SAI_MspInit+0xe8>)
 8001176:	f000 fc95 	bl	8001aa4 <HAL_GPIO_Init>

    }
}
 800117a:	bf00      	nop
 800117c:	3728      	adds	r7, #40	; 0x28
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40015404 	.word	0x40015404
 8001188:	20000240 	.word	0x20000240
 800118c:	40021000 	.word	0x40021000
 8001190:	48001000 	.word	0x48001000
 8001194:	40015424 	.word	0x40015424

08001198 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <MX_SPI2_Init+0x74>)
 800119e:	4a1c      	ldr	r2, [pc, #112]	; (8001210 <MX_SPI2_Init+0x78>)
 80011a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011a2:	4b1a      	ldr	r3, [pc, #104]	; (800120c <MX_SPI2_Init+0x74>)
 80011a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <MX_SPI2_Init+0x74>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <MX_SPI2_Init+0x74>)
 80011b2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_SPI2_Init+0x74>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <MX_SPI2_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_SPI2_Init+0x74>)
 80011c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_SPI2_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_SPI2_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_SPI2_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_SPI2_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_SPI2_Init+0x74>)
 80011e6:	2207      	movs	r2, #7
 80011e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_SPI2_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_SPI2_Init+0x74>)
 80011f2:	2208      	movs	r2, #8
 80011f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_SPI2_Init+0x74>)
 80011f8:	f003 ffa2 	bl	8005140 <HAL_SPI_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001202:	f7ff fdab 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000244 	.word	0x20000244
 8001210:	40003800 	.word	0x40003800

08001214 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	; 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a17      	ldr	r2, [pc, #92]	; (8001290 <HAL_SPI_MspInit+0x7c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d127      	bne.n	8001286 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <HAL_SPI_MspInit+0x80>)
 8001238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800123a:	4a16      	ldr	r2, [pc, #88]	; (8001294 <HAL_SPI_MspInit+0x80>)
 800123c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001240:	6593      	str	r3, [r2, #88]	; 0x58
 8001242:	4b14      	ldr	r3, [pc, #80]	; (8001294 <HAL_SPI_MspInit+0x80>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <HAL_SPI_MspInit+0x80>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	4a10      	ldr	r2, [pc, #64]	; (8001294 <HAL_SPI_MspInit+0x80>)
 8001254:	f043 0308 	orr.w	r3, r3, #8
 8001258:	64d3      	str	r3, [r2, #76]	; 0x4c
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <HAL_SPI_MspInit+0x80>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8001266:	231a      	movs	r3, #26
 8001268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	2303      	movs	r3, #3
 8001274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001276:	2305      	movs	r3, #5
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	; (8001298 <HAL_SPI_MspInit+0x84>)
 8001282:	f000 fc0f 	bl	8001aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	; 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40003800 	.word	0x40003800
 8001294:	40021000 	.word	0x40021000
 8001298:	48000c00 	.word	0x48000c00

0800129c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80012a0:	4b19      	ldr	r3, [pc, #100]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012a2:	4a1a      	ldr	r2, [pc, #104]	; (800130c <BSP_LCD_GLASS_Init+0x70>)
 80012a4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80012a6:	4b18      	ldr	r3, [pc, #96]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80012ac:	4b16      	ldr	r3, [pc, #88]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012ae:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80012b2:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012b6:	220c      	movs	r2, #12
 80012b8:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80012ba:	4b13      	ldr	r3, [pc, #76]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012bc:	2240      	movs	r2, #64	; 0x40
 80012be:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012c8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80012cc:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80012d4:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012d6:	2240      	movs	r2, #64	; 0x40
 80012d8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80012da:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80012e6:	4b08      	ldr	r3, [pc, #32]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ec:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80012ee:	4b06      	ldr	r3, [pc, #24]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012f6:	f000 f871 	bl	80013dc <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80012fa:	4803      	ldr	r0, [pc, #12]	; (8001308 <BSP_LCD_GLASS_Init+0x6c>)
 80012fc:	f000 ff1a 	bl	8002134 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001300:	f000 f862 	bl	80013c8 <BSP_LCD_GLASS_Clear>
}
 8001304:	bf00      	nop
 8001306:	bd80      	pop	{r7, pc}
 8001308:	200002a8 	.word	0x200002a8
 800130c:	40002400 	.word	0x40002400

08001310 <BSP_LCD_GLASS_DisplayBar>:
  *     @arg BAR0: LCD GLASS Bar 2
  *     @arg BAR0: LCD GLASS Bar 3
  * @retval None
  */
void BSP_LCD_GLASS_DisplayBar(uint32_t BarId)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t position = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]

  /* Check which bar is selected */
  while ((BarId) >> position)
 800131c:	e044      	b.n	80013a8 <BSP_LCD_GLASS_DisplayBar+0x98>
  {
    /* Check if current bar is selected */
    switch (BarId & (1 << position))
 800131e:	2201      	movs	r2, #1
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	461a      	mov	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4013      	ands	r3, r2
 800132c:	3b01      	subs	r3, #1
 800132e:	2b07      	cmp	r3, #7
 8001330:	d836      	bhi.n	80013a0 <BSP_LCD_GLASS_DisplayBar+0x90>
 8001332:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <BSP_LCD_GLASS_DisplayBar+0x28>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	08001359 	.word	0x08001359
 800133c:	0800136b 	.word	0x0800136b
 8001340:	080013a1 	.word	0x080013a1
 8001344:	0800137d 	.word	0x0800137d
 8001348:	080013a1 	.word	0x080013a1
 800134c:	080013a1 	.word	0x080013a1
 8001350:	080013a1 	.word	0x080013a1
 8001354:	0800138f 	.word	0x0800138f
    {
        /* Bar 0 */
      case LCD_BAR_0:
        /* Set BAR0 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG), LCD_BAR0_SEG);
 8001358:	f44f 7380 	mov.w	r3, #256	; 0x100
 800135c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001360:	2106      	movs	r1, #6
 8001362:	4818      	ldr	r0, [pc, #96]	; (80013c4 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8001364:	f000 ffa6 	bl	80022b4 <HAL_LCD_Write>
        break;
 8001368:	e01b      	b.n	80013a2 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 1 */
      case LCD_BAR_1:
        /* Set BAR1 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG), LCD_BAR1_SEG);
 800136a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800136e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001372:	2104      	movs	r1, #4
 8001374:	4813      	ldr	r0, [pc, #76]	; (80013c4 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8001376:	f000 ff9d 	bl	80022b4 <HAL_LCD_Write>
        break;
 800137a:	e012      	b.n	80013a2 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 2 */
      case LCD_BAR_2:
        /* Set BAR2 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR2_SEG), LCD_BAR2_SEG);
 800137c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001380:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8001384:	2106      	movs	r1, #6
 8001386:	480f      	ldr	r0, [pc, #60]	; (80013c4 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8001388:	f000 ff94 	bl	80022b4 <HAL_LCD_Write>
        break;
 800138c:	e009      	b.n	80013a2 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 3 */
      case LCD_BAR_3:
        /* Set BAR3 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR3_SEG), LCD_BAR3_SEG);
 800138e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001392:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8001396:	2104      	movs	r1, #4
 8001398:	480a      	ldr	r0, [pc, #40]	; (80013c4 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 800139a:	f000 ff8b 	bl	80022b4 <HAL_LCD_Write>
        break;
 800139e:	e000      	b.n	80013a2 <BSP_LCD_GLASS_DisplayBar+0x92>

      default:
        break;
 80013a0:	bf00      	nop
    }
    position++;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
  while ((BarId) >> position)
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	fa22 f303 	lsr.w	r3, r2, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1b4      	bne.n	800131e <BSP_LCD_GLASS_DisplayBar+0xe>
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80013b4:	4803      	ldr	r0, [pc, #12]	; (80013c4 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 80013b6:	f001 f82e 	bl	8002416 <HAL_LCD_UpdateDisplayRequest>
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200002a8 	.word	0x200002a8

080013c8 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80013cc:	4802      	ldr	r0, [pc, #8]	; (80013d8 <BSP_LCD_GLASS_Clear+0x10>)
 80013ce:	f000 ffcc 	bl	800236a <HAL_LCD_Clear>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200002a8 	.word	0x200002a8

080013dc <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b0c0      	sub	sp, #256	; 0x100
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80013e4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80013f4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80013f8:	2244      	movs	r2, #68	; 0x44
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f004 fc1d 	bl	8005c3c <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2288      	movs	r2, #136	; 0x88
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f004 fc16 	bl	8005c3c <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001410:	4b51      	ldr	r3, [pc, #324]	; (8001558 <LCD_MspInit+0x17c>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	4a50      	ldr	r2, [pc, #320]	; (8001558 <LCD_MspInit+0x17c>)
 8001416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141a:	6593      	str	r3, [r2, #88]	; 0x58
 800141c:	4b4e      	ldr	r3, [pc, #312]	; (8001558 <LCD_MspInit+0x17c>)
 800141e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001424:	61fb      	str	r3, [r7, #28]
 8001426:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001428:	2304      	movs	r3, #4
 800142a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800142e:	2300      	movs	r3, #0
 8001430:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001434:	2301      	movs	r3, #1
 8001436:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800143a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800143e:	4618      	mov	r0, r3
 8001440:	f001 f974 	bl	800272c <HAL_RCC_OscConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d000      	beq.n	800144c <LCD_MspInit+0x70>
  {
    while (1);
 800144a:	e7fe      	b.n	800144a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800144c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001450:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001452:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001456:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	4618      	mov	r0, r3
 8001460:	f001 ff52 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001464:	4b3c      	ldr	r3, [pc, #240]	; (8001558 <LCD_MspInit+0x17c>)
 8001466:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001468:	4a3b      	ldr	r2, [pc, #236]	; (8001558 <LCD_MspInit+0x17c>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001470:	4b39      	ldr	r3, [pc, #228]	; (8001558 <LCD_MspInit+0x17c>)
 8001472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	61bb      	str	r3, [r7, #24]
 800147a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	4b36      	ldr	r3, [pc, #216]	; (8001558 <LCD_MspInit+0x17c>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001480:	4a35      	ldr	r2, [pc, #212]	; (8001558 <LCD_MspInit+0x17c>)
 8001482:	f043 0302 	orr.w	r3, r3, #2
 8001486:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001488:	4b33      	ldr	r3, [pc, #204]	; (8001558 <LCD_MspInit+0x17c>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001494:	4b30      	ldr	r3, [pc, #192]	; (8001558 <LCD_MspInit+0x17c>)
 8001496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001498:	4a2f      	ldr	r2, [pc, #188]	; (8001558 <LCD_MspInit+0x17c>)
 800149a:	f043 0304 	orr.w	r3, r3, #4
 800149e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <LCD_MspInit+0x17c>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ac:	4b2a      	ldr	r3, [pc, #168]	; (8001558 <LCD_MspInit+0x17c>)
 80014ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b0:	4a29      	ldr	r2, [pc, #164]	; (8001558 <LCD_MspInit+0x17c>)
 80014b2:	f043 0308 	orr.w	r3, r3, #8
 80014b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <LCD_MspInit+0x17c>)
 80014ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80014c4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80014c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d8:	2303      	movs	r3, #3
 80014da:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80014de:	230b      	movs	r3, #11
 80014e0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80014e4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014e8:	4619      	mov	r1, r3
 80014ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ee:	f000 fad9 	bl	8001aa4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80014f2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80014f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80014fa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014fe:	4619      	mov	r1, r3
 8001500:	4816      	ldr	r0, [pc, #88]	; (800155c <LCD_MspInit+0x180>)
 8001502:	f000 facf 	bl	8001aa4 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001506:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800150a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800150e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001512:	4619      	mov	r1, r3
 8001514:	4812      	ldr	r0, [pc, #72]	; (8001560 <LCD_MspInit+0x184>)
 8001516:	f000 fac5 	bl	8001aa4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800151a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800151e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001522:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001526:	4619      	mov	r1, r3
 8001528:	480e      	ldr	r0, [pc, #56]	; (8001564 <LCD_MspInit+0x188>)
 800152a:	f000 fabb 	bl	8001aa4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800152e:	2002      	movs	r0, #2
 8001530:	f000 f9ae 	bl	8001890 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <LCD_MspInit+0x17c>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001538:	4a07      	ldr	r2, [pc, #28]	; (8001558 <LCD_MspInit+0x17c>)
 800153a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800153e:	6593      	str	r3, [r2, #88]	; 0x58
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <LCD_MspInit+0x17c>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
}
 800154c:	bf00      	nop
 800154e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000
 800155c:	48000400 	.word	0x48000400
 8001560:	48000800 	.word	0x48000800
 8001564:	48000c00 	.word	0x48000c00

08001568 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800156e:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <HAL_MspInit+0x44>)
 8001570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <HAL_MspInit+0x44>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6613      	str	r3, [r2, #96]	; 0x60
 800157a:	4b0c      	ldr	r3, [pc, #48]	; (80015ac <HAL_MspInit+0x44>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001586:	4b09      	ldr	r3, [pc, #36]	; (80015ac <HAL_MspInit+0x44>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	4a08      	ldr	r2, [pc, #32]	; (80015ac <HAL_MspInit+0x44>)
 800158c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001590:	6593      	str	r3, [r2, #88]	; 0x58
 8001592:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_MspInit+0x44>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000

080015b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015b4:	e7fe      	b.n	80015b4 <NMI_Handler+0x4>

080015b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015b6:	b480      	push	{r7}
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ba:	e7fe      	b.n	80015ba <HardFault_Handler+0x4>

080015bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c0:	e7fe      	b.n	80015c0 <MemManage_Handler+0x4>

080015c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c6:	e7fe      	b.n	80015c6 <BusFault_Handler+0x4>

080015c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015cc:	e7fe      	b.n	80015cc <UsageFault_Handler+0x4>

080015ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ce:	b480      	push	{r7}
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fc:	f000 f928 	bl	8001850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}

08001604 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <SystemInit+0x20>)
 800160a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800160e:	4a05      	ldr	r2, [pc, #20]	; (8001624 <SystemInit+0x20>)
 8001610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800162c:	4b14      	ldr	r3, [pc, #80]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800162e:	4a15      	ldr	r2, [pc, #84]	; (8001684 <MX_USART2_UART_Init+0x5c>)
 8001630:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001632:	4b13      	ldr	r3, [pc, #76]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001634:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001638:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800163c:	2200      	movs	r2, #0
 800163e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001640:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001642:	2200      	movs	r2, #0
 8001644:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800164e:	220c      	movs	r2, #12
 8001650:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001658:	4b09      	ldr	r3, [pc, #36]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800165a:	2200      	movs	r2, #0
 800165c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001660:	2200      	movs	r2, #0
 8001662:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <MX_USART2_UART_Init+0x58>)
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_USART2_UART_Init+0x58>)
 800166c:	f003 fe0b 	bl	8005286 <HAL_UART_Init>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001676:	f7ff fb71 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002e4 	.word	0x200002e4
 8001684:	40004400 	.word	0x40004400

08001688 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b0ac      	sub	sp, #176	; 0xb0
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	2288      	movs	r2, #136	; 0x88
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fac7 	bl	8005c3c <memset>
  if(uartHandle->Instance==USART2)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a21      	ldr	r2, [pc, #132]	; (8001738 <HAL_UART_MspInit+0xb0>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d13a      	bne.n	800172e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016b8:	2302      	movs	r3, #2
 80016ba:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016bc:	2300      	movs	r3, #0
 80016be:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 fe1f 	bl	8003308 <HAL_RCCEx_PeriphCLKConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016d0:	f7ff fb44 	bl	8000d5c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d4:	4b19      	ldr	r3, [pc, #100]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d8:	4a18      	ldr	r2, [pc, #96]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016de:	6593      	str	r3, [r2, #88]	; 0x58
 80016e0:	4b16      	ldr	r3, [pc, #88]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ec:	4b13      	ldr	r3, [pc, #76]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f0:	4a12      	ldr	r2, [pc, #72]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016f2:	f043 0308 	orr.w	r3, r3, #8
 80016f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f8:	4b10      	ldr	r3, [pc, #64]	; (800173c <HAL_UART_MspInit+0xb4>)
 80016fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fc:	f003 0308 	and.w	r3, r3, #8
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001704:	2360      	movs	r3, #96	; 0x60
 8001706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001710:	2301      	movs	r3, #1
 8001712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001716:	2303      	movs	r3, #3
 8001718:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800171c:	2307      	movs	r3, #7
 800171e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001722:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <HAL_UART_MspInit+0xb8>)
 800172a:	f000 f9bb 	bl	8001aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800172e:	bf00      	nop
 8001730:	37b0      	adds	r7, #176	; 0xb0
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40004400 	.word	0x40004400
 800173c:	40021000 	.word	0x40021000
 8001740:	48000c00 	.word	0x48000c00

08001744 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800177c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001748:	f7ff ff5c 	bl	8001604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800174c:	480c      	ldr	r0, [pc, #48]	; (8001780 <LoopForever+0x6>)
  ldr r1, =_edata
 800174e:	490d      	ldr	r1, [pc, #52]	; (8001784 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001750:	4a0d      	ldr	r2, [pc, #52]	; (8001788 <LoopForever+0xe>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001754:	e002      	b.n	800175c <LoopCopyDataInit>

08001756 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001756:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001758:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800175a:	3304      	adds	r3, #4

0800175c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800175c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001760:	d3f9      	bcc.n	8001756 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001764:	4c0a      	ldr	r4, [pc, #40]	; (8001790 <LoopForever+0x16>)
  movs r3, #0
 8001766:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001768:	e001      	b.n	800176e <LoopFillZerobss>

0800176a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800176a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800176c:	3204      	adds	r2, #4

0800176e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001770:	d3fb      	bcc.n	800176a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001772:	f004 fa3f 	bl	8005bf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001776:	f7ff fa07 	bl	8000b88 <main>

0800177a <LoopForever>:

LoopForever:
    b LoopForever
 800177a:	e7fe      	b.n	800177a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800177c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001784:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001788:	08005cbc 	.word	0x08005cbc
  ldr r2, =_sbss
 800178c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001790:	2000036c 	.word	0x2000036c

08001794 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001794:	e7fe      	b.n	8001794 <ADC1_2_IRQHandler>
	...

08001798 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017a2:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_Init+0x3c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a0b      	ldr	r2, [pc, #44]	; (80017d4 <HAL_Init+0x3c>)
 80017a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ae:	2003      	movs	r0, #3
 80017b0:	f000 f944 	bl	8001a3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017b4:	2000      	movs	r0, #0
 80017b6:	f000 f80f 	bl	80017d8 <HAL_InitTick>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d002      	beq.n	80017c6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	71fb      	strb	r3, [r7, #7]
 80017c4:	e001      	b.n	80017ca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017c6:	f7ff fecf 	bl	8001568 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40022000 	.word	0x40022000

080017d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017e4:	4b17      	ldr	r3, [pc, #92]	; (8001844 <HAL_InitTick+0x6c>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d023      	beq.n	8001834 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017ec:	4b16      	ldr	r3, [pc, #88]	; (8001848 <HAL_InitTick+0x70>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4b14      	ldr	r3, [pc, #80]	; (8001844 <HAL_InitTick+0x6c>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f941 	bl	8001a8a <HAL_SYSTICK_Config>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10f      	bne.n	800182e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b0f      	cmp	r3, #15
 8001812:	d809      	bhi.n	8001828 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001814:	2200      	movs	r2, #0
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	f04f 30ff 	mov.w	r0, #4294967295
 800181c:	f000 f919 	bl	8001a52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001820:	4a0a      	ldr	r2, [pc, #40]	; (800184c <HAL_InitTick+0x74>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e007      	b.n	8001838 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	73fb      	strb	r3, [r7, #15]
 800182c:	e004      	b.n	8001838 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	73fb      	strb	r3, [r7, #15]
 8001832:	e001      	b.n	8001838 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001838:	7bfb      	ldrb	r3, [r7, #15]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000008 	.word	0x20000008
 8001848:	20000000 	.word	0x20000000
 800184c:	20000004 	.word	0x20000004

08001850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <HAL_IncTick+0x20>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	461a      	mov	r2, r3
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_IncTick+0x24>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4413      	add	r3, r2
 8001860:	4a04      	ldr	r2, [pc, #16]	; (8001874 <HAL_IncTick+0x24>)
 8001862:	6013      	str	r3, [r2, #0]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20000008 	.word	0x20000008
 8001874:	20000368 	.word	0x20000368

08001878 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return uwTick;
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <HAL_GetTick+0x14>)
 800187e:	681b      	ldr	r3, [r3, #0]
}
 8001880:	4618      	mov	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000368 	.word	0x20000368

08001890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff ffee 	bl	8001878 <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a8:	d005      	beq.n	80018b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_Delay+0x44>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4413      	add	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018b6:	bf00      	nop
 80018b8:	f7ff ffde 	bl	8001878 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d8f7      	bhi.n	80018b8 <HAL_Delay+0x28>
  {
  }
}
 80018c8:	bf00      	nop
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000008 	.word	0x20000008

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	; (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	; (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	6039      	str	r1, [r7, #0]
 8001946:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	db0a      	blt.n	8001966 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	490c      	ldr	r1, [pc, #48]	; (8001988 <__NVIC_SetPriority+0x4c>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	0112      	lsls	r2, r2, #4
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	440b      	add	r3, r1
 8001960:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001964:	e00a      	b.n	800197c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4908      	ldr	r1, [pc, #32]	; (800198c <__NVIC_SetPriority+0x50>)
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	3b04      	subs	r3, #4
 8001974:	0112      	lsls	r2, r2, #4
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	440b      	add	r3, r1
 800197a:	761a      	strb	r2, [r3, #24]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000e100 	.word	0xe000e100
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001990:	b480      	push	{r7}
 8001992:	b089      	sub	sp, #36	; 0x24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f1c3 0307 	rsb	r3, r3, #7
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	bf28      	it	cs
 80019ae:	2304      	movcs	r3, #4
 80019b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3304      	adds	r3, #4
 80019b6:	2b06      	cmp	r3, #6
 80019b8:	d902      	bls.n	80019c0 <NVIC_EncodePriority+0x30>
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3b03      	subs	r3, #3
 80019be:	e000      	b.n	80019c2 <NVIC_EncodePriority+0x32>
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	f04f 32ff 	mov.w	r2, #4294967295
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43da      	mvns	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	401a      	ands	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43d9      	mvns	r1, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	4313      	orrs	r3, r2
         );
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
	...

080019f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a08:	d301      	bcc.n	8001a0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e00f      	b.n	8001a2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0e:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <SysTick_Config+0x40>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a16:	210f      	movs	r1, #15
 8001a18:	f04f 30ff 	mov.w	r0, #4294967295
 8001a1c:	f7ff ff8e 	bl	800193c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <SysTick_Config+0x40>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <SysTick_Config+0x40>)
 8001a28:	2207      	movs	r2, #7
 8001a2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	e000e010 	.word	0xe000e010

08001a3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f7ff ff47 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
 8001a5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a64:	f7ff ff5c 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001a68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	6978      	ldr	r0, [r7, #20]
 8001a70:	f7ff ff8e 	bl	8001990 <NVIC_EncodePriority>
 8001a74:	4602      	mov	r2, r0
 8001a76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a7a:	4611      	mov	r1, r2
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff ff5d 	bl	800193c <__NVIC_SetPriority>
}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ffb0 	bl	80019f8 <SysTick_Config>
 8001a98:	4603      	mov	r3, r0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
	...

08001aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab2:	e17f      	b.n	8001db4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2101      	movs	r1, #1
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8171 	beq.w	8001dae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d005      	beq.n	8001ae4 <HAL_GPIO_Init+0x40>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d130      	bne.n	8001b46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	2203      	movs	r2, #3
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	43db      	mvns	r3, r3
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	4013      	ands	r3, r2
 8001afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	68da      	ldr	r2, [r3, #12]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43db      	mvns	r3, r3
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4013      	ands	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	091b      	lsrs	r3, r3, #4
 8001b30:	f003 0201 	and.w	r2, r3, #1
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 0303 	and.w	r3, r3, #3
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d118      	bne.n	8001b84 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b58:	2201      	movs	r2, #1
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	4013      	ands	r3, r2
 8001b66:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	08db      	lsrs	r3, r3, #3
 8001b6e:	f003 0201 	and.w	r2, r3, #1
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	2b03      	cmp	r3, #3
 8001b8e:	d017      	beq.n	8001bc0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d123      	bne.n	8001c14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	08da      	lsrs	r2, r3, #3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3208      	adds	r2, #8
 8001bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	4013      	ands	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	691a      	ldr	r2, [r3, #16]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	f003 0307 	and.w	r3, r3, #7
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	08da      	lsrs	r2, r3, #3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3208      	adds	r2, #8
 8001c0e:	6939      	ldr	r1, [r7, #16]
 8001c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	2203      	movs	r2, #3
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0203 	and.w	r2, r3, #3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80ac 	beq.w	8001dae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c56:	4b5f      	ldr	r3, [pc, #380]	; (8001dd4 <HAL_GPIO_Init+0x330>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c5a:	4a5e      	ldr	r2, [pc, #376]	; (8001dd4 <HAL_GPIO_Init+0x330>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6613      	str	r3, [r2, #96]	; 0x60
 8001c62:	4b5c      	ldr	r3, [pc, #368]	; (8001dd4 <HAL_GPIO_Init+0x330>)
 8001c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c6e:	4a5a      	ldr	r2, [pc, #360]	; (8001dd8 <HAL_GPIO_Init+0x334>)
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	089b      	lsrs	r3, r3, #2
 8001c74:	3302      	adds	r3, #2
 8001c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	220f      	movs	r2, #15
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	693a      	ldr	r2, [r7, #16]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c98:	d025      	beq.n	8001ce6 <HAL_GPIO_Init+0x242>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4f      	ldr	r2, [pc, #316]	; (8001ddc <HAL_GPIO_Init+0x338>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d01f      	beq.n	8001ce2 <HAL_GPIO_Init+0x23e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4e      	ldr	r2, [pc, #312]	; (8001de0 <HAL_GPIO_Init+0x33c>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d019      	beq.n	8001cde <HAL_GPIO_Init+0x23a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4d      	ldr	r2, [pc, #308]	; (8001de4 <HAL_GPIO_Init+0x340>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <HAL_GPIO_Init+0x236>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4c      	ldr	r2, [pc, #304]	; (8001de8 <HAL_GPIO_Init+0x344>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00d      	beq.n	8001cd6 <HAL_GPIO_Init+0x232>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4b      	ldr	r2, [pc, #300]	; (8001dec <HAL_GPIO_Init+0x348>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d007      	beq.n	8001cd2 <HAL_GPIO_Init+0x22e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4a      	ldr	r2, [pc, #296]	; (8001df0 <HAL_GPIO_Init+0x34c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <HAL_GPIO_Init+0x22a>
 8001cca:	2306      	movs	r3, #6
 8001ccc:	e00c      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	e00a      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cd2:	2305      	movs	r3, #5
 8001cd4:	e008      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cd6:	2304      	movs	r3, #4
 8001cd8:	e006      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e004      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e002      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_GPIO_Init+0x244>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	f002 0203 	and.w	r2, r2, #3
 8001cee:	0092      	lsls	r2, r2, #2
 8001cf0:	4093      	lsls	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cf8:	4937      	ldr	r1, [pc, #220]	; (8001dd8 <HAL_GPIO_Init+0x334>)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	089b      	lsrs	r3, r3, #2
 8001cfe:	3302      	adds	r3, #2
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d06:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d2a:	4a32      	ldr	r2, [pc, #200]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d30:	4b30      	ldr	r3, [pc, #192]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d54:	4a27      	ldr	r2, [pc, #156]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d5a:	4b26      	ldr	r3, [pc, #152]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d7e:	4a1d      	ldr	r2, [pc, #116]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d84:	4b1b      	ldr	r3, [pc, #108]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001da8:	4a12      	ldr	r2, [pc, #72]	; (8001df4 <HAL_GPIO_Init+0x350>)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	3301      	adds	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f47f ae78 	bne.w	8001ab4 <HAL_GPIO_Init+0x10>
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	bf00      	nop
 8001dc8:	371c      	adds	r7, #28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	40010000 	.word	0x40010000
 8001ddc:	48000400 	.word	0x48000400
 8001de0:	48000800 	.word	0x48000800
 8001de4:	48000c00 	.word	0x48000c00
 8001de8:	48001000 	.word	0x48001000
 8001dec:	48001400 	.word	0x48001400
 8001df0:	48001800 	.word	0x48001800
 8001df4:	40010400 	.word	0x40010400

08001df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e14:	e002      	b.n	8001e1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e081      	b.n	8001f3e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7fe fd0c 	bl	800086c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2224      	movs	r2, #36	; 0x24
 8001e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0201 	bic.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001e78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d107      	bne.n	8001ea2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	e006      	b.n	8001eb0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001eae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d104      	bne.n	8001ec2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ec0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6812      	ldr	r2, [r2, #0]
 8001ecc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ed4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ee4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69d9      	ldr	r1, [r3, #28]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a1a      	ldr	r2, [r3, #32]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 0201 	orr.w	r2, r2, #1
 8001f1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2220      	movs	r2, #32
 8001f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	2b20      	cmp	r3, #32
 8001f5a:	d138      	bne.n	8001fce <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d101      	bne.n	8001f6a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f66:	2302      	movs	r3, #2
 8001f68:	e032      	b.n	8001fd0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2224      	movs	r2, #36	; 0x24
 8001f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f022 0201 	bic.w	r2, r2, #1
 8001f88:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f98:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0201 	orr.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fce:	2302      	movs	r3, #2
  }
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b20      	cmp	r3, #32
 8001ff0:	d139      	bne.n	8002066 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d101      	bne.n	8002000 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	e033      	b.n	8002068 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2224      	movs	r2, #36	; 0x24
 800200c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800202e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f042 0201 	orr.w	r2, r2, #1
 8002050:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002062:	2300      	movs	r3, #0
 8002064:	e000      	b.n	8002068 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002066:	2302      	movs	r3, #2
  }
}
 8002068:	4618      	mov	r0, r3
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e041      	b.n	800210a <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800208e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f245 5255 	movw	r2, #21845	; 0x5555
 8002098:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	6852      	ldr	r2, [r2, #4]
 80020a2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6892      	ldr	r2, [r2, #8]
 80020ac:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80020ae:	f7ff fbe3 	bl	8001878 <HAL_GetTick>
 80020b2:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020b4:	e00f      	b.n	80020d6 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80020b6:	f7ff fbdf 	bl	8001878 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b31      	cmp	r3, #49	; 0x31
 80020c2:	d908      	bls.n	80020d6 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e019      	b.n	800210a <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1e8      	bne.n	80020b6 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	691a      	ldr	r2, [r3, #16]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d005      	beq.n	80020fe <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68d2      	ldr	r2, [r2, #12]
 80020fa:	611a      	str	r2, [r3, #16]
 80020fc:	e004      	b.n	8002108 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002106:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8002122:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e0af      	b.n	80022a6 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d106      	bne.n	8002160 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7fe fc46 	bl	80009ec <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2202      	movs	r2, #2
 8002164:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0201 	bic.w	r2, r2, #1
 8002176:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	e00a      	b.n	8002194 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3304      	adds	r3, #4
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	2200      	movs	r2, #0
 800218c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b0f      	cmp	r3, #15
 8002198:	d9f1      	bls.n	800217e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f042 0204 	orr.w	r2, r2, #4
 80021a8:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	4b3f      	ldr	r3, [pc, #252]	; (80022b0 <HAL_LCD_Init+0x17c>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6851      	ldr	r1, [r2, #4]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	6892      	ldr	r2, [r2, #8]
 80021bc:	4311      	orrs	r1, r2
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80021c2:	4311      	orrs	r1, r2
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021c8:	4311      	orrs	r1, r2
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	69d2      	ldr	r2, [r2, #28]
 80021ce:	4311      	orrs	r1, r2
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6a12      	ldr	r2, [r2, #32]
 80021d4:	4311      	orrs	r1, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6992      	ldr	r2, [r2, #24]
 80021da:	4311      	orrs	r1, r2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80021e0:	4311      	orrs	r1, r2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	430b      	orrs	r3, r1
 80021e8:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f94c 	bl	8002488 <LCD_WaitForSynchro>
 80021f0:	4603      	mov	r3, r0
 80021f2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80021f4:	7cfb      	ldrb	r3, [r7, #19]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_LCD_Init+0xca>
  {
    return status;
 80021fa:	7cfb      	ldrb	r3, [r7, #19]
 80021fc:	e053      	b.n	80022a6 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f042 0201 	orr.w	r2, r2, #1
 8002234:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002236:	f7ff fb1f 	bl	8001878 <HAL_GetTick>
 800223a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800223c:	e00c      	b.n	8002258 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800223e:	f7ff fb1b 	bl	8001878 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800224c:	d904      	bls.n	8002258 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2208      	movs	r2, #8
 8002252:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e026      	b.n	80022a6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b01      	cmp	r3, #1
 8002264:	d1eb      	bne.n	800223e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002266:	f7ff fb07 	bl	8001878 <HAL_GetTick>
 800226a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800226c:	e00c      	b.n	8002288 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800226e:	f7ff fb03 	bl	8001878 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800227c:	d904      	bls.n	8002288 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2210      	movs	r2, #16
 8002282:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e00e      	b.n	80022a6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 0310 	and.w	r3, r3, #16
 8002292:	2b10      	cmp	r3, #16
 8002294:	d1eb      	bne.n	800226e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80022a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	fc00000e 	.word	0xfc00000e

080022b4 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
 80022c0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022c8:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80022ca:	7dfb      	ldrb	r3, [r7, #23]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d002      	beq.n	80022d6 <HAL_LCD_Write+0x22>
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d144      	bne.n	8002360 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d12a      	bne.n	8002338 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_LCD_Write+0x3c>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e038      	b.n	8002362 <HAL_LCD_Write+0xae>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002300:	f7ff faba 	bl	8001878 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002306:	e010      	b.n	800232a <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002308:	f7ff fab6 	bl	8001878 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002316:	d908      	bls.n	800232a <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2202      	movs	r2, #2
 800231c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e01b      	b.n	8002362 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b04      	cmp	r3, #4
 8002336:	d0e7      	beq.n	8002308 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	3304      	adds	r3, #4
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	401a      	ands	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6819      	ldr	r1, [r3, #0]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	431a      	orrs	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	3304      	adds	r3, #4
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	e000      	b.n	8002362 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
  }
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800237c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800237e:	7cbb      	ldrb	r3, [r7, #18]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d002      	beq.n	800238a <HAL_LCD_Clear+0x20>
 8002384:	7cbb      	ldrb	r3, [r7, #18]
 8002386:	2b02      	cmp	r3, #2
 8002388:	d140      	bne.n	800240c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002390:	2b01      	cmp	r3, #1
 8002392:	d101      	bne.n	8002398 <HAL_LCD_Clear+0x2e>
 8002394:	2302      	movs	r3, #2
 8002396:	e03a      	b.n	800240e <HAL_LCD_Clear+0xa4>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2202      	movs	r2, #2
 80023a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80023a8:	f7ff fa66 	bl	8001878 <HAL_GetTick>
 80023ac:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80023ae:	e010      	b.n	80023d2 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80023b0:	f7ff fa62 	bl	8001878 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023be:	d908      	bls.n	80023d2 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2202      	movs	r2, #2
 80023c4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e01d      	b.n	800240e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d0e7      	beq.n	80023b0 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	e00a      	b.n	80023fc <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3304      	adds	r3, #4
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	2200      	movs	r2, #0
 80023f4:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	3301      	adds	r3, #1
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	2b0f      	cmp	r3, #15
 8002400:	d9f1      	bls.n	80023e6 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f807 	bl	8002416 <HAL_LCD_UpdateDisplayRequest>
 8002408:	4603      	mov	r3, r0
 800240a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800240c:	7cfb      	ldrb	r3, [r7, #19]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b084      	sub	sp, #16
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2208      	movs	r2, #8
 8002424:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f042 0204 	orr.w	r2, r2, #4
 8002434:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002436:	f7ff fa1f 	bl	8001878 <HAL_GetTick>
 800243a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800243c:	e010      	b.n	8002460 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800243e:	f7ff fa1b 	bl	8001878 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800244c:	d908      	bls.n	8002460 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2204      	movs	r2, #4
 8002452:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e00f      	b.n	8002480 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b08      	cmp	r3, #8
 800246c:	d1e7      	bne.n	800243e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}

08002488 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002490:	f7ff f9f2 	bl	8001878 <HAL_GetTick>
 8002494:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002496:	e00c      	b.n	80024b2 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002498:	f7ff f9ee 	bl	8001878 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024a6:	d904      	bls.n	80024b2 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e007      	b.n	80024c2 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0320 	and.w	r3, r3, #32
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d1eb      	bne.n	8002498 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024d0:	4b05      	ldr	r3, [pc, #20]	; (80024e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a04      	ldr	r2, [pc, #16]	; (80024e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80024d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024da:	6013      	str	r3, [r2, #0]
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40007000 	.word	0x40007000

080024ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <HAL_PWREx_GetVoltageRange+0x18>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007000 	.word	0x40007000

08002508 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002516:	d130      	bne.n	800257a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002518:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002524:	d038      	beq.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002526:	4b20      	ldr	r3, [pc, #128]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800252e:	4a1e      	ldr	r2, [pc, #120]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002530:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002534:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002536:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2232      	movs	r2, #50	; 0x32
 800253c:	fb02 f303 	mul.w	r3, r2, r3
 8002540:	4a1b      	ldr	r2, [pc, #108]	; (80025b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	0c9b      	lsrs	r3, r3, #18
 8002548:	3301      	adds	r3, #1
 800254a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800254c:	e002      	b.n	8002554 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3b01      	subs	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002560:	d102      	bne.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1f2      	bne.n	800254e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002568:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002574:	d110      	bne.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e00f      	b.n	800259a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800257a:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002586:	d007      	beq.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002590:	4a05      	ldr	r2, [pc, #20]	; (80025a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002592:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002596:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40007000 	.word	0x40007000
 80025ac:	20000000 	.word	0x20000000
 80025b0:	431bde83 	.word	0x431bde83

080025b4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80025bc:	f7ff f95c 	bl	8001878 <HAL_GetTick>
 80025c0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e063      	b.n	8002694 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d10b      	bne.n	80025f0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7fe fbe7 	bl	8000db4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80025e6:	f241 3188 	movw	r1, #5000	; 0x1388
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f858 	bl	80026a0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	3b01      	subs	r3, #1
 8002600:	021a      	lsls	r2, r3, #8
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	2120      	movs	r1, #32
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f850 	bl	80026bc <QSPI_WaitFlagStateUntilTimeout>
 800261c:	4603      	mov	r3, r0
 800261e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002620:	7afb      	ldrb	r3, [r7, #11]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d131      	bne.n	800268a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002630:	f023 0310 	bic.w	r3, r3, #16
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6852      	ldr	r2, [r2, #4]
 8002638:	0611      	lsls	r1, r2, #24
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68d2      	ldr	r2, [r2, #12]
 800263e:	4311      	orrs	r1, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	430b      	orrs	r3, r1
 8002646:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	4b13      	ldr	r3, [pc, #76]	; (800269c <HAL_QSPI_Init+0xe8>)
 8002650:	4013      	ands	r3, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6912      	ldr	r2, [r2, #16]
 8002656:	0411      	lsls	r1, r2, #16
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6952      	ldr	r2, [r2, #20]
 800265c:	4311      	orrs	r1, r2
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	6992      	ldr	r2, [r2, #24]
 8002662:	4311      	orrs	r1, r2
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	430b      	orrs	r3, r1
 800266a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 0201 	orr.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8002692:	7afb      	ldrb	r3, [r7, #11]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	ffe0f8fe 	.word	0xffe0f8fe

080026a0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	641a      	str	r2, [r3, #64]	; 0x40
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	4613      	mov	r3, r2
 80026ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80026cc:	e01a      	b.n	8002704 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d4:	d016      	beq.n	8002704 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026d6:	f7ff f8cf 	bl	8001878 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d302      	bcc.n	80026ec <QSPI_WaitFlagStateUntilTimeout+0x30>
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10b      	bne.n	8002704 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2204      	movs	r2, #4
 80026f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026f8:	f043 0201 	orr.w	r2, r3, #1
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e00e      	b.n	8002722 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	4013      	ands	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	bf14      	ite	ne
 8002712:	2301      	movne	r3, #1
 8002714:	2300      	moveq	r3, #0
 8002716:	b2db      	uxtb	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	429a      	cmp	r2, r3
 800271e:	d1d6      	bne.n	80026ce <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e3d8      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800273e:	4b97      	ldr	r3, [pc, #604]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 030c 	and.w	r3, r3, #12
 8002746:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002748:	4b94      	ldr	r3, [pc, #592]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0310 	and.w	r3, r3, #16
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 80e4 	beq.w	8002928 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d007      	beq.n	8002776 <HAL_RCC_OscConfig+0x4a>
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	2b0c      	cmp	r3, #12
 800276a:	f040 808b 	bne.w	8002884 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2b01      	cmp	r3, #1
 8002772:	f040 8087 	bne.w	8002884 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002776:	4b89      	ldr	r3, [pc, #548]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d005      	beq.n	800278e <HAL_RCC_OscConfig+0x62>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e3b0      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a1a      	ldr	r2, [r3, #32]
 8002792:	4b82      	ldr	r3, [pc, #520]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0308 	and.w	r3, r3, #8
 800279a:	2b00      	cmp	r3, #0
 800279c:	d004      	beq.n	80027a8 <HAL_RCC_OscConfig+0x7c>
 800279e:	4b7f      	ldr	r3, [pc, #508]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a6:	e005      	b.n	80027b4 <HAL_RCC_OscConfig+0x88>
 80027a8:	4b7c      	ldr	r3, [pc, #496]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ae:	091b      	lsrs	r3, r3, #4
 80027b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d223      	bcs.n	8002800 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 fd43 	bl	8003248 <RCC_SetFlashLatencyFromMSIRange>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e391      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027cc:	4b73      	ldr	r3, [pc, #460]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a72      	ldr	r2, [pc, #456]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027d2:	f043 0308 	orr.w	r3, r3, #8
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	4b70      	ldr	r3, [pc, #448]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	496d      	ldr	r1, [pc, #436]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ea:	4b6c      	ldr	r3, [pc, #432]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	4968      	ldr	r1, [pc, #416]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]
 80027fe:	e025      	b.n	800284c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002800:	4b66      	ldr	r3, [pc, #408]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a65      	ldr	r2, [pc, #404]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002806:	f043 0308 	orr.w	r3, r3, #8
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	4b63      	ldr	r3, [pc, #396]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	4960      	ldr	r1, [pc, #384]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800281a:	4313      	orrs	r3, r2
 800281c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800281e:	4b5f      	ldr	r3, [pc, #380]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	021b      	lsls	r3, r3, #8
 800282c:	495b      	ldr	r1, [pc, #364]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d109      	bne.n	800284c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	4618      	mov	r0, r3
 800283e:	f000 fd03 	bl	8003248 <RCC_SetFlashLatencyFromMSIRange>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e351      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800284c:	f000 fc38 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8002850:	4602      	mov	r2, r0
 8002852:	4b52      	ldr	r3, [pc, #328]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	091b      	lsrs	r3, r3, #4
 8002858:	f003 030f 	and.w	r3, r3, #15
 800285c:	4950      	ldr	r1, [pc, #320]	; (80029a0 <HAL_RCC_OscConfig+0x274>)
 800285e:	5ccb      	ldrb	r3, [r1, r3]
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	fa22 f303 	lsr.w	r3, r2, r3
 8002868:	4a4e      	ldr	r2, [pc, #312]	; (80029a4 <HAL_RCC_OscConfig+0x278>)
 800286a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800286c:	4b4e      	ldr	r3, [pc, #312]	; (80029a8 <HAL_RCC_OscConfig+0x27c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe ffb1 	bl	80017d8 <HAL_InitTick>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d052      	beq.n	8002926 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	e335      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d032      	beq.n	80028f2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800288c:	4b43      	ldr	r3, [pc, #268]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a42      	ldr	r2, [pc, #264]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002898:	f7fe ffee 	bl	8001878 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028a0:	f7fe ffea 	bl	8001878 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e31e      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028b2:	4b3a      	ldr	r3, [pc, #232]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028be:	4b37      	ldr	r3, [pc, #220]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a36      	ldr	r2, [pc, #216]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028c4:	f043 0308 	orr.w	r3, r3, #8
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	4b34      	ldr	r3, [pc, #208]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	4931      	ldr	r1, [pc, #196]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028dc:	4b2f      	ldr	r3, [pc, #188]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	021b      	lsls	r3, r3, #8
 80028ea:	492c      	ldr	r1, [pc, #176]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
 80028f0:	e01a      	b.n	8002928 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028f2:	4b2a      	ldr	r3, [pc, #168]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a29      	ldr	r2, [pc, #164]	; (800299c <HAL_RCC_OscConfig+0x270>)
 80028f8:	f023 0301 	bic.w	r3, r3, #1
 80028fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028fe:	f7fe ffbb 	bl	8001878 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002906:	f7fe ffb7 	bl	8001878 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e2eb      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002918:	4b20      	ldr	r3, [pc, #128]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f0      	bne.n	8002906 <HAL_RCC_OscConfig+0x1da>
 8002924:	e000      	b.n	8002928 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002926:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d074      	beq.n	8002a1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	2b08      	cmp	r3, #8
 8002938:	d005      	beq.n	8002946 <HAL_RCC_OscConfig+0x21a>
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	2b0c      	cmp	r3, #12
 800293e:	d10e      	bne.n	800295e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d10b      	bne.n	800295e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002946:	4b15      	ldr	r3, [pc, #84]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d064      	beq.n	8002a1c <HAL_RCC_OscConfig+0x2f0>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d160      	bne.n	8002a1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e2c8      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002966:	d106      	bne.n	8002976 <HAL_RCC_OscConfig+0x24a>
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a0b      	ldr	r2, [pc, #44]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800296e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002972:	6013      	str	r3, [r2, #0]
 8002974:	e026      	b.n	80029c4 <HAL_RCC_OscConfig+0x298>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800297e:	d115      	bne.n	80029ac <HAL_RCC_OscConfig+0x280>
 8002980:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a05      	ldr	r2, [pc, #20]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002986:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800298a:	6013      	str	r3, [r2, #0]
 800298c:	4b03      	ldr	r3, [pc, #12]	; (800299c <HAL_RCC_OscConfig+0x270>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a02      	ldr	r2, [pc, #8]	; (800299c <HAL_RCC_OscConfig+0x270>)
 8002992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002996:	6013      	str	r3, [r2, #0]
 8002998:	e014      	b.n	80029c4 <HAL_RCC_OscConfig+0x298>
 800299a:	bf00      	nop
 800299c:	40021000 	.word	0x40021000
 80029a0:	08005c64 	.word	0x08005c64
 80029a4:	20000000 	.word	0x20000000
 80029a8:	20000004 	.word	0x20000004
 80029ac:	4ba0      	ldr	r3, [pc, #640]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a9f      	ldr	r2, [pc, #636]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 80029b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	4b9d      	ldr	r3, [pc, #628]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a9c      	ldr	r2, [pc, #624]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 80029be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d013      	beq.n	80029f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe ff54 	bl	8001878 <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d4:	f7fe ff50 	bl	8001878 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b64      	cmp	r3, #100	; 0x64
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e284      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029e6:	4b92      	ldr	r3, [pc, #584]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x2a8>
 80029f2:	e014      	b.n	8002a1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7fe ff40 	bl	8001878 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fc:	f7fe ff3c 	bl	8001878 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e270      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a0e:	4b88      	ldr	r3, [pc, #544]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f0      	bne.n	80029fc <HAL_RCC_OscConfig+0x2d0>
 8002a1a:	e000      	b.n	8002a1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d060      	beq.n	8002aec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCC_OscConfig+0x310>
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	2b0c      	cmp	r3, #12
 8002a34:	d119      	bne.n	8002a6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d116      	bne.n	8002a6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a3c:	4b7c      	ldr	r3, [pc, #496]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_RCC_OscConfig+0x328>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e24d      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a54:	4b76      	ldr	r3, [pc, #472]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	061b      	lsls	r3, r3, #24
 8002a62:	4973      	ldr	r1, [pc, #460]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a68:	e040      	b.n	8002aec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d023      	beq.n	8002aba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a72:	4b6f      	ldr	r3, [pc, #444]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a6e      	ldr	r2, [pc, #440]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7e:	f7fe fefb 	bl	8001878 <HAL_GetTick>
 8002a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a84:	e008      	b.n	8002a98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a86:	f7fe fef7 	bl	8001878 <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	2b02      	cmp	r3, #2
 8002a92:	d901      	bls.n	8002a98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e22b      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a98:	4b65      	ldr	r3, [pc, #404]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0f0      	beq.n	8002a86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa4:	4b62      	ldr	r3, [pc, #392]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	061b      	lsls	r3, r3, #24
 8002ab2:	495f      	ldr	r1, [pc, #380]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
 8002ab8:	e018      	b.n	8002aec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aba:	4b5d      	ldr	r3, [pc, #372]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a5c      	ldr	r2, [pc, #368]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002ac0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ac4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac6:	f7fe fed7 	bl	8001878 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ace:	f7fe fed3 	bl	8001878 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e207      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ae0:	4b53      	ldr	r3, [pc, #332]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f0      	bne.n	8002ace <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0308 	and.w	r3, r3, #8
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d03c      	beq.n	8002b72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d01c      	beq.n	8002b3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b00:	4b4b      	ldr	r3, [pc, #300]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b06:	4a4a      	ldr	r2, [pc, #296]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b10:	f7fe feb2 	bl	8001878 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b18:	f7fe feae 	bl	8001878 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1e2      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2a:	4b41      	ldr	r3, [pc, #260]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0ef      	beq.n	8002b18 <HAL_RCC_OscConfig+0x3ec>
 8002b38:	e01b      	b.n	8002b72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b3a:	4b3d      	ldr	r3, [pc, #244]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b40:	4a3b      	ldr	r2, [pc, #236]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b42:	f023 0301 	bic.w	r3, r3, #1
 8002b46:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4a:	f7fe fe95 	bl	8001878 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b52:	f7fe fe91 	bl	8001878 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e1c5      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b64:	4b32      	ldr	r3, [pc, #200]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1ef      	bne.n	8002b52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0304 	and.w	r3, r3, #4
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f000 80a6 	beq.w	8002ccc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b80:	2300      	movs	r3, #0
 8002b82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b84:	4b2a      	ldr	r3, [pc, #168]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10d      	bne.n	8002bac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b90:	4b27      	ldr	r3, [pc, #156]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b94:	4a26      	ldr	r2, [pc, #152]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9c:	4b24      	ldr	r3, [pc, #144]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bac:	4b21      	ldr	r3, [pc, #132]	; (8002c34 <HAL_RCC_OscConfig+0x508>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d118      	bne.n	8002bea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bb8:	4b1e      	ldr	r3, [pc, #120]	; (8002c34 <HAL_RCC_OscConfig+0x508>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a1d      	ldr	r2, [pc, #116]	; (8002c34 <HAL_RCC_OscConfig+0x508>)
 8002bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bc4:	f7fe fe58 	bl	8001878 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bcc:	f7fe fe54 	bl	8001878 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e188      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bde:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <HAL_RCC_OscConfig+0x508>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d108      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4d8>
 8002bf2:	4b0f      	ldr	r3, [pc, #60]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f043 0301 	orr.w	r3, r3, #1
 8002bfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c02:	e029      	b.n	8002c58 <HAL_RCC_OscConfig+0x52c>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	2b05      	cmp	r3, #5
 8002c0a:	d115      	bne.n	8002c38 <HAL_RCC_OscConfig+0x50c>
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c12:	4a07      	ldr	r2, [pc, #28]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002c14:	f043 0304 	orr.w	r3, r3, #4
 8002c18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c1c:	4b04      	ldr	r3, [pc, #16]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c22:	4a03      	ldr	r2, [pc, #12]	; (8002c30 <HAL_RCC_OscConfig+0x504>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c2c:	e014      	b.n	8002c58 <HAL_RCC_OscConfig+0x52c>
 8002c2e:	bf00      	nop
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40007000 	.word	0x40007000
 8002c38:	4b91      	ldr	r3, [pc, #580]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3e:	4a90      	ldr	r2, [pc, #576]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002c40:	f023 0301 	bic.w	r3, r3, #1
 8002c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c48:	4b8d      	ldr	r3, [pc, #564]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4e:	4a8c      	ldr	r2, [pc, #560]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002c50:	f023 0304 	bic.w	r3, r3, #4
 8002c54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d016      	beq.n	8002c8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c60:	f7fe fe0a 	bl	8001878 <HAL_GetTick>
 8002c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c66:	e00a      	b.n	8002c7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c68:	f7fe fe06 	bl	8001878 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e138      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c7e:	4b80      	ldr	r3, [pc, #512]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d0ed      	beq.n	8002c68 <HAL_RCC_OscConfig+0x53c>
 8002c8c:	e015      	b.n	8002cba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fdf3 	bl	8001878 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c94:	e00a      	b.n	8002cac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c96:	f7fe fdef 	bl	8001878 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e121      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cac:	4b74      	ldr	r3, [pc, #464]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1ed      	bne.n	8002c96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cba:	7ffb      	ldrb	r3, [r7, #31]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc0:	4b6f      	ldr	r3, [pc, #444]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc4:	4a6e      	ldr	r2, [pc, #440]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 810c 	beq.w	8002eee <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	f040 80d4 	bne.w	8002e88 <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ce0:	4b67      	ldr	r3, [pc, #412]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f003 0203 	and.w	r2, r3, #3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d130      	bne.n	8002d56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d127      	bne.n	8002d56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d10:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d11f      	bne.n	8002d56 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d20:	2a07      	cmp	r2, #7
 8002d22:	bf14      	ite	ne
 8002d24:	2201      	movne	r2, #1
 8002d26:	2200      	moveq	r2, #0
 8002d28:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d113      	bne.n	8002d56 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d38:	085b      	lsrs	r3, r3, #1
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d109      	bne.n	8002d56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	085b      	lsrs	r3, r3, #1
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d06e      	beq.n	8002e34 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2b0c      	cmp	r3, #12
 8002d5a:	d069      	beq.n	8002e30 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d5c:	4b48      	ldr	r3, [pc, #288]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d105      	bne.n	8002d74 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d68:	4b45      	ldr	r3, [pc, #276]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e0bb      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d78:	4b41      	ldr	r3, [pc, #260]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a40      	ldr	r2, [pc, #256]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002d7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d82:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d84:	f7fe fd78 	bl	8001878 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8c:	f7fe fd74 	bl	8001878 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0a8      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9e:	4b38      	ldr	r3, [pc, #224]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f0      	bne.n	8002d8c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002daa:	4b35      	ldr	r3, [pc, #212]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	4b35      	ldr	r3, [pc, #212]	; (8002e84 <HAL_RCC_OscConfig+0x758>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002dba:	3a01      	subs	r2, #1
 8002dbc:	0112      	lsls	r2, r2, #4
 8002dbe:	4311      	orrs	r1, r2
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dc4:	0212      	lsls	r2, r2, #8
 8002dc6:	4311      	orrs	r1, r2
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002dcc:	0852      	lsrs	r2, r2, #1
 8002dce:	3a01      	subs	r2, #1
 8002dd0:	0552      	lsls	r2, r2, #21
 8002dd2:	4311      	orrs	r1, r2
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002dd8:	0852      	lsrs	r2, r2, #1
 8002dda:	3a01      	subs	r2, #1
 8002ddc:	0652      	lsls	r2, r2, #25
 8002dde:	4311      	orrs	r1, r2
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002de4:	0912      	lsrs	r2, r2, #4
 8002de6:	0452      	lsls	r2, r2, #17
 8002de8:	430a      	orrs	r2, r1
 8002dea:	4925      	ldr	r1, [pc, #148]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002df0:	4b23      	ldr	r3, [pc, #140]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a22      	ldr	r2, [pc, #136]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002df6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dfa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dfc:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	4a1f      	ldr	r2, [pc, #124]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e06:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e08:	f7fe fd36 	bl	8001878 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e10:	f7fe fd32 	bl	8001878 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e066      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0f0      	beq.n	8002e10 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e2e:	e05e      	b.n	8002eee <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e05d      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e34:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d156      	bne.n	8002eee <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0e      	ldr	r2, [pc, #56]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	4a0b      	ldr	r2, [pc, #44]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e58:	f7fe fd0e 	bl	8001878 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e60:	f7fe fd0a 	bl	8001878 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e03e      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e72:	4b03      	ldr	r3, [pc, #12]	; (8002e80 <HAL_RCC_OscConfig+0x754>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0f0      	beq.n	8002e60 <HAL_RCC_OscConfig+0x734>
 8002e7e:	e036      	b.n	8002eee <HAL_RCC_OscConfig+0x7c2>
 8002e80:	40021000 	.word	0x40021000
 8002e84:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b0c      	cmp	r3, #12
 8002e8c:	d02d      	beq.n	8002eea <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8e:	4b1a      	ldr	r3, [pc, #104]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a19      	ldr	r2, [pc, #100]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002e94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e98:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002e9a:	4b17      	ldr	r3, [pc, #92]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d105      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ea6:	4b14      	ldr	r3, [pc, #80]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	4a13      	ldr	r2, [pc, #76]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002eac:	f023 0303 	bic.w	r3, r3, #3
 8002eb0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002eb2:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	4a10      	ldr	r2, [pc, #64]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002eb8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ebc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7fe fcd9 	bl	8001878 <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eca:	f7fe fcd5 	bl	8001878 <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e009      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002edc:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_RCC_OscConfig+0x7cc>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1f0      	bne.n	8002eca <HAL_RCC_OscConfig+0x79e>
 8002ee8:	e001      	b.n	8002eee <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3720      	adds	r7, #32
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	40021000 	.word	0x40021000

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0c8      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b66      	ldr	r3, [pc, #408]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d910      	bls.n	8002f40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b63      	ldr	r3, [pc, #396]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 0207 	bic.w	r2, r3, #7
 8002f26:	4961      	ldr	r1, [pc, #388]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2e:	4b5f      	ldr	r3, [pc, #380]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0307 	and.w	r3, r3, #7
 8002f36:	683a      	ldr	r2, [r7, #0]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d001      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0b0      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d04c      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f54:	4b56      	ldr	r3, [pc, #344]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d121      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e09e      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f6c:	4b50      	ldr	r3, [pc, #320]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d115      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e092      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d107      	bne.n	8002f94 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f84:	4b4a      	ldr	r3, [pc, #296]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d109      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e086      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f94:	4b46      	ldr	r3, [pc, #280]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e07e      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fa4:	4b42      	ldr	r3, [pc, #264]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 0203 	bic.w	r2, r3, #3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	493f      	ldr	r1, [pc, #252]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb6:	f7fe fc5f 	bl	8001878 <HAL_GetTick>
 8002fba:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbc:	e00a      	b.n	8002fd4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fbe:	f7fe fc5b 	bl	8001878 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e066      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd4:	4b36      	ldr	r3, [pc, #216]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f003 020c 	and.w	r2, r3, #12
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d1eb      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff2:	4b2f      	ldr	r3, [pc, #188]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	492c      	ldr	r1, [pc, #176]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003000:	4313      	orrs	r3, r2
 8003002:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003004:	4b29      	ldr	r3, [pc, #164]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d210      	bcs.n	8003034 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003012:	4b26      	ldr	r3, [pc, #152]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 0207 	bic.w	r2, r3, #7
 800301a:	4924      	ldr	r1, [pc, #144]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	4b22      	ldr	r3, [pc, #136]	; (80030ac <HAL_RCC_ClockConfig+0x1b0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e036      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	d008      	beq.n	8003052 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003040:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	4918      	ldr	r1, [pc, #96]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d009      	beq.n	8003072 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800305e:	4b14      	ldr	r3, [pc, #80]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4910      	ldr	r1, [pc, #64]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 800306e:	4313      	orrs	r3, r2
 8003070:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003072:	f000 f825 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003076:	4602      	mov	r2, r0
 8003078:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <HAL_RCC_ClockConfig+0x1b4>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	490c      	ldr	r1, [pc, #48]	; (80030b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003084:	5ccb      	ldrb	r3, [r1, r3]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	fa22 f303 	lsr.w	r3, r2, r3
 800308e:	4a0a      	ldr	r2, [pc, #40]	; (80030b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <HAL_RCC_ClockConfig+0x1c0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7fe fb9e 	bl	80017d8 <HAL_InitTick>
 800309c:	4603      	mov	r3, r0
 800309e:	72fb      	strb	r3, [r7, #11]

  return status;
 80030a0:	7afb      	ldrb	r3, [r7, #11]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40022000 	.word	0x40022000
 80030b0:	40021000 	.word	0x40021000
 80030b4:	08005c64 	.word	0x08005c64
 80030b8:	20000000 	.word	0x20000000
 80030bc:	20000004 	.word	0x20000004

080030c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b089      	sub	sp, #36	; 0x24
 80030c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	2300      	movs	r3, #0
 80030cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030ce:	4b3e      	ldr	r3, [pc, #248]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030d8:	4b3b      	ldr	r3, [pc, #236]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f003 0303 	and.w	r3, r3, #3
 80030e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d005      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0x34>
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	2b0c      	cmp	r3, #12
 80030ec:	d121      	bne.n	8003132 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d11e      	bne.n	8003132 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030f4:	4b34      	ldr	r3, [pc, #208]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0308 	and.w	r3, r3, #8
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d107      	bne.n	8003110 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003100:	4b31      	ldr	r3, [pc, #196]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	61fb      	str	r3, [r7, #28]
 800310e:	e005      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003110:	4b2d      	ldr	r3, [pc, #180]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	091b      	lsrs	r3, r3, #4
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800311c:	4a2b      	ldr	r2, [pc, #172]	; (80031cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003124:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10d      	bne.n	8003148 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003130:	e00a      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	2b04      	cmp	r3, #4
 8003136:	d102      	bne.n	800313e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003138:	4b25      	ldr	r3, [pc, #148]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	e004      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	2b08      	cmp	r3, #8
 8003142:	d101      	bne.n	8003148 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003144:	4b23      	ldr	r3, [pc, #140]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003146:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	2b0c      	cmp	r3, #12
 800314c:	d134      	bne.n	80031b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800314e:	4b1e      	ldr	r3, [pc, #120]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b02      	cmp	r3, #2
 800315c:	d003      	beq.n	8003166 <HAL_RCC_GetSysClockFreq+0xa6>
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2b03      	cmp	r3, #3
 8003162:	d003      	beq.n	800316c <HAL_RCC_GetSysClockFreq+0xac>
 8003164:	e005      	b.n	8003172 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003166:	4b1a      	ldr	r3, [pc, #104]	; (80031d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003168:	617b      	str	r3, [r7, #20]
      break;
 800316a:	e005      	b.n	8003178 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800316c:	4b19      	ldr	r3, [pc, #100]	; (80031d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800316e:	617b      	str	r3, [r7, #20]
      break;
 8003170:	e002      	b.n	8003178 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	617b      	str	r3, [r7, #20]
      break;
 8003176:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003178:	4b13      	ldr	r3, [pc, #76]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	3301      	adds	r3, #1
 8003184:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003186:	4b10      	ldr	r3, [pc, #64]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	0a1b      	lsrs	r3, r3, #8
 800318c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	fb03 f202 	mul.w	r2, r3, r2
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	fbb2 f3f3 	udiv	r3, r2, r3
 800319c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800319e:	4b0a      	ldr	r3, [pc, #40]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	0e5b      	lsrs	r3, r3, #25
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	3301      	adds	r3, #1
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031b8:	69bb      	ldr	r3, [r7, #24]
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3724      	adds	r7, #36	; 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40021000 	.word	0x40021000
 80031cc:	08005c7c 	.word	0x08005c7c
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	007a1200 	.word	0x007a1200

080031d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	; (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b06      	ldr	r3, [pc, #24]	; (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4904      	ldr	r1, [pc, #16]	; (8003218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40021000 	.word	0x40021000
 8003218:	08005c74 	.word	0x08005c74

0800321c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003220:	f7ff ffda 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003224:	4602      	mov	r2, r0
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	0adb      	lsrs	r3, r3, #11
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	4904      	ldr	r1, [pc, #16]	; (8003244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003232:	5ccb      	ldrb	r3, [r1, r3]
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40021000 	.word	0x40021000
 8003244:	08005c74 	.word	0x08005c74

08003248 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003250:	2300      	movs	r3, #0
 8003252:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003254:	4b2a      	ldr	r3, [pc, #168]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003260:	f7ff f944 	bl	80024ec <HAL_PWREx_GetVoltageRange>
 8003264:	6178      	str	r0, [r7, #20]
 8003266:	e014      	b.n	8003292 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003268:	4b25      	ldr	r3, [pc, #148]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800326a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800326c:	4a24      	ldr	r2, [pc, #144]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800326e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003272:	6593      	str	r3, [r2, #88]	; 0x58
 8003274:	4b22      	ldr	r3, [pc, #136]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800327c:	60fb      	str	r3, [r7, #12]
 800327e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003280:	f7ff f934 	bl	80024ec <HAL_PWREx_GetVoltageRange>
 8003284:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003286:	4b1e      	ldr	r3, [pc, #120]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328a:	4a1d      	ldr	r2, [pc, #116]	; (8003300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800328c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003290:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003298:	d10b      	bne.n	80032b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b80      	cmp	r3, #128	; 0x80
 800329e:	d919      	bls.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2ba0      	cmp	r3, #160	; 0xa0
 80032a4:	d902      	bls.n	80032ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032a6:	2302      	movs	r3, #2
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	e013      	b.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032ac:	2301      	movs	r3, #1
 80032ae:	613b      	str	r3, [r7, #16]
 80032b0:	e010      	b.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b80      	cmp	r3, #128	; 0x80
 80032b6:	d902      	bls.n	80032be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80032b8:	2303      	movs	r3, #3
 80032ba:	613b      	str	r3, [r7, #16]
 80032bc:	e00a      	b.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d102      	bne.n	80032ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032c4:	2302      	movs	r3, #2
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	e004      	b.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b70      	cmp	r3, #112	; 0x70
 80032ce:	d101      	bne.n	80032d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032d0:	2301      	movs	r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f023 0207 	bic.w	r2, r3, #7
 80032dc:	4909      	ldr	r1, [pc, #36]	; (8003304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80032e4:	4b07      	ldr	r3, [pc, #28]	; (8003304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d001      	beq.n	80032f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40021000 	.word	0x40021000
 8003304:	40022000 	.word	0x40022000

08003308 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003310:	2300      	movs	r3, #0
 8003312:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003314:	2300      	movs	r3, #0
 8003316:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003320:	2b00      	cmp	r3, #0
 8003322:	d041      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003328:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800332c:	d02a      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800332e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003332:	d824      	bhi.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003334:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003338:	d008      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800333a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800333e:	d81e      	bhi.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00a      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003348:	d010      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800334a:	e018      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800334c:	4b86      	ldr	r3, [pc, #536]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4a85      	ldr	r2, [pc, #532]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003352:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003356:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003358:	e015      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	3304      	adds	r3, #4
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f001 f829 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003366:	4603      	mov	r3, r0
 8003368:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800336a:	e00c      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3320      	adds	r3, #32
 8003370:	2100      	movs	r1, #0
 8003372:	4618      	mov	r0, r3
 8003374:	f001 f914 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 8003378:	4603      	mov	r3, r0
 800337a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800337c:	e003      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	74fb      	strb	r3, [r7, #19]
      break;
 8003382:	e000      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003384:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003386:	7cfb      	ldrb	r3, [r7, #19]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10b      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800338c:	4b76      	ldr	r3, [pc, #472]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003392:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800339a:	4973      	ldr	r1, [pc, #460]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339c:	4313      	orrs	r3, r2
 800339e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80033a2:	e001      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d041      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033b8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033bc:	d02a      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80033be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033c2:	d824      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033c8:	d008      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80033ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033ce:	d81e      	bhi.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80033d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033d8:	d010      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033da:	e018      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033dc:	4b62      	ldr	r3, [pc, #392]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4a61      	ldr	r2, [pc, #388]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033e8:	e015      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	3304      	adds	r3, #4
 80033ee:	2100      	movs	r1, #0
 80033f0:	4618      	mov	r0, r3
 80033f2:	f000 ffe1 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 80033f6:	4603      	mov	r3, r0
 80033f8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033fa:	e00c      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3320      	adds	r3, #32
 8003400:	2100      	movs	r1, #0
 8003402:	4618      	mov	r0, r3
 8003404:	f001 f8cc 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 8003408:	4603      	mov	r3, r0
 800340a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800340c:	e003      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	74fb      	strb	r3, [r7, #19]
      break;
 8003412:	e000      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003414:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003416:	7cfb      	ldrb	r3, [r7, #19]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10b      	bne.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800341c:	4b52      	ldr	r3, [pc, #328]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003422:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800342a:	494f      	ldr	r1, [pc, #316]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342c:	4313      	orrs	r3, r2
 800342e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003432:	e001      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003434:	7cfb      	ldrb	r3, [r7, #19]
 8003436:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80a0 	beq.w	8003586 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003446:	2300      	movs	r3, #0
 8003448:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800344a:	4b47      	ldr	r3, [pc, #284]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800345a:	2300      	movs	r3, #0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00d      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003460:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003464:	4a40      	ldr	r2, [pc, #256]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346a:	6593      	str	r3, [r2, #88]	; 0x58
 800346c:	4b3e      	ldr	r3, [pc, #248]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003478:	2301      	movs	r3, #1
 800347a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800347c:	4b3b      	ldr	r3, [pc, #236]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a3a      	ldr	r2, [pc, #232]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003486:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003488:	f7fe f9f6 	bl	8001878 <HAL_GetTick>
 800348c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800348e:	e009      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003490:	f7fe f9f2 	bl	8001878 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d902      	bls.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	74fb      	strb	r3, [r7, #19]
        break;
 80034a2:	e005      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034a4:	4b31      	ldr	r3, [pc, #196]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d0ef      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80034b0:	7cfb      	ldrb	r3, [r7, #19]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d15c      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034b6:	4b2c      	ldr	r3, [pc, #176]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034c0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01f      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d019      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034d4:	4b24      	ldr	r3, [pc, #144]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034e0:	4b21      	ldr	r3, [pc, #132]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e6:	4a20      	ldr	r2, [pc, #128]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034f0:	4b1d      	ldr	r3, [pc, #116]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f6:	4a1c      	ldr	r2, [pc, #112]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003500:	4a19      	ldr	r2, [pc, #100]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d016      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003512:	f7fe f9b1 	bl	8001878 <HAL_GetTick>
 8003516:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003518:	e00b      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fe f9ad 	bl	8001878 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	f241 3288 	movw	r2, #5000	; 0x1388
 8003528:	4293      	cmp	r3, r2
 800352a:	d902      	bls.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	74fb      	strb	r3, [r7, #19]
            break;
 8003530:	e006      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003532:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ec      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003540:	7cfb      	ldrb	r3, [r7, #19]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10c      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003546:	4b08      	ldr	r3, [pc, #32]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003556:	4904      	ldr	r1, [pc, #16]	; (8003568 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800355e:	e009      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003560:	7cfb      	ldrb	r3, [r7, #19]
 8003562:	74bb      	strb	r3, [r7, #18]
 8003564:	e006      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000
 800356c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003570:	7cfb      	ldrb	r3, [r7, #19]
 8003572:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003574:	7c7b      	ldrb	r3, [r7, #17]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d105      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800357a:	4b9e      	ldr	r3, [pc, #632]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	4a9d      	ldr	r2, [pc, #628]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003580:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003584:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00a      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003592:	4b98      	ldr	r3, [pc, #608]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003598:	f023 0203 	bic.w	r2, r3, #3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a0:	4994      	ldr	r1, [pc, #592]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00a      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035b4:	4b8f      	ldr	r3, [pc, #572]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ba:	f023 020c 	bic.w	r2, r3, #12
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035c2:	498c      	ldr	r1, [pc, #560]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0304 	and.w	r3, r3, #4
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00a      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035d6:	4b87      	ldr	r3, [pc, #540]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	4983      	ldr	r1, [pc, #524]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0308 	and.w	r3, r3, #8
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00a      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035f8:	4b7e      	ldr	r3, [pc, #504]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	497b      	ldr	r1, [pc, #492]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003608:	4313      	orrs	r3, r2
 800360a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0310 	and.w	r3, r3, #16
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00a      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800361a:	4b76      	ldr	r3, [pc, #472]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003620:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003628:	4972      	ldr	r1, [pc, #456]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362a:	4313      	orrs	r3, r2
 800362c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0320 	and.w	r3, r3, #32
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00a      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800363c:	4b6d      	ldr	r3, [pc, #436]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003642:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800364a:	496a      	ldr	r1, [pc, #424]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364c:	4313      	orrs	r3, r2
 800364e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00a      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800365e:	4b65      	ldr	r3, [pc, #404]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003664:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366c:	4961      	ldr	r1, [pc, #388]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003680:	4b5c      	ldr	r3, [pc, #368]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003686:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800368e:	4959      	ldr	r1, [pc, #356]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003690:	4313      	orrs	r3, r2
 8003692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036a2:	4b54      	ldr	r3, [pc, #336]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036b0:	4950      	ldr	r1, [pc, #320]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036c4:	4b4b      	ldr	r3, [pc, #300]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d2:	4948      	ldr	r1, [pc, #288]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036e6:	4b43      	ldr	r3, [pc, #268]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f4:	493f      	ldr	r1, [pc, #252]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d028      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003708:	4b3a      	ldr	r3, [pc, #232]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003716:	4937      	ldr	r1, [pc, #220]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003722:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003726:	d106      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003728:	4b32      	ldr	r3, [pc, #200]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	4a31      	ldr	r2, [pc, #196]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003732:	60d3      	str	r3, [r2, #12]
 8003734:	e011      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800373a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800373e:	d10c      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3304      	adds	r3, #4
 8003744:	2101      	movs	r1, #1
 8003746:	4618      	mov	r0, r3
 8003748:	f000 fe36 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d028      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003766:	4b23      	ldr	r3, [pc, #140]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003774:	491f      	ldr	r1, [pc, #124]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003776:	4313      	orrs	r3, r2
 8003778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003780:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003784:	d106      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003786:	4b1b      	ldr	r3, [pc, #108]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	4a1a      	ldr	r2, [pc, #104]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003790:	60d3      	str	r3, [r2, #12]
 8003792:	e011      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003798:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800379c:	d10c      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3304      	adds	r3, #4
 80037a2:	2101      	movs	r1, #1
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 fe07 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 80037aa:	4603      	mov	r3, r0
 80037ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ae:	7cfb      	ldrb	r3, [r7, #19]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80037b4:	7cfb      	ldrb	r3, [r7, #19]
 80037b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d02b      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037d2:	4908      	ldr	r1, [pc, #32]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037e2:	d109      	bne.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037e4:	4b03      	ldr	r3, [pc, #12]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4a02      	ldr	r2, [pc, #8]	; (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037ee:	60d3      	str	r3, [r2, #12]
 80037f0:	e014      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80037f2:	bf00      	nop
 80037f4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003800:	d10c      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3304      	adds	r3, #4
 8003806:	2101      	movs	r1, #1
 8003808:	4618      	mov	r0, r3
 800380a:	f000 fdd5 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003812:	7cfb      	ldrb	r3, [r7, #19]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02f      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003828:	4b2b      	ldr	r3, [pc, #172]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003836:	4928      	ldr	r1, [pc, #160]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003842:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003846:	d10d      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3304      	adds	r3, #4
 800384c:	2102      	movs	r1, #2
 800384e:	4618      	mov	r0, r3
 8003850:	f000 fdb2 	bl	80043b8 <RCCEx_PLLSAI1_Config>
 8003854:	4603      	mov	r3, r0
 8003856:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003858:	7cfb      	ldrb	r3, [r7, #19]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d014      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800385e:	7cfb      	ldrb	r3, [r7, #19]
 8003860:	74bb      	strb	r3, [r7, #18]
 8003862:	e011      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800386c:	d10c      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3320      	adds	r3, #32
 8003872:	2102      	movs	r1, #2
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fe93 	bl	80045a0 <RCCEx_PLLSAI2_Config>
 800387a:	4603      	mov	r3, r0
 800387c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800387e:	7cfb      	ldrb	r3, [r7, #19]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003884:	7cfb      	ldrb	r3, [r7, #19]
 8003886:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00a      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003894:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038a2:	490d      	ldr	r1, [pc, #52]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00b      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038b6:	4b08      	ldr	r3, [pc, #32]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038c6:	4904      	ldr	r1, [pc, #16]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40021000 	.word	0x40021000

080038dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038ee:	d13e      	bne.n	800396e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80038f0:	4bb2      	ldr	r3, [pc, #712]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038fa:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003902:	d028      	beq.n	8003956 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800390a:	f200 8542 	bhi.w	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003914:	d005      	beq.n	8003922 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800391c:	d00e      	beq.n	800393c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800391e:	f000 bd38 	b.w	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003922:	4ba6      	ldr	r3, [pc, #664]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b02      	cmp	r3, #2
 800392e:	f040 8532 	bne.w	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003936:	61fb      	str	r3, [r7, #28]
      break;
 8003938:	f000 bd2d 	b.w	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800393c:	4b9f      	ldr	r3, [pc, #636]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800393e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b02      	cmp	r3, #2
 8003948:	f040 8527 	bne.w	800439a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800394c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003950:	61fb      	str	r3, [r7, #28]
      break;
 8003952:	f000 bd22 	b.w	800439a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003956:	4b99      	ldr	r3, [pc, #612]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003962:	f040 851c 	bne.w	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003966:	4b96      	ldr	r3, [pc, #600]	; (8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003968:	61fb      	str	r3, [r7, #28]
      break;
 800396a:	f000 bd18 	b.w	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800396e:	4b93      	ldr	r3, [pc, #588]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	2b03      	cmp	r3, #3
 800397c:	d036      	beq.n	80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b03      	cmp	r3, #3
 8003982:	d840      	bhi.n	8003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d003      	beq.n	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b02      	cmp	r3, #2
 800398e:	d020      	beq.n	80039d2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003990:	e039      	b.n	8003a06 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003992:	4b8a      	ldr	r3, [pc, #552]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b02      	cmp	r3, #2
 800399c:	d116      	bne.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800399e:	4b87      	ldr	r3, [pc, #540]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0308 	and.w	r3, r3, #8
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80039aa:	4b84      	ldr	r3, [pc, #528]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	091b      	lsrs	r3, r3, #4
 80039b0:	f003 030f 	and.w	r3, r3, #15
 80039b4:	e005      	b.n	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80039b6:	4b81      	ldr	r3, [pc, #516]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80039b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	4a80      	ldr	r2, [pc, #512]	; (8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80039c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80039ca:	e01f      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	61bb      	str	r3, [r7, #24]
      break;
 80039d0:	e01c      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80039d2:	4b7a      	ldr	r3, [pc, #488]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039de:	d102      	bne.n	80039e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80039e0:	4b79      	ldr	r3, [pc, #484]	; (8003bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80039e2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80039e4:	e012      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	61bb      	str	r3, [r7, #24]
      break;
 80039ea:	e00f      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80039ec:	4b73      	ldr	r3, [pc, #460]	; (8003bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039f8:	d102      	bne.n	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80039fa:	4b74      	ldr	r3, [pc, #464]	; (8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80039fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80039fe:	e005      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003a00:	2300      	movs	r3, #0
 8003a02:	61bb      	str	r3, [r7, #24]
      break;
 8003a04:	e002      	b.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	61bb      	str	r3, [r7, #24]
      break;
 8003a0a:	bf00      	nop
    }

    switch(PeriphClk)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a12:	f000 80dd 	beq.w	8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a1c:	f200 84c1 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a26:	f000 80d3 	beq.w	8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a30:	f200 84b7 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a3a:	f000 835f 	beq.w	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a44:	f200 84ad 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a4e:	f000 847e 	beq.w	800434e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a58:	f200 84a3 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a62:	f000 82cd 	beq.w	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a6c:	f200 8499 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a76:	f000 80ab 	beq.w	8003bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a80:	f200 848f 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a8a:	f000 8090 	beq.w	8003bae <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a94:	f200 8485 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a9e:	d07f      	beq.n	8003ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aa6:	f200 847c 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab0:	f000 8403 	beq.w	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aba:	f200 8472 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ac4:	f000 83af 	beq.w	8004226 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ace:	f200 8468 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad8:	f000 8379 	beq.w	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ae2:	f200 845e 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2b80      	cmp	r3, #128	; 0x80
 8003aea:	f000 8344 	beq.w	8004176 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b80      	cmp	r3, #128	; 0x80
 8003af2:	f200 8456 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d84b      	bhi.n	8003b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 844f 	beq.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	2b1f      	cmp	r3, #31
 8003b0a:	f200 844a 	bhi.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003b0e:	a201      	add	r2, pc, #4	; (adr r2, 8003b14 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b14:	08003cfd 	.word	0x08003cfd
 8003b18:	08003d6b 	.word	0x08003d6b
 8003b1c:	080043a3 	.word	0x080043a3
 8003b20:	08003dff 	.word	0x08003dff
 8003b24:	080043a3 	.word	0x080043a3
 8003b28:	080043a3 	.word	0x080043a3
 8003b2c:	080043a3 	.word	0x080043a3
 8003b30:	08003e85 	.word	0x08003e85
 8003b34:	080043a3 	.word	0x080043a3
 8003b38:	080043a3 	.word	0x080043a3
 8003b3c:	080043a3 	.word	0x080043a3
 8003b40:	080043a3 	.word	0x080043a3
 8003b44:	080043a3 	.word	0x080043a3
 8003b48:	080043a3 	.word	0x080043a3
 8003b4c:	080043a3 	.word	0x080043a3
 8003b50:	08003efd 	.word	0x08003efd
 8003b54:	080043a3 	.word	0x080043a3
 8003b58:	080043a3 	.word	0x080043a3
 8003b5c:	080043a3 	.word	0x080043a3
 8003b60:	080043a3 	.word	0x080043a3
 8003b64:	080043a3 	.word	0x080043a3
 8003b68:	080043a3 	.word	0x080043a3
 8003b6c:	080043a3 	.word	0x080043a3
 8003b70:	080043a3 	.word	0x080043a3
 8003b74:	080043a3 	.word	0x080043a3
 8003b78:	080043a3 	.word	0x080043a3
 8003b7c:	080043a3 	.word	0x080043a3
 8003b80:	080043a3 	.word	0x080043a3
 8003b84:	080043a3 	.word	0x080043a3
 8003b88:	080043a3 	.word	0x080043a3
 8003b8c:	080043a3 	.word	0x080043a3
 8003b90:	08003f7f 	.word	0x08003f7f
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b40      	cmp	r3, #64	; 0x40
 8003b98:	f000 82c1 	beq.w	800411e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003b9c:	f000 bc01 	b.w	80043a2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003ba0:	69b9      	ldr	r1, [r7, #24]
 8003ba2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003ba6:	f000 fdd9 	bl	800475c <RCCEx_GetSAIxPeriphCLKFreq>
 8003baa:	61f8      	str	r0, [r7, #28]
      break;
 8003bac:	e3fa      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003bae:	69b9      	ldr	r1, [r7, #24]
 8003bb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003bb4:	f000 fdd2 	bl	800475c <RCCEx_GetSAIxPeriphCLKFreq>
 8003bb8:	61f8      	str	r0, [r7, #28]
      break;
 8003bba:	e3f3      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	0003d090 	.word	0x0003d090
 8003bc4:	08005c7c 	.word	0x08005c7c
 8003bc8:	00f42400 	.word	0x00f42400
 8003bcc:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003bd0:	4ba9      	ldr	r3, [pc, #676]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bd6:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003be2:	d00c      	beq.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003bea:	d87f      	bhi.n	8003cec <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf2:	d04e      	beq.n	8003c92 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bfa:	d01d      	beq.n	8003c38 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8003bfc:	e076      	b.n	8003cec <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003bfe:	4b9e      	ldr	r3, [pc, #632]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d172      	bne.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003c0a:	4b9b      	ldr	r3, [pc, #620]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d005      	beq.n	8003c22 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003c16:	4b98      	ldr	r3, [pc, #608]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	091b      	lsrs	r3, r3, #4
 8003c1c:	f003 030f 	and.w	r3, r3, #15
 8003c20:	e005      	b.n	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003c22:	4b95      	ldr	r3, [pc, #596]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c28:	0a1b      	lsrs	r3, r3, #8
 8003c2a:	f003 030f 	and.w	r3, r3, #15
 8003c2e:	4a93      	ldr	r2, [pc, #588]	; (8003e7c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c34:	61fb      	str	r3, [r7, #28]
          break;
 8003c36:	e05b      	b.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003c38:	4b8f      	ldr	r3, [pc, #572]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c44:	d156      	bne.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003c46:	4b8c      	ldr	r3, [pc, #560]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c52:	d14f      	bne.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003c54:	4b88      	ldr	r3, [pc, #544]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	0a1b      	lsrs	r3, r3, #8
 8003c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c5e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	fb03 f202 	mul.w	r2, r3, r2
 8003c68:	4b83      	ldr	r3, [pc, #524]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	3301      	adds	r3, #1
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003c7a:	4b7f      	ldr	r3, [pc, #508]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	0d5b      	lsrs	r3, r3, #21
 8003c80:	f003 0303 	and.w	r3, r3, #3
 8003c84:	3301      	adds	r3, #1
 8003c86:	005b      	lsls	r3, r3, #1
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	61fb      	str	r3, [r7, #28]
          break;
 8003c90:	e030      	b.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003c92:	4b79      	ldr	r3, [pc, #484]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c9e:	d12b      	bne.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003ca0:	4b75      	ldr	r3, [pc, #468]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ca8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cac:	d124      	bne.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003cae:	4b72      	ldr	r3, [pc, #456]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	0a1b      	lsrs	r3, r3, #8
 8003cb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cb8:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	fb03 f202 	mul.w	r2, r3, r2
 8003cc2:	4b6d      	ldr	r3, [pc, #436]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	3301      	adds	r3, #1
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8003cd4:	4b68      	ldr	r3, [pc, #416]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	0d5b      	lsrs	r3, r3, #21
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce8:	61fb      	str	r3, [r7, #28]
          break;
 8003cea:	e005      	b.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8003cec:	bf00      	nop
 8003cee:	e359      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cf0:	bf00      	nop
 8003cf2:	e357      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cf4:	bf00      	nop
 8003cf6:	e355      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cf8:	bf00      	nop
        break;
 8003cfa:	e353      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003cfc:	4b5e      	ldr	r3, [pc, #376]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	613b      	str	r3, [r7, #16]
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	d827      	bhi.n	8003d5e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8003d0e:	a201      	add	r2, pc, #4	; (adr r2, 8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d14:	08003d25 	.word	0x08003d25
 8003d18:	08003d2d 	.word	0x08003d2d
 8003d1c:	08003d35 	.word	0x08003d35
 8003d20:	08003d49 	.word	0x08003d49
          frequency = HAL_RCC_GetPCLK2Freq();
 8003d24:	f7ff fa7a 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8003d28:	61f8      	str	r0, [r7, #28]
          break;
 8003d2a:	e01d      	b.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d2c:	f7ff f9c8 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003d30:	61f8      	str	r0, [r7, #28]
          break;
 8003d32:	e019      	b.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d34:	4b50      	ldr	r3, [pc, #320]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d40:	d10f      	bne.n	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003d42:	4b4f      	ldr	r3, [pc, #316]	; (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003d44:	61fb      	str	r3, [r7, #28]
          break;
 8003d46:	e00c      	b.n	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d48:	4b4b      	ldr	r3, [pc, #300]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d107      	bne.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003d56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d5a:	61fb      	str	r3, [r7, #28]
          break;
 8003d5c:	e003      	b.n	8003d66 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8003d5e:	bf00      	nop
 8003d60:	e320      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d62:	bf00      	nop
 8003d64:	e31e      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d66:	bf00      	nop
        break;
 8003d68:	e31c      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003d6a:	4b43      	ldr	r3, [pc, #268]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	2b0c      	cmp	r3, #12
 8003d7a:	d83a      	bhi.n	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8003d7c:	a201      	add	r2, pc, #4	; (adr r2, 8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8003d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d82:	bf00      	nop
 8003d84:	08003db9 	.word	0x08003db9
 8003d88:	08003df3 	.word	0x08003df3
 8003d8c:	08003df3 	.word	0x08003df3
 8003d90:	08003df3 	.word	0x08003df3
 8003d94:	08003dc1 	.word	0x08003dc1
 8003d98:	08003df3 	.word	0x08003df3
 8003d9c:	08003df3 	.word	0x08003df3
 8003da0:	08003df3 	.word	0x08003df3
 8003da4:	08003dc9 	.word	0x08003dc9
 8003da8:	08003df3 	.word	0x08003df3
 8003dac:	08003df3 	.word	0x08003df3
 8003db0:	08003df3 	.word	0x08003df3
 8003db4:	08003ddd 	.word	0x08003ddd
          frequency = HAL_RCC_GetPCLK1Freq();
 8003db8:	f7ff fa1a 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003dbc:	61f8      	str	r0, [r7, #28]
          break;
 8003dbe:	e01d      	b.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8003dc0:	f7ff f97e 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003dc4:	61f8      	str	r0, [r7, #28]
          break;
 8003dc6:	e019      	b.n	8003dfc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003dc8:	4b2b      	ldr	r3, [pc, #172]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd4:	d10f      	bne.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8003dd6:	4b2a      	ldr	r3, [pc, #168]	; (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003dd8:	61fb      	str	r3, [r7, #28]
          break;
 8003dda:	e00c      	b.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ddc:	4b26      	ldr	r3, [pc, #152]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d107      	bne.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8003dea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dee:	61fb      	str	r3, [r7, #28]
          break;
 8003df0:	e003      	b.n	8003dfa <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8003df2:	bf00      	nop
 8003df4:	e2d6      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003df6:	bf00      	nop
 8003df8:	e2d4      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dfa:	bf00      	nop
        break;
 8003dfc:	e2d2      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003dfe:	4b1e      	ldr	r3, [pc, #120]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	2b30      	cmp	r3, #48	; 0x30
 8003e0e:	d021      	beq.n	8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	2b30      	cmp	r3, #48	; 0x30
 8003e14:	d829      	bhi.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	2b20      	cmp	r3, #32
 8003e1a:	d011      	beq.n	8003e40 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	2b20      	cmp	r3, #32
 8003e20:	d823      	bhi.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d003      	beq.n	8003e30 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	2b10      	cmp	r3, #16
 8003e2c:	d004      	beq.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8003e2e:	e01c      	b.n	8003e6a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e30:	f7ff f9de 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003e34:	61f8      	str	r0, [r7, #28]
          break;
 8003e36:	e01d      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003e38:	f7ff f942 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003e3c:	61f8      	str	r0, [r7, #28]
          break;
 8003e3e:	e019      	b.n	8003e74 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e40:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e4c:	d10f      	bne.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8003e4e:	4b0c      	ldr	r3, [pc, #48]	; (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003e50:	61fb      	str	r3, [r7, #28]
          break;
 8003e52:	e00c      	b.n	8003e6e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e54:	4b08      	ldr	r3, [pc, #32]	; (8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d107      	bne.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8003e62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e66:	61fb      	str	r3, [r7, #28]
          break;
 8003e68:	e003      	b.n	8003e72 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003e6a:	bf00      	nop
 8003e6c:	e29a      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e6e:	bf00      	nop
 8003e70:	e298      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e72:	bf00      	nop
        break;
 8003e74:	e296      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003e76:	bf00      	nop
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	08005c7c 	.word	0x08005c7c
 8003e80:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003e84:	4b9b      	ldr	r3, [pc, #620]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2bc0      	cmp	r3, #192	; 0xc0
 8003e94:	d021      	beq.n	8003eda <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2bc0      	cmp	r3, #192	; 0xc0
 8003e9a:	d829      	bhi.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	2b80      	cmp	r3, #128	; 0x80
 8003ea0:	d011      	beq.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b80      	cmp	r3, #128	; 0x80
 8003ea6:	d823      	bhi.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	2b40      	cmp	r3, #64	; 0x40
 8003eb2:	d004      	beq.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8003eb4:	e01c      	b.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003eb6:	f7ff f99b 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003eba:	61f8      	str	r0, [r7, #28]
          break;
 8003ebc:	e01d      	b.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ebe:	f7ff f8ff 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003ec2:	61f8      	str	r0, [r7, #28]
          break;
 8003ec4:	e019      	b.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ec6:	4b8b      	ldr	r3, [pc, #556]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ed2:	d10f      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8003ed4:	4b88      	ldr	r3, [pc, #544]	; (80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003ed6:	61fb      	str	r3, [r7, #28]
          break;
 8003ed8:	e00c      	b.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003eda:	4b86      	ldr	r3, [pc, #536]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d107      	bne.n	8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8003ee8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003eec:	61fb      	str	r3, [r7, #28]
          break;
 8003eee:	e003      	b.n	8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003ef0:	bf00      	nop
 8003ef2:	e257      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ef4:	bf00      	nop
 8003ef6:	e255      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ef8:	bf00      	nop
        break;
 8003efa:	e253      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003efc:	4b7d      	ldr	r3, [pc, #500]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f0e:	d025      	beq.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f16:	d82c      	bhi.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f1e:	d013      	beq.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f26:	d824      	bhi.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d004      	beq.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f34:	d004      	beq.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003f36:	e01c      	b.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f38:	f7ff f95a 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003f3c:	61f8      	str	r0, [r7, #28]
          break;
 8003f3e:	e01d      	b.n	8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003f40:	f7ff f8be 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003f44:	61f8      	str	r0, [r7, #28]
          break;
 8003f46:	e019      	b.n	8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f48:	4b6a      	ldr	r3, [pc, #424]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f54:	d10f      	bne.n	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003f56:	4b68      	ldr	r3, [pc, #416]	; (80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003f58:	61fb      	str	r3, [r7, #28]
          break;
 8003f5a:	e00c      	b.n	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f5c:	4b65      	ldr	r3, [pc, #404]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f62:	f003 0302 	and.w	r3, r3, #2
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d107      	bne.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f6e:	61fb      	str	r3, [r7, #28]
          break;
 8003f70:	e003      	b.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003f72:	bf00      	nop
 8003f74:	e216      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f76:	bf00      	nop
 8003f78:	e214      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003f7a:	bf00      	nop
        break;
 8003f7c:	e212      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003f7e:	4b5d      	ldr	r3, [pc, #372]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f90:	d025      	beq.n	8003fde <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f98:	d82c      	bhi.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa0:	d013      	beq.n	8003fca <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa8:	d824      	bhi.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d004      	beq.n	8003fba <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb6:	d004      	beq.n	8003fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003fb8:	e01c      	b.n	8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fba:	f7ff f919 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003fbe:	61f8      	str	r0, [r7, #28]
          break;
 8003fc0:	e01d      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003fc2:	f7ff f87d 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8003fc6:	61f8      	str	r0, [r7, #28]
          break;
 8003fc8:	e019      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fca:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fd6:	d10f      	bne.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003fd8:	4b47      	ldr	r3, [pc, #284]	; (80040f8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003fda:	61fb      	str	r3, [r7, #28]
          break;
 8003fdc:	e00c      	b.n	8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003fde:	4b45      	ldr	r3, [pc, #276]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d107      	bne.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003fec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ff0:	61fb      	str	r3, [r7, #28]
          break;
 8003ff2:	e003      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003ff4:	bf00      	nop
 8003ff6:	e1d5      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ff8:	bf00      	nop
 8003ffa:	e1d3      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003ffc:	bf00      	nop
        break;
 8003ffe:	e1d1      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004000:	4b3c      	ldr	r3, [pc, #240]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004006:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800400a:	613b      	str	r3, [r7, #16]
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004012:	d00c      	beq.n	800402e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800401a:	d864      	bhi.n	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004022:	d008      	beq.n	8004036 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800402a:	d030      	beq.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 800402c:	e05b      	b.n	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800402e:	f7ff f847 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8004032:	61f8      	str	r0, [r7, #28]
          break;
 8004034:	e05c      	b.n	80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004036:	4b2f      	ldr	r3, [pc, #188]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800403e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004042:	d152      	bne.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004044:	4b2b      	ldr	r3, [pc, #172]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d04c      	beq.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004050:	4b28      	ldr	r3, [pc, #160]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	0a1b      	lsrs	r3, r3, #8
 8004056:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800405a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	fb03 f202 	mul.w	r2, r3, r2
 8004064:	4b23      	ldr	r3, [pc, #140]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	091b      	lsrs	r3, r3, #4
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	3301      	adds	r3, #1
 8004070:	fbb2 f3f3 	udiv	r3, r2, r3
 8004074:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004076:	4b1f      	ldr	r3, [pc, #124]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	0e5b      	lsrs	r3, r3, #25
 800407c:	f003 0303 	and.w	r3, r3, #3
 8004080:	3301      	adds	r3, #1
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	61fb      	str	r3, [r7, #28]
          break;
 800408c:	e02d      	b.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800408e:	4b19      	ldr	r3, [pc, #100]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004096:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800409a:	d128      	bne.n	80040ee <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800409c:	4b15      	ldr	r3, [pc, #84]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d022      	beq.n	80040ee <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80040a8:	4b12      	ldr	r3, [pc, #72]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	0a1b      	lsrs	r3, r3, #8
 80040ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040b2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	fb03 f202 	mul.w	r2, r3, r2
 80040bc:	4b0d      	ldr	r3, [pc, #52]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	3301      	adds	r3, #1
 80040c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040cc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80040ce:	4b09      	ldr	r3, [pc, #36]	; (80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	0e5b      	lsrs	r3, r3, #25
 80040d4:	f003 0303 	and.w	r3, r3, #3
 80040d8:	3301      	adds	r3, #1
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	61fb      	str	r3, [r7, #28]
          break;
 80040e4:	e003      	b.n	80040ee <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80040e6:	bf00      	nop
 80040e8:	e15c      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040ea:	bf00      	nop
 80040ec:	e15a      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80040ee:	bf00      	nop
        break;
 80040f0:	e158      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80040f2:	bf00      	nop
 80040f4:	40021000 	.word	0x40021000
 80040f8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80040fc:	4b9d      	ldr	r3, [pc, #628]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004102:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004106:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d103      	bne.n	8004116 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800410e:	f7ff f885 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8004112:	61f8      	str	r0, [r7, #28]
        break;
 8004114:	e146      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004116:	f7fe ffd3 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 800411a:	61f8      	str	r0, [r7, #28]
        break;
 800411c:	e142      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800411e:	4b95      	ldr	r3, [pc, #596]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004124:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004128:	613b      	str	r3, [r7, #16]
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004130:	d013      	beq.n	800415a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004138:	d819      	bhi.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d004      	beq.n	800414a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004146:	d004      	beq.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004148:	e011      	b.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800414a:	f7ff f851 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 800414e:	61f8      	str	r0, [r7, #28]
          break;
 8004150:	e010      	b.n	8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004152:	f7fe ffb5 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8004156:	61f8      	str	r0, [r7, #28]
          break;
 8004158:	e00c      	b.n	8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800415a:	4b86      	ldr	r3, [pc, #536]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004166:	d104      	bne.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004168:	4b83      	ldr	r3, [pc, #524]	; (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800416a:	61fb      	str	r3, [r7, #28]
          break;
 800416c:	e001      	b.n	8004172 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800416e:	bf00      	nop
 8004170:	e118      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004172:	bf00      	nop
        break;
 8004174:	e116      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004176:	4b7f      	ldr	r3, [pc, #508]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004188:	d013      	beq.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004190:	d819      	bhi.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d004      	beq.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800419e:	d004      	beq.n	80041aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80041a0:	e011      	b.n	80041c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041a2:	f7ff f825 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80041a6:	61f8      	str	r0, [r7, #28]
          break;
 80041a8:	e010      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80041aa:	f7fe ff89 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 80041ae:	61f8      	str	r0, [r7, #28]
          break;
 80041b0:	e00c      	b.n	80041cc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041b2:	4b70      	ldr	r3, [pc, #448]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041be:	d104      	bne.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80041c0:	4b6d      	ldr	r3, [pc, #436]	; (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80041c2:	61fb      	str	r3, [r7, #28]
          break;
 80041c4:	e001      	b.n	80041ca <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80041c6:	bf00      	nop
 80041c8:	e0ec      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80041ca:	bf00      	nop
        break;
 80041cc:	e0ea      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80041ce:	4b69      	ldr	r3, [pc, #420]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80041d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041e0:	d013      	beq.n	800420a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041e8:	d819      	bhi.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d004      	beq.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f6:	d004      	beq.n	8004202 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80041f8:	e011      	b.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041fa:	f7fe fff9 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80041fe:	61f8      	str	r0, [r7, #28]
          break;
 8004200:	e010      	b.n	8004224 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004202:	f7fe ff5d 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8004206:	61f8      	str	r0, [r7, #28]
          break;
 8004208:	e00c      	b.n	8004224 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800420a:	4b5a      	ldr	r3, [pc, #360]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004212:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004216:	d104      	bne.n	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004218:	4b57      	ldr	r3, [pc, #348]	; (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800421a:	61fb      	str	r3, [r7, #28]
          break;
 800421c:	e001      	b.n	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800421e:	bf00      	nop
 8004220:	e0c0      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004222:	bf00      	nop
        break;
 8004224:	e0be      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004226:	4b53      	ldr	r3, [pc, #332]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004230:	613b      	str	r3, [r7, #16]
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004238:	d02c      	beq.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004240:	d833      	bhi.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004248:	d01a      	beq.n	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004250:	d82b      	bhi.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d004      	beq.n	8004262 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800425e:	d004      	beq.n	800426a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004260:	e023      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004262:	f7fe ffc5 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004266:	61f8      	str	r0, [r7, #28]
          break;
 8004268:	e026      	b.n	80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800426a:	4b42      	ldr	r3, [pc, #264]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800426c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b02      	cmp	r3, #2
 8004276:	d11a      	bne.n	80042ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004278:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800427c:	61fb      	str	r3, [r7, #28]
          break;
 800427e:	e016      	b.n	80042ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004280:	4b3c      	ldr	r3, [pc, #240]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004288:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800428c:	d111      	bne.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800428e:	4b3a      	ldr	r3, [pc, #232]	; (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004290:	61fb      	str	r3, [r7, #28]
          break;
 8004292:	e00e      	b.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004294:	4b37      	ldr	r3, [pc, #220]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d109      	bne.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80042a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042a6:	61fb      	str	r3, [r7, #28]
          break;
 80042a8:	e005      	b.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80042aa:	bf00      	nop
 80042ac:	e07a      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042ae:	bf00      	nop
 80042b0:	e078      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042b2:	bf00      	nop
 80042b4:	e076      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80042b6:	bf00      	nop
        break;
 80042b8:	e074      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80042ba:	4b2e      	ldr	r3, [pc, #184]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80042bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80042c4:	613b      	str	r3, [r7, #16]
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042cc:	d02c      	beq.n	8004328 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80042d4:	d833      	bhi.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042dc:	d01a      	beq.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042e4:	d82b      	bhi.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d004      	beq.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042f2:	d004      	beq.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80042f4:	e023      	b.n	800433e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80042f6:	f7fe ff7b 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 80042fa:	61f8      	str	r0, [r7, #28]
          break;
 80042fc:	e026      	b.n	800434c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80042fe:	4b1d      	ldr	r3, [pc, #116]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004300:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b02      	cmp	r3, #2
 800430a:	d11a      	bne.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 800430c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004310:	61fb      	str	r3, [r7, #28]
          break;
 8004312:	e016      	b.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004314:	4b17      	ldr	r3, [pc, #92]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800431c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004320:	d111      	bne.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004322:	4b15      	ldr	r3, [pc, #84]	; (8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004324:	61fb      	str	r3, [r7, #28]
          break;
 8004326:	e00e      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004328:	4b12      	ldr	r3, [pc, #72]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800432a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b02      	cmp	r3, #2
 8004334:	d109      	bne.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800433a:	61fb      	str	r3, [r7, #28]
          break;
 800433c:	e005      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800433e:	bf00      	nop
 8004340:	e030      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004342:	bf00      	nop
 8004344:	e02e      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004346:	bf00      	nop
 8004348:	e02c      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800434a:	bf00      	nop
        break;
 800434c:	e02a      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800434e:	4b09      	ldr	r3, [pc, #36]	; (8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004354:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004366:	d009      	beq.n	800437c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004368:	e012      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800436a:	f7fe ff41 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 800436e:	61f8      	str	r0, [r7, #28]
          break;
 8004370:	e00e      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004372:	bf00      	nop
 8004374:	40021000 	.word	0x40021000
 8004378:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800437c:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004384:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004388:	d101      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800438a:	4b0a      	ldr	r3, [pc, #40]	; (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800438c:	61fb      	str	r3, [r7, #28]
          break;
 800438e:	bf00      	nop
        break;
 8004390:	e008      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004392:	bf00      	nop
 8004394:	e006      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004396:	bf00      	nop
 8004398:	e004      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800439a:	bf00      	nop
 800439c:	e002      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800439e:	bf00      	nop
 80043a0:	e000      	b.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80043a2:	bf00      	nop
    }
  }

  return(frequency);
 80043a4:	69fb      	ldr	r3, [r7, #28]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3720      	adds	r7, #32
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40021000 	.word	0x40021000
 80043b4:	00f42400 	.word	0x00f42400

080043b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043c6:	4b75      	ldr	r3, [pc, #468]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d018      	beq.n	8004404 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80043d2:	4b72      	ldr	r3, [pc, #456]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 0203 	and.w	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d10d      	bne.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
       ||
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80043ea:	4b6c      	ldr	r3, [pc, #432]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
       ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d047      	beq.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	73fb      	strb	r3, [r7, #15]
 8004402:	e044      	b.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2b03      	cmp	r3, #3
 800440a:	d018      	beq.n	800443e <RCCEx_PLLSAI1_Config+0x86>
 800440c:	2b03      	cmp	r3, #3
 800440e:	d825      	bhi.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
 8004410:	2b01      	cmp	r3, #1
 8004412:	d002      	beq.n	800441a <RCCEx_PLLSAI1_Config+0x62>
 8004414:	2b02      	cmp	r3, #2
 8004416:	d009      	beq.n	800442c <RCCEx_PLLSAI1_Config+0x74>
 8004418:	e020      	b.n	800445c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800441a:	4b60      	ldr	r3, [pc, #384]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d11d      	bne.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800442a:	e01a      	b.n	8004462 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800442c:	4b5b      	ldr	r3, [pc, #364]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d116      	bne.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800443c:	e013      	b.n	8004466 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800443e:	4b57      	ldr	r3, [pc, #348]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d10f      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800444a:	4b54      	ldr	r3, [pc, #336]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d109      	bne.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800445a:	e006      	b.n	800446a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
      break;
 8004460:	e004      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004462:	bf00      	nop
 8004464:	e002      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004466:	bf00      	nop
 8004468:	e000      	b.n	800446c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800446a:	bf00      	nop
    }

    if(status == HAL_OK)
 800446c:	7bfb      	ldrb	r3, [r7, #15]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10d      	bne.n	800448e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004472:	4b4a      	ldr	r3, [pc, #296]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6819      	ldr	r1, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	3b01      	subs	r3, #1
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	430b      	orrs	r3, r1
 8004488:	4944      	ldr	r1, [pc, #272]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800448a:	4313      	orrs	r3, r2
 800448c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800448e:	7bfb      	ldrb	r3, [r7, #15]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d17d      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004494:	4b41      	ldr	r3, [pc, #260]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a40      	ldr	r2, [pc, #256]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800449a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800449e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a0:	f7fd f9ea 	bl	8001878 <HAL_GetTick>
 80044a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044a6:	e009      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044a8:	f7fd f9e6 	bl	8001878 <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d902      	bls.n	80044bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	73fb      	strb	r3, [r7, #15]
        break;
 80044ba:	e005      	b.n	80044c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044bc:	4b37      	ldr	r3, [pc, #220]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1ef      	bne.n	80044a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d160      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d111      	bne.n	80044f8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044d4:	4b31      	ldr	r3, [pc, #196]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d6:	691b      	ldr	r3, [r3, #16]
 80044d8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80044dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6892      	ldr	r2, [r2, #8]
 80044e4:	0211      	lsls	r1, r2, #8
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	68d2      	ldr	r2, [r2, #12]
 80044ea:	0912      	lsrs	r2, r2, #4
 80044ec:	0452      	lsls	r2, r2, #17
 80044ee:	430a      	orrs	r2, r1
 80044f0:	492a      	ldr	r1, [pc, #168]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	610b      	str	r3, [r1, #16]
 80044f6:	e027      	b.n	8004548 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d112      	bne.n	8004524 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044fe:	4b27      	ldr	r3, [pc, #156]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004506:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6892      	ldr	r2, [r2, #8]
 800450e:	0211      	lsls	r1, r2, #8
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6912      	ldr	r2, [r2, #16]
 8004514:	0852      	lsrs	r2, r2, #1
 8004516:	3a01      	subs	r2, #1
 8004518:	0552      	lsls	r2, r2, #21
 800451a:	430a      	orrs	r2, r1
 800451c:	491f      	ldr	r1, [pc, #124]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800451e:	4313      	orrs	r3, r2
 8004520:	610b      	str	r3, [r1, #16]
 8004522:	e011      	b.n	8004548 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004524:	4b1d      	ldr	r3, [pc, #116]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800452c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6892      	ldr	r2, [r2, #8]
 8004534:	0211      	lsls	r1, r2, #8
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6952      	ldr	r2, [r2, #20]
 800453a:	0852      	lsrs	r2, r2, #1
 800453c:	3a01      	subs	r2, #1
 800453e:	0652      	lsls	r2, r2, #25
 8004540:	430a      	orrs	r2, r1
 8004542:	4916      	ldr	r1, [pc, #88]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	4313      	orrs	r3, r2
 8004546:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004548:	4b14      	ldr	r3, [pc, #80]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a13      	ldr	r2, [pc, #76]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800454e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004552:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7fd f990 	bl	8001878 <HAL_GetTick>
 8004558:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800455a:	e009      	b.n	8004570 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800455c:	f7fd f98c 	bl	8001878 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d902      	bls.n	8004570 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	73fb      	strb	r3, [r7, #15]
          break;
 800456e:	e005      	b.n	800457c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004570:	4b0a      	ldr	r3, [pc, #40]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ef      	beq.n	800455c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004582:	4b06      	ldr	r3, [pc, #24]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	4904      	ldr	r1, [pc, #16]	; (800459c <RCCEx_PLLSAI1_Config+0x1e4>)
 800458c:	4313      	orrs	r3, r2
 800458e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004590:	7bfb      	ldrb	r3, [r7, #15]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000

080045a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045ae:	4b6a      	ldr	r3, [pc, #424]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d018      	beq.n	80045ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80045ba:	4b67      	ldr	r3, [pc, #412]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f003 0203 	and.w	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d10d      	bne.n	80045e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
       ||
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d009      	beq.n	80045e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80045d2:	4b61      	ldr	r3, [pc, #388]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	091b      	lsrs	r3, r3, #4
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	1c5a      	adds	r2, r3, #1
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
       ||
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d047      	beq.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	73fb      	strb	r3, [r7, #15]
 80045ea:	e044      	b.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d018      	beq.n	8004626 <RCCEx_PLLSAI2_Config+0x86>
 80045f4:	2b03      	cmp	r3, #3
 80045f6:	d825      	bhi.n	8004644 <RCCEx_PLLSAI2_Config+0xa4>
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d002      	beq.n	8004602 <RCCEx_PLLSAI2_Config+0x62>
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d009      	beq.n	8004614 <RCCEx_PLLSAI2_Config+0x74>
 8004600:	e020      	b.n	8004644 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004602:	4b55      	ldr	r3, [pc, #340]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d11d      	bne.n	800464a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004612:	e01a      	b.n	800464a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004614:	4b50      	ldr	r3, [pc, #320]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800461c:	2b00      	cmp	r3, #0
 800461e:	d116      	bne.n	800464e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004624:	e013      	b.n	800464e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004626:	4b4c      	ldr	r3, [pc, #304]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10f      	bne.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004632:	4b49      	ldr	r3, [pc, #292]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d109      	bne.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004642:	e006      	b.n	8004652 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
      break;
 8004648:	e004      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464a:	bf00      	nop
 800464c:	e002      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800464e:	bf00      	nop
 8004650:	e000      	b.n	8004654 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004652:	bf00      	nop
    }

    if(status == HAL_OK)
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10d      	bne.n	8004676 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800465a:	4b3f      	ldr	r3, [pc, #252]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6819      	ldr	r1, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	3b01      	subs	r3, #1
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	430b      	orrs	r3, r1
 8004670:	4939      	ldr	r1, [pc, #228]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004672:	4313      	orrs	r3, r2
 8004674:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d167      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800467c:	4b36      	ldr	r3, [pc, #216]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a35      	ldr	r2, [pc, #212]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004686:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004688:	f7fd f8f6 	bl	8001878 <HAL_GetTick>
 800468c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800468e:	e009      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004690:	f7fd f8f2 	bl	8001878 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d902      	bls.n	80046a4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	73fb      	strb	r3, [r7, #15]
        break;
 80046a2:	e005      	b.n	80046b0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046a4:	4b2c      	ldr	r3, [pc, #176]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1ef      	bne.n	8004690 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d14a      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d111      	bne.n	80046e0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046bc:	4b26      	ldr	r3, [pc, #152]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80046c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6892      	ldr	r2, [r2, #8]
 80046cc:	0211      	lsls	r1, r2, #8
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	68d2      	ldr	r2, [r2, #12]
 80046d2:	0912      	lsrs	r2, r2, #4
 80046d4:	0452      	lsls	r2, r2, #17
 80046d6:	430a      	orrs	r2, r1
 80046d8:	491f      	ldr	r1, [pc, #124]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	614b      	str	r3, [r1, #20]
 80046de:	e011      	b.n	8004704 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046e0:	4b1d      	ldr	r3, [pc, #116]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80046e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	6892      	ldr	r2, [r2, #8]
 80046f0:	0211      	lsls	r1, r2, #8
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6912      	ldr	r2, [r2, #16]
 80046f6:	0852      	lsrs	r2, r2, #1
 80046f8:	3a01      	subs	r2, #1
 80046fa:	0652      	lsls	r2, r2, #25
 80046fc:	430a      	orrs	r2, r1
 80046fe:	4916      	ldr	r1, [pc, #88]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004700:	4313      	orrs	r3, r2
 8004702:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004704:	4b14      	ldr	r3, [pc, #80]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a13      	ldr	r2, [pc, #76]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800470a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd f8b2 	bl	8001878 <HAL_GetTick>
 8004714:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004716:	e009      	b.n	800472c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004718:	f7fd f8ae 	bl	8001878 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d902      	bls.n	800472c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	73fb      	strb	r3, [r7, #15]
          break;
 800472a:	e005      	b.n	8004738 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0ef      	beq.n	8004718 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d106      	bne.n	800474c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800473e:	4b06      	ldr	r3, [pc, #24]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	4904      	ldr	r1, [pc, #16]	; (8004758 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004748:	4313      	orrs	r3, r2
 800474a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800474c:	7bfb      	ldrb	r3, [r7, #15]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40021000 	.word	0x40021000

0800475c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800475c:	b480      	push	{r7}
 800475e:	b089      	sub	sp, #36	; 0x24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIx */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004778:	d10c      	bne.n	8004794 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800477a:	4b6e      	ldr	r3, [pc, #440]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004780:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004784:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800478c:	d112      	bne.n	80047b4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800478e:	4b6a      	ldr	r3, [pc, #424]	; (8004938 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	e00f      	b.n	80047b4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800479a:	d10b      	bne.n	80047b4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800479c:	4b65      	ldr	r3, [pc, #404]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a2:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80047a6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80047ae:	d101      	bne.n	80047b4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80047b0:	4b61      	ldr	r3, [pc, #388]	; (8004938 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80047b2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f040 80b4 	bne.w	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047c6:	d003      	beq.n	80047d0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047ce:	d135      	bne.n	800483c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80047d0:	4b58      	ldr	r3, [pc, #352]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80047dc:	f040 80a1 	bne.w	8004922 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80047e0:	4b54      	ldr	r3, [pc, #336]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 809a 	beq.w	8004922 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80047ee:	4b51      	ldr	r3, [pc, #324]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	091b      	lsrs	r3, r3, #4
 80047f4:	f003 0307 	and.w	r3, r3, #7
 80047f8:	3301      	adds	r3, #1
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004802:	4b4c      	ldr	r3, [pc, #304]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	0a1b      	lsrs	r3, r3, #8
 8004808:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800480c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10a      	bne.n	800482a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004814:	4b47      	ldr	r3, [pc, #284]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004820:	2311      	movs	r3, #17
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	e001      	b.n	800482a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004826:	2307      	movs	r3, #7
 8004828:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	fb03 f202 	mul.w	r2, r3, r2
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800483a:	e072      	b.n	8004922 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d133      	bne.n	80048aa <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004842:	4b3c      	ldr	r3, [pc, #240]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800484a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800484e:	d169      	bne.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004850:	4b38      	ldr	r3, [pc, #224]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d063      	beq.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800485c:	4b35      	ldr	r3, [pc, #212]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	091b      	lsrs	r3, r3, #4
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	3301      	adds	r3, #1
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	fbb2 f3f3 	udiv	r3, r2, r3
 800486e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004870:	4b30      	ldr	r3, [pc, #192]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	0a1b      	lsrs	r3, r3, #8
 8004876:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800487a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10a      	bne.n	8004898 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004882:	4b2c      	ldr	r3, [pc, #176]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800488e:	2311      	movs	r3, #17
 8004890:	617b      	str	r3, [r7, #20]
 8004892:	e001      	b.n	8004898 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8004894:	2307      	movs	r3, #7
 8004896:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	fb03 f202 	mul.w	r2, r3, r2
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a6:	61fb      	str	r3, [r7, #28]
 80048a8:	e03c      	b.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048b0:	d003      	beq.n	80048ba <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048b8:	d134      	bne.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80048ba:	4b1e      	ldr	r3, [pc, #120]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048c6:	d12d      	bne.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80048c8:	4b1a      	ldr	r3, [pc, #104]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d027      	beq.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80048d4:	4b17      	ldr	r3, [pc, #92]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	091b      	lsrs	r3, r3, #4
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	3301      	adds	r3, #1
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80048e8:	4b12      	ldr	r3, [pc, #72]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	0a1b      	lsrs	r3, r3, #8
 80048ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048f2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10a      	bne.n	8004910 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80048fa:	4b0e      	ldr	r3, [pc, #56]	; (8004934 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d002      	beq.n	800490c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004906:	2311      	movs	r3, #17
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	e001      	b.n	8004910 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800490c:	2307      	movs	r3, #7
 800490e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	fb03 f202 	mul.w	r2, r3, r2
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	e000      	b.n	8004924 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004922:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004924:	69fb      	ldr	r3, [r7, #28]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3724      	adds	r7, #36	; 0x24
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40021000 	.word	0x40021000
 8004938:	001fff68 	.word	0x001fff68

0800493c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d06c      	beq.n	8004a28 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fc fac6 	bl	8000ef4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	22ca      	movs	r2, #202	; 0xca
 8004976:	625a      	str	r2, [r3, #36]	; 0x24
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2253      	movs	r2, #83	; 0x53
 800497e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f9a0 	bl	8004cc6 <RTC_EnterInitMode>
 8004986:	4603      	mov	r3, r0
 8004988:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800498a:	7bfb      	ldrb	r3, [r7, #15]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d14b      	bne.n	8004a28 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6812      	ldr	r2, [r2, #0]
 800499a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800499e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049a2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6899      	ldr	r1, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	68d2      	ldr	r2, [r2, #12]
 80049ca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6919      	ldr	r1, [r3, #16]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	041a      	lsls	r2, r3, #16
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f000 f9a3 	bl	8004d2c <RTC_ExitInitMode>
 80049e6:	4603      	mov	r3, r0
 80049e8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d11b      	bne.n	8004a28 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0203 	bic.w	r2, r2, #3
 80049fe:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	69da      	ldr	r2, [r3, #28]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	22ff      	movs	r2, #255	; 0xff
 8004a1e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a32:	b590      	push	{r4, r7, lr}
 8004a34:	b087      	sub	sp, #28
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d101      	bne.n	8004a4c <HAL_RTC_SetTime+0x1a>
 8004a48:	2302      	movs	r3, #2
 8004a4a:	e08b      	b.n	8004b64 <HAL_RTC_SetTime+0x132>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	22ca      	movs	r2, #202	; 0xca
 8004a62:	625a      	str	r2, [r3, #36]	; 0x24
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2253      	movs	r2, #83	; 0x53
 8004a6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 f92a 	bl	8004cc6 <RTC_EnterInitMode>
 8004a72:	4603      	mov	r3, r0
 8004a74:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004a76:	7cfb      	ldrb	r3, [r7, #19]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d163      	bne.n	8004b44 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d126      	bne.n	8004ad0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d102      	bne.n	8004a96 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2200      	movs	r2, #0
 8004a94:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	781b      	ldrb	r3, [r3, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 f984 	bl	8004da8 <RTC_ByteToBcd2>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	785b      	ldrb	r3, [r3, #1]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 f97d 	bl	8004da8 <RTC_ByteToBcd2>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ab2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	789b      	ldrb	r3, [r3, #2]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 f975 	bl	8004da8 <RTC_ByteToBcd2>
 8004abe:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ac0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	78db      	ldrb	r3, [r3, #3]
 8004ac8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	e018      	b.n	8004b02 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d102      	bne.n	8004ae4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	785b      	ldrb	r3, [r3, #1]
 8004aee:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004af0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004af6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	78db      	ldrb	r3, [r3, #3]
 8004afc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004b0c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004b10:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b20:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6899      	ldr	r1, [r3, #8]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	68da      	ldr	r2, [r3, #12]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	431a      	orrs	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 f8f6 	bl	8004d2c <RTC_ExitInitMode>
 8004b40:	4603      	mov	r3, r0
 8004b42:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	22ff      	movs	r2, #255	; 0xff
 8004b4a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004b4c:	7cfb      	ldrb	r3, [r7, #19]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d103      	bne.n	8004b5a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004b62:	7cfb      	ldrb	r3, [r7, #19]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	371c      	adds	r7, #28
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd90      	pop	{r4, r7, pc}

08004b6c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_RTC_SetDate+0x1a>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e075      	b.n	8004c72 <HAL_RTC_SetDate+0x106>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2202      	movs	r2, #2
 8004b92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10e      	bne.n	8004bba <HAL_RTC_SetDate+0x4e>
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	785b      	ldrb	r3, [r3, #1]
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d008      	beq.n	8004bba <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	785b      	ldrb	r3, [r3, #1]
 8004bac:	f023 0310 	bic.w	r3, r3, #16
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	330a      	adds	r3, #10
 8004bb4:	b2da      	uxtb	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d11c      	bne.n	8004bfa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	78db      	ldrb	r3, [r3, #3]
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 f8ef 	bl	8004da8 <RTC_ByteToBcd2>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	785b      	ldrb	r3, [r3, #1]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 f8e8 	bl	8004da8 <RTC_ByteToBcd2>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004bdc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	789b      	ldrb	r3, [r3, #2]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f000 f8e0 	bl	8004da8 <RTC_ByteToBcd2>
 8004be8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004bea:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	e00e      	b.n	8004c18 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	78db      	ldrb	r3, [r3, #3]
 8004bfe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	785b      	ldrb	r3, [r3, #1]
 8004c04:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004c06:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004c0c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	22ca      	movs	r2, #202	; 0xca
 8004c1e:	625a      	str	r2, [r3, #36]	; 0x24
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2253      	movs	r2, #83	; 0x53
 8004c26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f000 f84c 	bl	8004cc6 <RTC_EnterInitMode>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004c32:	7cfb      	ldrb	r3, [r7, #19]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10c      	bne.n	8004c52 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004c42:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004c46:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f86f 	bl	8004d2c <RTC_ExitInitMode>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	22ff      	movs	r2, #255	; 0xff
 8004c58:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004c5a:	7cfb      	ldrb	r3, [r7, #19]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d103      	bne.n	8004c68 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004c70:	7cfb      	ldrb	r3, [r7, #19]
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	371c      	adds	r7, #28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd90      	pop	{r4, r7, pc}

08004c7a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004c90:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004c92:	f7fc fdf1 	bl	8001878 <HAL_GetTick>
 8004c96:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004c98:	e009      	b.n	8004cae <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004c9a:	f7fc fded 	bl	8001878 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ca8:	d901      	bls.n	8004cae <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e007      	b.n	8004cbe <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	f003 0320 	and.w	r3, r3, #32
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ee      	beq.n	8004c9a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004cc6:	b580      	push	{r7, lr}
 8004cc8:	b084      	sub	sp, #16
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d120      	bne.n	8004d22 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004cea:	f7fc fdc5 	bl	8001878 <HAL_GetTick>
 8004cee:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004cf0:	e00d      	b.n	8004d0e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004cf2:	f7fc fdc1 	bl	8001878 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004d00:	d905      	bls.n	8004d0e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2203      	movs	r2, #3
 8004d0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d102      	bne.n	8004d22 <RTC_EnterInitMode+0x5c>
 8004d1c:	7bfb      	ldrb	r3, [r7, #15]
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d1e7      	bne.n	8004cf2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d34:	2300      	movs	r3, #0
 8004d36:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004d38:	4b1a      	ldr	r3, [pc, #104]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d42:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004d44:	4b17      	ldr	r3, [pc, #92]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 0320 	and.w	r3, r3, #32
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10c      	bne.n	8004d6a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff ff92 	bl	8004c7a <HAL_RTC_WaitForSynchro>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d01e      	beq.n	8004d9a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2203      	movs	r2, #3
 8004d60:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	73fb      	strb	r3, [r7, #15]
 8004d68:	e017      	b.n	8004d9a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004d6a:	4b0e      	ldr	r3, [pc, #56]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	4a0d      	ldr	r2, [pc, #52]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d70:	f023 0320 	bic.w	r3, r3, #32
 8004d74:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7ff ff7f 	bl	8004c7a <HAL_RTC_WaitForSynchro>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d005      	beq.n	8004d8e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2203      	movs	r2, #3
 8004d86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4a04      	ldr	r2, [pc, #16]	; (8004da4 <RTC_ExitInitMode+0x78>)
 8004d94:	f043 0320 	orr.w	r3, r3, #32
 8004d98:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40002800 	.word	0x40002800

08004da8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	4603      	mov	r3, r0
 8004db0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004db2:	2300      	movs	r3, #0
 8004db4:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004db6:	79fb      	ldrb	r3, [r7, #7]
 8004db8:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004dba:	e005      	b.n	8004dc8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004dc2:	7afb      	ldrb	r3, [r7, #11]
 8004dc4:	3b0a      	subs	r3, #10
 8004dc6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004dc8:	7afb      	ldrb	r3, [r7, #11]
 8004dca:	2b09      	cmp	r3, #9
 8004dcc:	d8f6      	bhi.n	8004dbc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	b2da      	uxtb	r2, r3
 8004dd6:	7afb      	ldrb	r3, [r7, #11]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	b2db      	uxtb	r3, r3
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3714      	adds	r7, #20
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b088      	sub	sp, #32
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d101      	bne.n	8004dfa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e155      	b.n	80050a6 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d106      	bne.n	8004e14 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7fc f94a 	bl	80010a8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f959 	bl	80050cc <SAI_Disable>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e140      	b.n	80050a6 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d00c      	beq.n	8004e4e <HAL_SAI_Init+0x66>
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d80d      	bhi.n	8004e54 <HAL_SAI_Init+0x6c>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <HAL_SAI_Init+0x5a>
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d003      	beq.n	8004e48 <HAL_SAI_Init+0x60>
 8004e40:	e008      	b.n	8004e54 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004e42:	2300      	movs	r3, #0
 8004e44:	61fb      	str	r3, [r7, #28]
      break;
 8004e46:	e008      	b.n	8004e5a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004e48:	2310      	movs	r3, #16
 8004e4a:	61fb      	str	r3, [r7, #28]
      break;
 8004e4c:	e005      	b.n	8004e5a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004e4e:	2320      	movs	r3, #32
 8004e50:	61fb      	str	r3, [r7, #28]
      break;
 8004e52:	e002      	b.n	8004e5a <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004e54:	2300      	movs	r3, #0
 8004e56:	61fb      	str	r3, [r7, #28]
      break;
 8004e58:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	2b03      	cmp	r3, #3
 8004e60:	d81d      	bhi.n	8004e9e <HAL_SAI_Init+0xb6>
 8004e62:	a201      	add	r2, pc, #4	; (adr r2, 8004e68 <HAL_SAI_Init+0x80>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e79 	.word	0x08004e79
 8004e6c:	08004e7f 	.word	0x08004e7f
 8004e70:	08004e87 	.word	0x08004e87
 8004e74:	08004e8f 	.word	0x08004e8f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	617b      	str	r3, [r7, #20]
      break;
 8004e7c:	e012      	b.n	8004ea4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e82:	617b      	str	r3, [r7, #20]
      break;
 8004e84:	e00e      	b.n	8004ea4 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004e86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e8a:	617b      	str	r3, [r7, #20]
      break;
 8004e8c:	e00a      	b.n	8004ea4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004e8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e92:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	61fb      	str	r3, [r7, #28]
      break;
 8004e9c:	e002      	b.n	8004ea4 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
      break;
 8004ea2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a81      	ldr	r2, [pc, #516]	; (80050b0 <HAL_SAI_Init+0x2c8>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d004      	beq.n	8004eb8 <HAL_SAI_Init+0xd0>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a80      	ldr	r2, [pc, #512]	; (80050b4 <HAL_SAI_Init+0x2cc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d103      	bne.n	8004ec0 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004eb8:	4a7f      	ldr	r2, [pc, #508]	; (80050b8 <HAL_SAI_Init+0x2d0>)
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	6013      	str	r3, [r2, #0]
 8004ebe:	e002      	b.n	8004ec6 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004ec0:	4a7e      	ldr	r2, [pc, #504]	; (80050bc <HAL_SAI_Init+0x2d4>)
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d041      	beq.n	8004f52 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a77      	ldr	r2, [pc, #476]	; (80050b0 <HAL_SAI_Init+0x2c8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d004      	beq.n	8004ee2 <HAL_SAI_Init+0xfa>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a75      	ldr	r2, [pc, #468]	; (80050b4 <HAL_SAI_Init+0x2cc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d105      	bne.n	8004eee <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004ee2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004ee6:	f7fe fcf9 	bl	80038dc <HAL_RCCEx_GetPeriphCLKFreq>
 8004eea:	6138      	str	r0, [r7, #16]
 8004eec:	e004      	b.n	8004ef8 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004eee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004ef2:	f7fe fcf3 	bl	80038dc <HAL_RCCEx_GetPeriphCLKFreq>
 8004ef6:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4613      	mov	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	461a      	mov	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	69db      	ldr	r3, [r3, #28]
 8004f08:	025b      	lsls	r3, r3, #9
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4a6b      	ldr	r2, [pc, #428]	; (80050c0 <HAL_SAI_Init+0x2d8>)
 8004f14:	fba2 2303 	umull	r2, r3, r2, r3
 8004f18:	08da      	lsrs	r2, r3, #3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004f1e:	68f9      	ldr	r1, [r7, #12]
 8004f20:	4b67      	ldr	r3, [pc, #412]	; (80050c0 <HAL_SAI_Init+0x2d8>)
 8004f22:	fba3 2301 	umull	r2, r3, r3, r1
 8004f26:	08da      	lsrs	r2, r3, #3
 8004f28:	4613      	mov	r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4413      	add	r3, r2
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	1aca      	subs	r2, r1, r3
 8004f32:	2a08      	cmp	r2, #8
 8004f34:	d904      	bls.n	8004f40 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d104      	bne.n	8004f52 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	085a      	lsrs	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_SAI_Init+0x17a>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d109      	bne.n	8004f76 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_SAI_Init+0x186>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	e001      	b.n	8004f72 <HAL_SAI_Init+0x18a>
 8004f6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f72:	61bb      	str	r3, [r7, #24]
 8004f74:	e008      	b.n	8004f88 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d102      	bne.n	8004f84 <HAL_SAI_Init+0x19c>
 8004f7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f82:	e000      	b.n	8004f86 <HAL_SAI_Init+0x19e>
 8004f84:	2300      	movs	r3, #0
 8004f86:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6819      	ldr	r1, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	4b4c      	ldr	r3, [pc, #304]	; (80050c4 <HAL_SAI_Init+0x2dc>)
 8004f94:	400b      	ands	r3, r1
 8004f96:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6819      	ldr	r1, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004fac:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8004fc0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004fcc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	051b      	lsls	r3, r3, #20
 8004fd4:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004fec:	f023 030f 	bic.w	r3, r3, #15
 8004ff0:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6859      	ldr	r1, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	699a      	ldr	r2, [r3, #24]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005000:	431a      	orrs	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005006:	431a      	orrs	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6899      	ldr	r1, [r3, #8]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	4b2b      	ldr	r3, [pc, #172]	; (80050c8 <HAL_SAI_Init+0x2e0>)
 800501c:	400b      	ands	r3, r1
 800501e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6899      	ldr	r1, [r3, #8]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005030:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8005036:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800503c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005042:	3b01      	subs	r3, #1
 8005044:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005046:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	430a      	orrs	r2, r1
 800504e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68d9      	ldr	r1, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	f24f 0320 	movw	r3, #61472	; 0xf020
 800505e:	400b      	ands	r3, r1
 8005060:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68d9      	ldr	r1, [r3, #12]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005070:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005076:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005078:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800507e:	3b01      	subs	r3, #1
 8005080:	021b      	lsls	r3, r3, #8
 8005082:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3720      	adds	r7, #32
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40015404 	.word	0x40015404
 80050b4:	40015424 	.word	0x40015424
 80050b8:	40015400 	.word	0x40015400
 80050bc:	40015800 	.word	0x40015800
 80050c0:	cccccccd 	.word	0xcccccccd
 80050c4:	ff05c010 	.word	0xff05c010
 80050c8:	fff88000 	.word	0xfff88000

080050cc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80050d4:	4b18      	ldr	r3, [pc, #96]	; (8005138 <SAI_Disable+0x6c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a18      	ldr	r2, [pc, #96]	; (800513c <SAI_Disable+0x70>)
 80050da:	fba2 2303 	umull	r2, r3, r2, r3
 80050de:	0b1b      	lsrs	r3, r3, #12
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80050e4:	2300      	movs	r3, #0
 80050e6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80050f6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10a      	bne.n	8005114 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005104:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	72fb      	strb	r3, [r7, #11]
      break;
 8005112:	e009      	b.n	8005128 <SAI_Disable+0x5c>
    }
    count--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	3b01      	subs	r3, #1
 8005118:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1e7      	bne.n	80050f8 <SAI_Disable+0x2c>

  return status;
 8005128:	7afb      	ldrb	r3, [r7, #11]
}
 800512a:	4618      	mov	r0, r3
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	20000000 	.word	0x20000000
 800513c:	95cbec1b 	.word	0x95cbec1b

08005140 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e095      	b.n	800527e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005156:	2b00      	cmp	r3, #0
 8005158:	d108      	bne.n	800516c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005162:	d009      	beq.n	8005178 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	61da      	str	r2, [r3, #28]
 800516a:	e005      	b.n	8005178 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d106      	bne.n	8005198 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7fc f83e 	bl	8001214 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2202      	movs	r2, #2
 800519c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051b8:	d902      	bls.n	80051c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	e002      	b.n	80051c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80051ce:	d007      	beq.n	80051e0 <HAL_SPI_Init+0xa0>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051d8:	d002      	beq.n	80051e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80051f0:	431a      	orrs	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	431a      	orrs	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	431a      	orrs	r2, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800520e:	431a      	orrs	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005218:	431a      	orrs	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005222:	ea42 0103 	orr.w	r1, r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	0c1b      	lsrs	r3, r3, #16
 800523c:	f003 0204 	and.w	r2, r3, #4
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	f003 0310 	and.w	r3, r3, #16
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800524e:	f003 0308 	and.w	r3, r3, #8
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800525c:	ea42 0103 	orr.w	r1, r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b082      	sub	sp, #8
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e040      	b.n	800531a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800529c:	2b00      	cmp	r3, #0
 800529e:	d106      	bne.n	80052ae <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f7fc f9ed 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2224      	movs	r2, #36	; 0x24
 80052b2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f022 0201 	bic.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f82d 	bl	8005324 <UART_SetConfig>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d101      	bne.n	80052d4 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e022      	b.n	800531a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 fad9 	bl	8005894 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005300:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fb60 	bl	80059d8 <UART_CheckIdleState>
 8005318:	4603      	mov	r3, r0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
	...

08005324 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005328:	b08a      	sub	sp, #40	; 0x28
 800532a:	af00      	add	r7, sp, #0
 800532c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	431a      	orrs	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	431a      	orrs	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	4313      	orrs	r3, r2
 800534a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	4ba4      	ldr	r3, [pc, #656]	; (80055e4 <UART_SetConfig+0x2c0>)
 8005354:	4013      	ands	r3, r2
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	6812      	ldr	r2, [r2, #0]
 800535a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800535c:	430b      	orrs	r3, r1
 800535e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a99      	ldr	r2, [pc, #612]	; (80055e8 <UART_SetConfig+0x2c4>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d004      	beq.n	8005390 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800538c:	4313      	orrs	r3, r2
 800538e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053a0:	430a      	orrs	r2, r1
 80053a2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a90      	ldr	r2, [pc, #576]	; (80055ec <UART_SetConfig+0x2c8>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d126      	bne.n	80053fc <UART_SetConfig+0xd8>
 80053ae:	4b90      	ldr	r3, [pc, #576]	; (80055f0 <UART_SetConfig+0x2cc>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b4:	f003 0303 	and.w	r3, r3, #3
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d81b      	bhi.n	80053f4 <UART_SetConfig+0xd0>
 80053bc:	a201      	add	r2, pc, #4	; (adr r2, 80053c4 <UART_SetConfig+0xa0>)
 80053be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c2:	bf00      	nop
 80053c4:	080053d5 	.word	0x080053d5
 80053c8:	080053e5 	.word	0x080053e5
 80053cc:	080053dd 	.word	0x080053dd
 80053d0:	080053ed 	.word	0x080053ed
 80053d4:	2301      	movs	r3, #1
 80053d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053da:	e116      	b.n	800560a <UART_SetConfig+0x2e6>
 80053dc:	2302      	movs	r3, #2
 80053de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053e2:	e112      	b.n	800560a <UART_SetConfig+0x2e6>
 80053e4:	2304      	movs	r3, #4
 80053e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053ea:	e10e      	b.n	800560a <UART_SetConfig+0x2e6>
 80053ec:	2308      	movs	r3, #8
 80053ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053f2:	e10a      	b.n	800560a <UART_SetConfig+0x2e6>
 80053f4:	2310      	movs	r3, #16
 80053f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053fa:	e106      	b.n	800560a <UART_SetConfig+0x2e6>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a7c      	ldr	r2, [pc, #496]	; (80055f4 <UART_SetConfig+0x2d0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d138      	bne.n	8005478 <UART_SetConfig+0x154>
 8005406:	4b7a      	ldr	r3, [pc, #488]	; (80055f0 <UART_SetConfig+0x2cc>)
 8005408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540c:	f003 030c 	and.w	r3, r3, #12
 8005410:	2b0c      	cmp	r3, #12
 8005412:	d82d      	bhi.n	8005470 <UART_SetConfig+0x14c>
 8005414:	a201      	add	r2, pc, #4	; (adr r2, 800541c <UART_SetConfig+0xf8>)
 8005416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541a:	bf00      	nop
 800541c:	08005451 	.word	0x08005451
 8005420:	08005471 	.word	0x08005471
 8005424:	08005471 	.word	0x08005471
 8005428:	08005471 	.word	0x08005471
 800542c:	08005461 	.word	0x08005461
 8005430:	08005471 	.word	0x08005471
 8005434:	08005471 	.word	0x08005471
 8005438:	08005471 	.word	0x08005471
 800543c:	08005459 	.word	0x08005459
 8005440:	08005471 	.word	0x08005471
 8005444:	08005471 	.word	0x08005471
 8005448:	08005471 	.word	0x08005471
 800544c:	08005469 	.word	0x08005469
 8005450:	2300      	movs	r3, #0
 8005452:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005456:	e0d8      	b.n	800560a <UART_SetConfig+0x2e6>
 8005458:	2302      	movs	r3, #2
 800545a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800545e:	e0d4      	b.n	800560a <UART_SetConfig+0x2e6>
 8005460:	2304      	movs	r3, #4
 8005462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005466:	e0d0      	b.n	800560a <UART_SetConfig+0x2e6>
 8005468:	2308      	movs	r3, #8
 800546a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800546e:	e0cc      	b.n	800560a <UART_SetConfig+0x2e6>
 8005470:	2310      	movs	r3, #16
 8005472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005476:	e0c8      	b.n	800560a <UART_SetConfig+0x2e6>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a5e      	ldr	r2, [pc, #376]	; (80055f8 <UART_SetConfig+0x2d4>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d125      	bne.n	80054ce <UART_SetConfig+0x1aa>
 8005482:	4b5b      	ldr	r3, [pc, #364]	; (80055f0 <UART_SetConfig+0x2cc>)
 8005484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005488:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800548c:	2b30      	cmp	r3, #48	; 0x30
 800548e:	d016      	beq.n	80054be <UART_SetConfig+0x19a>
 8005490:	2b30      	cmp	r3, #48	; 0x30
 8005492:	d818      	bhi.n	80054c6 <UART_SetConfig+0x1a2>
 8005494:	2b20      	cmp	r3, #32
 8005496:	d00a      	beq.n	80054ae <UART_SetConfig+0x18a>
 8005498:	2b20      	cmp	r3, #32
 800549a:	d814      	bhi.n	80054c6 <UART_SetConfig+0x1a2>
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <UART_SetConfig+0x182>
 80054a0:	2b10      	cmp	r3, #16
 80054a2:	d008      	beq.n	80054b6 <UART_SetConfig+0x192>
 80054a4:	e00f      	b.n	80054c6 <UART_SetConfig+0x1a2>
 80054a6:	2300      	movs	r3, #0
 80054a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054ac:	e0ad      	b.n	800560a <UART_SetConfig+0x2e6>
 80054ae:	2302      	movs	r3, #2
 80054b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054b4:	e0a9      	b.n	800560a <UART_SetConfig+0x2e6>
 80054b6:	2304      	movs	r3, #4
 80054b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054bc:	e0a5      	b.n	800560a <UART_SetConfig+0x2e6>
 80054be:	2308      	movs	r3, #8
 80054c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054c4:	e0a1      	b.n	800560a <UART_SetConfig+0x2e6>
 80054c6:	2310      	movs	r3, #16
 80054c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054cc:	e09d      	b.n	800560a <UART_SetConfig+0x2e6>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a4a      	ldr	r2, [pc, #296]	; (80055fc <UART_SetConfig+0x2d8>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d125      	bne.n	8005524 <UART_SetConfig+0x200>
 80054d8:	4b45      	ldr	r3, [pc, #276]	; (80055f0 <UART_SetConfig+0x2cc>)
 80054da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80054e2:	2bc0      	cmp	r3, #192	; 0xc0
 80054e4:	d016      	beq.n	8005514 <UART_SetConfig+0x1f0>
 80054e6:	2bc0      	cmp	r3, #192	; 0xc0
 80054e8:	d818      	bhi.n	800551c <UART_SetConfig+0x1f8>
 80054ea:	2b80      	cmp	r3, #128	; 0x80
 80054ec:	d00a      	beq.n	8005504 <UART_SetConfig+0x1e0>
 80054ee:	2b80      	cmp	r3, #128	; 0x80
 80054f0:	d814      	bhi.n	800551c <UART_SetConfig+0x1f8>
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d002      	beq.n	80054fc <UART_SetConfig+0x1d8>
 80054f6:	2b40      	cmp	r3, #64	; 0x40
 80054f8:	d008      	beq.n	800550c <UART_SetConfig+0x1e8>
 80054fa:	e00f      	b.n	800551c <UART_SetConfig+0x1f8>
 80054fc:	2300      	movs	r3, #0
 80054fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005502:	e082      	b.n	800560a <UART_SetConfig+0x2e6>
 8005504:	2302      	movs	r3, #2
 8005506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800550a:	e07e      	b.n	800560a <UART_SetConfig+0x2e6>
 800550c:	2304      	movs	r3, #4
 800550e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005512:	e07a      	b.n	800560a <UART_SetConfig+0x2e6>
 8005514:	2308      	movs	r3, #8
 8005516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800551a:	e076      	b.n	800560a <UART_SetConfig+0x2e6>
 800551c:	2310      	movs	r3, #16
 800551e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005522:	e072      	b.n	800560a <UART_SetConfig+0x2e6>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a35      	ldr	r2, [pc, #212]	; (8005600 <UART_SetConfig+0x2dc>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d12a      	bne.n	8005584 <UART_SetConfig+0x260>
 800552e:	4b30      	ldr	r3, [pc, #192]	; (80055f0 <UART_SetConfig+0x2cc>)
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005534:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005538:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800553c:	d01a      	beq.n	8005574 <UART_SetConfig+0x250>
 800553e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005542:	d81b      	bhi.n	800557c <UART_SetConfig+0x258>
 8005544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005548:	d00c      	beq.n	8005564 <UART_SetConfig+0x240>
 800554a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800554e:	d815      	bhi.n	800557c <UART_SetConfig+0x258>
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <UART_SetConfig+0x238>
 8005554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005558:	d008      	beq.n	800556c <UART_SetConfig+0x248>
 800555a:	e00f      	b.n	800557c <UART_SetConfig+0x258>
 800555c:	2300      	movs	r3, #0
 800555e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005562:	e052      	b.n	800560a <UART_SetConfig+0x2e6>
 8005564:	2302      	movs	r3, #2
 8005566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800556a:	e04e      	b.n	800560a <UART_SetConfig+0x2e6>
 800556c:	2304      	movs	r3, #4
 800556e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005572:	e04a      	b.n	800560a <UART_SetConfig+0x2e6>
 8005574:	2308      	movs	r3, #8
 8005576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800557a:	e046      	b.n	800560a <UART_SetConfig+0x2e6>
 800557c:	2310      	movs	r3, #16
 800557e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005582:	e042      	b.n	800560a <UART_SetConfig+0x2e6>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a17      	ldr	r2, [pc, #92]	; (80055e8 <UART_SetConfig+0x2c4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d13a      	bne.n	8005604 <UART_SetConfig+0x2e0>
 800558e:	4b18      	ldr	r3, [pc, #96]	; (80055f0 <UART_SetConfig+0x2cc>)
 8005590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005594:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005598:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800559c:	d01a      	beq.n	80055d4 <UART_SetConfig+0x2b0>
 800559e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055a2:	d81b      	bhi.n	80055dc <UART_SetConfig+0x2b8>
 80055a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055a8:	d00c      	beq.n	80055c4 <UART_SetConfig+0x2a0>
 80055aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055ae:	d815      	bhi.n	80055dc <UART_SetConfig+0x2b8>
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <UART_SetConfig+0x298>
 80055b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055b8:	d008      	beq.n	80055cc <UART_SetConfig+0x2a8>
 80055ba:	e00f      	b.n	80055dc <UART_SetConfig+0x2b8>
 80055bc:	2300      	movs	r3, #0
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055c2:	e022      	b.n	800560a <UART_SetConfig+0x2e6>
 80055c4:	2302      	movs	r3, #2
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055ca:	e01e      	b.n	800560a <UART_SetConfig+0x2e6>
 80055cc:	2304      	movs	r3, #4
 80055ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055d2:	e01a      	b.n	800560a <UART_SetConfig+0x2e6>
 80055d4:	2308      	movs	r3, #8
 80055d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055da:	e016      	b.n	800560a <UART_SetConfig+0x2e6>
 80055dc:	2310      	movs	r3, #16
 80055de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80055e2:	e012      	b.n	800560a <UART_SetConfig+0x2e6>
 80055e4:	efff69f3 	.word	0xefff69f3
 80055e8:	40008000 	.word	0x40008000
 80055ec:	40013800 	.word	0x40013800
 80055f0:	40021000 	.word	0x40021000
 80055f4:	40004400 	.word	0x40004400
 80055f8:	40004800 	.word	0x40004800
 80055fc:	40004c00 	.word	0x40004c00
 8005600:	40005000 	.word	0x40005000
 8005604:	2310      	movs	r3, #16
 8005606:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a9f      	ldr	r2, [pc, #636]	; (800588c <UART_SetConfig+0x568>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d17a      	bne.n	800570a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005614:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005618:	2b08      	cmp	r3, #8
 800561a:	d824      	bhi.n	8005666 <UART_SetConfig+0x342>
 800561c:	a201      	add	r2, pc, #4	; (adr r2, 8005624 <UART_SetConfig+0x300>)
 800561e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005622:	bf00      	nop
 8005624:	08005649 	.word	0x08005649
 8005628:	08005667 	.word	0x08005667
 800562c:	08005651 	.word	0x08005651
 8005630:	08005667 	.word	0x08005667
 8005634:	08005657 	.word	0x08005657
 8005638:	08005667 	.word	0x08005667
 800563c:	08005667 	.word	0x08005667
 8005640:	08005667 	.word	0x08005667
 8005644:	0800565f 	.word	0x0800565f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005648:	f7fd fdd2 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 800564c:	61f8      	str	r0, [r7, #28]
        break;
 800564e:	e010      	b.n	8005672 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005650:	4b8f      	ldr	r3, [pc, #572]	; (8005890 <UART_SetConfig+0x56c>)
 8005652:	61fb      	str	r3, [r7, #28]
        break;
 8005654:	e00d      	b.n	8005672 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005656:	f7fd fd33 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 800565a:	61f8      	str	r0, [r7, #28]
        break;
 800565c:	e009      	b.n	8005672 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800565e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005662:	61fb      	str	r3, [r7, #28]
        break;
 8005664:	e005      	b.n	8005672 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005670:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 80fb 	beq.w	8005870 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	4613      	mov	r3, r2
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	4413      	add	r3, r2
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	429a      	cmp	r2, r3
 8005688:	d305      	bcc.n	8005696 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005690:	69fa      	ldr	r2, [r7, #28]
 8005692:	429a      	cmp	r2, r3
 8005694:	d903      	bls.n	800569e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800569c:	e0e8      	b.n	8005870 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	2200      	movs	r2, #0
 80056a2:	461c      	mov	r4, r3
 80056a4:	4615      	mov	r5, r2
 80056a6:	f04f 0200 	mov.w	r2, #0
 80056aa:	f04f 0300 	mov.w	r3, #0
 80056ae:	022b      	lsls	r3, r5, #8
 80056b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80056b4:	0222      	lsls	r2, r4, #8
 80056b6:	68f9      	ldr	r1, [r7, #12]
 80056b8:	6849      	ldr	r1, [r1, #4]
 80056ba:	0849      	lsrs	r1, r1, #1
 80056bc:	2000      	movs	r0, #0
 80056be:	4688      	mov	r8, r1
 80056c0:	4681      	mov	r9, r0
 80056c2:	eb12 0a08 	adds.w	sl, r2, r8
 80056c6:	eb43 0b09 	adc.w	fp, r3, r9
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	603b      	str	r3, [r7, #0]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056d8:	4650      	mov	r0, sl
 80056da:	4659      	mov	r1, fp
 80056dc:	f7fa fd74 	bl	80001c8 <__aeabi_uldivmod>
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4613      	mov	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056ee:	d308      	bcc.n	8005702 <UART_SetConfig+0x3de>
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056f6:	d204      	bcs.n	8005702 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	60da      	str	r2, [r3, #12]
 8005700:	e0b6      	b.n	8005870 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005708:	e0b2      	b.n	8005870 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005712:	d15e      	bne.n	80057d2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005714:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005718:	2b08      	cmp	r3, #8
 800571a:	d828      	bhi.n	800576e <UART_SetConfig+0x44a>
 800571c:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <UART_SetConfig+0x400>)
 800571e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005722:	bf00      	nop
 8005724:	08005749 	.word	0x08005749
 8005728:	08005751 	.word	0x08005751
 800572c:	08005759 	.word	0x08005759
 8005730:	0800576f 	.word	0x0800576f
 8005734:	0800575f 	.word	0x0800575f
 8005738:	0800576f 	.word	0x0800576f
 800573c:	0800576f 	.word	0x0800576f
 8005740:	0800576f 	.word	0x0800576f
 8005744:	08005767 	.word	0x08005767
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005748:	f7fd fd52 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 800574c:	61f8      	str	r0, [r7, #28]
        break;
 800574e:	e014      	b.n	800577a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005750:	f7fd fd64 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8005754:	61f8      	str	r0, [r7, #28]
        break;
 8005756:	e010      	b.n	800577a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005758:	4b4d      	ldr	r3, [pc, #308]	; (8005890 <UART_SetConfig+0x56c>)
 800575a:	61fb      	str	r3, [r7, #28]
        break;
 800575c:	e00d      	b.n	800577a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800575e:	f7fd fcaf 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8005762:	61f8      	str	r0, [r7, #28]
        break;
 8005764:	e009      	b.n	800577a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005766:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800576a:	61fb      	str	r3, [r7, #28]
        break;
 800576c:	e005      	b.n	800577a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005778:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d077      	beq.n	8005870 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	005a      	lsls	r2, r3, #1
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	085b      	lsrs	r3, r3, #1
 800578a:	441a      	add	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	fbb2 f3f3 	udiv	r3, r2, r3
 8005794:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	2b0f      	cmp	r3, #15
 800579a:	d916      	bls.n	80057ca <UART_SetConfig+0x4a6>
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a2:	d212      	bcs.n	80057ca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057a4:	69bb      	ldr	r3, [r7, #24]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	f023 030f 	bic.w	r3, r3, #15
 80057ac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	085b      	lsrs	r3, r3, #1
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	8afb      	ldrh	r3, [r7, #22]
 80057bc:	4313      	orrs	r3, r2
 80057be:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	8afa      	ldrh	r2, [r7, #22]
 80057c6:	60da      	str	r2, [r3, #12]
 80057c8:	e052      	b.n	8005870 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80057d0:	e04e      	b.n	8005870 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d827      	bhi.n	800582a <UART_SetConfig+0x506>
 80057da:	a201      	add	r2, pc, #4	; (adr r2, 80057e0 <UART_SetConfig+0x4bc>)
 80057dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e0:	08005805 	.word	0x08005805
 80057e4:	0800580d 	.word	0x0800580d
 80057e8:	08005815 	.word	0x08005815
 80057ec:	0800582b 	.word	0x0800582b
 80057f0:	0800581b 	.word	0x0800581b
 80057f4:	0800582b 	.word	0x0800582b
 80057f8:	0800582b 	.word	0x0800582b
 80057fc:	0800582b 	.word	0x0800582b
 8005800:	08005823 	.word	0x08005823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005804:	f7fd fcf4 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8005808:	61f8      	str	r0, [r7, #28]
        break;
 800580a:	e014      	b.n	8005836 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800580c:	f7fd fd06 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8005810:	61f8      	str	r0, [r7, #28]
        break;
 8005812:	e010      	b.n	8005836 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005814:	4b1e      	ldr	r3, [pc, #120]	; (8005890 <UART_SetConfig+0x56c>)
 8005816:	61fb      	str	r3, [r7, #28]
        break;
 8005818:	e00d      	b.n	8005836 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800581a:	f7fd fc51 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 800581e:	61f8      	str	r0, [r7, #28]
        break;
 8005820:	e009      	b.n	8005836 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005826:	61fb      	str	r3, [r7, #28]
        break;
 8005828:	e005      	b.n	8005836 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005834:	bf00      	nop
    }

    if (pclk != 0U)
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d019      	beq.n	8005870 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	085a      	lsrs	r2, r3, #1
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	441a      	add	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	fbb2 f3f3 	udiv	r3, r2, r3
 800584e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	2b0f      	cmp	r3, #15
 8005854:	d909      	bls.n	800586a <UART_SetConfig+0x546>
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800585c:	d205      	bcs.n	800586a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	b29a      	uxth	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	60da      	str	r2, [r3, #12]
 8005868:	e002      	b.n	8005870 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800587c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005880:	4618      	mov	r0, r3
 8005882:	3728      	adds	r7, #40	; 0x28
 8005884:	46bd      	mov	sp, r7
 8005886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800588a:	bf00      	nop
 800588c:	40008000 	.word	0x40008000
 8005890:	00f42400 	.word	0x00f42400

08005894 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	430a      	orrs	r2, r1
 8005900:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005906:	f003 0308 	and.w	r3, r3, #8
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00a      	beq.n	8005924 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	430a      	orrs	r2, r1
 8005922:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005928:	f003 0310 	and.w	r3, r3, #16
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00a      	beq.n	8005946 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00a      	beq.n	8005968 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	430a      	orrs	r2, r1
 8005966:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01a      	beq.n	80059aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005992:	d10a      	bne.n	80059aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	605a      	str	r2, [r3, #4]
  }
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af02      	add	r7, sp, #8
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059e8:	f7fb ff46 	bl	8001878 <HAL_GetTick>
 80059ec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0308 	and.w	r3, r3, #8
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d10e      	bne.n	8005a1a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a00:	9300      	str	r3, [sp, #0]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f82d 	bl	8005a6a <UART_WaitOnFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e023      	b.n	8005a62 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	2b04      	cmp	r3, #4
 8005a26:	d10e      	bne.n	8005a46 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f817 	bl	8005a6a <UART_WaitOnFlagUntilTimeout>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d001      	beq.n	8005a46 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e00d      	b.n	8005a62 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b09c      	sub	sp, #112	; 0x70
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	60f8      	str	r0, [r7, #12]
 8005a72:	60b9      	str	r1, [r7, #8]
 8005a74:	603b      	str	r3, [r7, #0]
 8005a76:	4613      	mov	r3, r2
 8005a78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a7a:	e0a5      	b.n	8005bc8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a82:	f000 80a1 	beq.w	8005bc8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a86:	f7fb fef7 	bl	8001878 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d302      	bcc.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x32>
 8005a96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d13e      	bne.n	8005b1a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aa4:	e853 3f00 	ldrex	r3, [r3]
 8005aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ab0:	667b      	str	r3, [r7, #100]	; 0x64
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005abc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005ac0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005ac2:	e841 2300 	strex	r3, r2, [r1]
 8005ac6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005ac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1e6      	bne.n	8005a9c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3308      	adds	r3, #8
 8005ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae0:	f023 0301 	bic.w	r3, r3, #1
 8005ae4:	663b      	str	r3, [r7, #96]	; 0x60
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	3308      	adds	r3, #8
 8005aec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005aee:	64ba      	str	r2, [r7, #72]	; 0x48
 8005af0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005af4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005af6:	e841 2300 	strex	r3, r2, [r1]
 8005afa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005afc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1e5      	bne.n	8005ace <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2220      	movs	r2, #32
 8005b06:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e067      	b.n	8005bea <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d04f      	beq.n	8005bc8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b36:	d147      	bne.n	8005bc8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b40:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005b56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b60:	637b      	str	r3, [r7, #52]	; 0x34
 8005b62:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e6      	bne.n	8005b42 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	3308      	adds	r3, #8
 8005b7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	e853 3f00 	ldrex	r3, [r3]
 8005b82:	613b      	str	r3, [r7, #16]
   return(result);
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f023 0301 	bic.w	r3, r3, #1
 8005b8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	3308      	adds	r3, #8
 8005b92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005b94:	623a      	str	r2, [r7, #32]
 8005b96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b98:	69f9      	ldr	r1, [r7, #28]
 8005b9a:	6a3a      	ldr	r2, [r7, #32]
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e5      	bne.n	8005b74 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2220      	movs	r2, #32
 8005bac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2220      	movs	r2, #32
 8005bb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e010      	b.n	8005bea <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	69da      	ldr	r2, [r3, #28]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2301      	moveq	r3, #1
 8005bda:	2300      	movne	r3, #0
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	461a      	mov	r2, r3
 8005be0:	79fb      	ldrb	r3, [r7, #7]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	f43f af4a 	beq.w	8005a7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3770      	adds	r7, #112	; 0x70
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
	...

08005bf4 <__libc_init_array>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	4d0d      	ldr	r5, [pc, #52]	; (8005c2c <__libc_init_array+0x38>)
 8005bf8:	4c0d      	ldr	r4, [pc, #52]	; (8005c30 <__libc_init_array+0x3c>)
 8005bfa:	1b64      	subs	r4, r4, r5
 8005bfc:	10a4      	asrs	r4, r4, #2
 8005bfe:	2600      	movs	r6, #0
 8005c00:	42a6      	cmp	r6, r4
 8005c02:	d109      	bne.n	8005c18 <__libc_init_array+0x24>
 8005c04:	4d0b      	ldr	r5, [pc, #44]	; (8005c34 <__libc_init_array+0x40>)
 8005c06:	4c0c      	ldr	r4, [pc, #48]	; (8005c38 <__libc_init_array+0x44>)
 8005c08:	f000 f820 	bl	8005c4c <_init>
 8005c0c:	1b64      	subs	r4, r4, r5
 8005c0e:	10a4      	asrs	r4, r4, #2
 8005c10:	2600      	movs	r6, #0
 8005c12:	42a6      	cmp	r6, r4
 8005c14:	d105      	bne.n	8005c22 <__libc_init_array+0x2e>
 8005c16:	bd70      	pop	{r4, r5, r6, pc}
 8005c18:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c1c:	4798      	blx	r3
 8005c1e:	3601      	adds	r6, #1
 8005c20:	e7ee      	b.n	8005c00 <__libc_init_array+0xc>
 8005c22:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c26:	4798      	blx	r3
 8005c28:	3601      	adds	r6, #1
 8005c2a:	e7f2      	b.n	8005c12 <__libc_init_array+0x1e>
 8005c2c:	08005cb4 	.word	0x08005cb4
 8005c30:	08005cb4 	.word	0x08005cb4
 8005c34:	08005cb4 	.word	0x08005cb4
 8005c38:	08005cb8 	.word	0x08005cb8

08005c3c <memset>:
 8005c3c:	4402      	add	r2, r0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d100      	bne.n	8005c46 <memset+0xa>
 8005c44:	4770      	bx	lr
 8005c46:	f803 1b01 	strb.w	r1, [r3], #1
 8005c4a:	e7f9      	b.n	8005c40 <memset+0x4>

08005c4c <_init>:
 8005c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c4e:	bf00      	nop
 8005c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c52:	bc08      	pop	{r3}
 8005c54:	469e      	mov	lr, r3
 8005c56:	4770      	bx	lr

08005c58 <_fini>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	bf00      	nop
 8005c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5e:	bc08      	pop	{r3}
 8005c60:	469e      	mov	lr, r3
 8005c62:	4770      	bx	lr
