#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun  3 20:52:22 2024
# Process ID: 113904
# Current directory: C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1
# Command line: vivado.exe -log OLED2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OLED2_wrapper.tcl
# Log file: C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/OLED2_wrapper.vds
# Journal file: C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OLED2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED_RGB/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top OLED2_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 111656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 526.207 ; gain = 101.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OLED2_wrapper' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/hdl/OLED2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'OLED2' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:13]
INFO: [Synth 8-6157] synthesizing module 'OLED2_PmodGPIO_0_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_PmodGPIO_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_PmodGPIO_0_0' (1#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_PmodGPIO_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_PmodGPIO_1_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_PmodGPIO_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_PmodGPIO_1_0' (2#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_PmodGPIO_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_axi_gpio_0_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_axi_gpio_0_0' (3#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_axi_uartlite_0_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_axi_uartlite_0_0' (4#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'OLED2_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:459]
INFO: [Synth 8-6157] synthesizing module 'OLED2_clk_wiz_1_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_clk_wiz_1_0' (5#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OLED2_mdm_1_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_mdm_1_0' (6#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_microblaze_0_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_microblaze_0_0' (7#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'OLED2_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:499]
INFO: [Synth 8-6157] synthesizing module 'OLED2_microblaze_0_axi_periph_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:685]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_KJBEL2' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1411]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_KJBEL2' (8#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1411]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1VOY0E6' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1543]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1VOY0E6' (9#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1543]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1QUNHTZ' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1675]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1QUNHTZ' (10#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1675]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_PDWT0V' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1807]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_PDWT0V' (11#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1807]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7WB33X' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:2173]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7WB33X' (12#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:2173]
INFO: [Synth 8-6157] synthesizing module 'OLED2_xbar_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_xbar_0' (13#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'OLED2_xbar_0' requires 40 connections, but only 38 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1370]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_microblaze_0_axi_periph_0' (14#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:685]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1TZ43XG' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1939]
INFO: [Synth 8-6157] synthesizing module 'OLED2_dlmb_bram_if_cntlr_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_dlmb_bram_if_cntlr_0' (15#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_dlmb_v10_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_dlmb_v10_0' (16#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'OLED2_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:2085]
INFO: [Synth 8-6157] synthesizing module 'OLED2_ilmb_bram_if_cntlr_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_ilmb_bram_if_cntlr_0' (17#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OLED2_ilmb_v10_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_ilmb_v10_0' (18#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'OLED2_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:2131]
INFO: [Synth 8-6157] synthesizing module 'OLED2_lmb_bram_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_lmb_bram_0' (19#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'OLED2_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:2156]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1TZ43XG' (20#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:1939]
INFO: [Synth 8-6157] synthesizing module 'OLED2_rst_clk_wiz_1_100M_0' [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_rst_clk_wiz_1_100M_0' (21#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/.Xil/Vivado-113904-MotherOfGod/realtime/OLED2_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'OLED2_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:673]
INFO: [Synth 8-6155] done synthesizing module 'OLED2' (22#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/synth/OLED2.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (23#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'OLED2_wrapper' (24#1) [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/hdl/OLED2_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_7WB33X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7WB33X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7WB33X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7WB33X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PDWT0V has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PDWT0V has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PDWT0V has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PDWT0V has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1QUNHTZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1QUNHTZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1QUNHTZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1QUNHTZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1VOY0E6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1VOY0E6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1VOY0E6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1VOY0E6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KJBEL2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KJBEL2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KJBEL2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KJBEL2 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 581.535 ; gain = 156.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 581.535 ; gain = 156.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 581.535 ; gain = 156.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_microblaze_0_0/OLED2_microblaze_0_0/OLED2_microblaze_0_0_in_context.xdc] for cell 'OLED2_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_microblaze_0_0/OLED2_microblaze_0_0/OLED2_microblaze_0_0_in_context.xdc] for cell 'OLED2_i/microblaze_0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_mdm_1_0/OLED2_mdm_1_0/OLED2_mdm_1_0_in_context.xdc] for cell 'OLED2_i/mdm_1'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_mdm_1_0/OLED2_mdm_1_0/OLED2_mdm_1_0_in_context.xdc] for cell 'OLED2_i/mdm_1'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0_in_context.xdc] for cell 'OLED2_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0_in_context.xdc] for cell 'OLED2_i/clk_wiz_1'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_rst_clk_wiz_1_100M_0/OLED2_rst_clk_wiz_1_100M_0/OLED2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'OLED2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_rst_clk_wiz_1_100M_0/OLED2_rst_clk_wiz_1_100M_0/OLED2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'OLED2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_axi_uartlite_0_0/OLED2_axi_uartlite_0_0/OLED2_axi_uartlite_0_0_in_context.xdc] for cell 'OLED2_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_axi_uartlite_0_0/OLED2_axi_uartlite_0_0/OLED2_axi_uartlite_0_0_in_context.xdc] for cell 'OLED2_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_axi_gpio_0_0/OLED2_axi_gpio_0_0/OLED2_axi_gpio_0_0_in_context.xdc] for cell 'OLED2_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_axi_gpio_0_0/OLED2_axi_gpio_0_0/OLED2_axi_gpio_0_0_in_context.xdc] for cell 'OLED2_i/axi_gpio_0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_PmodGPIO_0_0/OLED2_PmodGPIO_0_0/OLED2_PmodGPIO_0_0_in_context.xdc] for cell 'OLED2_i/PmodGPIO_0'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_PmodGPIO_0_0/OLED2_PmodGPIO_0_0/OLED2_PmodGPIO_0_0_in_context.xdc] for cell 'OLED2_i/PmodGPIO_0'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_PmodGPIO_1_0/OLED2_PmodGPIO_1_0/OLED2_PmodGPIO_1_0_in_context.xdc] for cell 'OLED2_i/PmodGPIO_1'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_PmodGPIO_1_0/OLED2_PmodGPIO_1_0/OLED2_PmodGPIO_1_0_in_context.xdc] for cell 'OLED2_i/PmodGPIO_1'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_xbar_0/OLED2_xbar_0/OLED2_xbar_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_xbar_0/OLED2_xbar_0/OLED2_xbar_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_dlmb_v10_0/OLED2_dlmb_v10_0/OLED2_ilmb_v10_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_dlmb_v10_0/OLED2_dlmb_v10_0/OLED2_ilmb_v10_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_ilmb_v10_0/OLED2_ilmb_v10_0/OLED2_ilmb_v10_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_ilmb_v10_0/OLED2_ilmb_v10_0/OLED2_ilmb_v10_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_dlmb_bram_if_cntlr_0/OLED2_dlmb_bram_if_cntlr_0/OLED2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_dlmb_bram_if_cntlr_0/OLED2_dlmb_bram_if_cntlr_0/OLED2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_ilmb_bram_if_cntlr_0/OLED2_ilmb_bram_if_cntlr_0/OLED2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_ilmb_bram_if_cntlr_0/OLED2_ilmb_bram_if_cntlr_0/OLED2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_lmb_bram_0/OLED2_lmb_bram_0/OLED2_lmb_bram_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_lmb_bram_0/OLED2_lmb_bram_0/OLED2_lmb_bram_0_in_context.xdc] for cell 'OLED2_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
Parsing XDC File [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 880.773 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'OLED2_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.328 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.328 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.srcs/sources_1/bd/OLED2/ip/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0/OLED2_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for OLED2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/PmodGPIO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/PmodGPIO_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OLED2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.328 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.328 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design OLED2_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 882.328 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'OLED2_i/mdm_1/Dbg_Clk_0' to pin 'OLED2_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OLED2_i/mdm_1/Dbg_Update_0' to pin 'OLED2_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OLED2_i/clk_wiz_1/clk_out1' to pin 'OLED2_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OLED2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'OLED2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OLED2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'OLED2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 887.461 ; gain = 462.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 887.750 ; gain = 462.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |OLED2_xbar_0               |         1|
|2     |OLED2_PmodGPIO_0_0         |         1|
|3     |OLED2_PmodGPIO_1_0         |         1|
|4     |OLED2_axi_gpio_0_0         |         1|
|5     |OLED2_axi_uartlite_0_0     |         1|
|6     |OLED2_clk_wiz_1_0          |         1|
|7     |OLED2_mdm_1_0              |         1|
|8     |OLED2_microblaze_0_0       |         1|
|9     |OLED2_rst_clk_wiz_1_100M_0 |         1|
|10    |OLED2_dlmb_bram_if_cntlr_0 |         1|
|11    |OLED2_dlmb_v10_0           |         1|
|12    |OLED2_ilmb_bram_if_cntlr_0 |         1|
|13    |OLED2_ilmb_v10_0           |         1|
|14    |OLED2_lmb_bram_0           |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |OLED2_PmodGPIO_0_0         |     1|
|2     |OLED2_PmodGPIO_1_0         |     1|
|3     |OLED2_axi_gpio_0_0         |     1|
|4     |OLED2_axi_uartlite_0_0     |     1|
|5     |OLED2_clk_wiz_1_0          |     1|
|6     |OLED2_dlmb_bram_if_cntlr_0 |     1|
|7     |OLED2_dlmb_v10_0           |     1|
|8     |OLED2_ilmb_bram_if_cntlr_0 |     1|
|9     |OLED2_ilmb_v10_0           |     1|
|10    |OLED2_lmb_bram_0           |     1|
|11    |OLED2_mdm_1_0              |     1|
|12    |OLED2_microblaze_0_0       |     1|
|13    |OLED2_rst_clk_wiz_1_100M_0 |     1|
|14    |OLED2_xbar_0               |     1|
|15    |IBUF                       |    18|
|16    |IOBUF                      |    16|
|17    |OBUF                       |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1456|
|2     |  OLED2_i                     |OLED2                                 |  1421|
|3     |    microblaze_0_axi_periph   |OLED2_microblaze_0_axi_periph_0       |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1TZ43XG |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.875 ; gain = 463.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 888.887 ; gain = 163.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 888.887 ; gain = 463.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 910.609 ; gain = 492.582
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Leo/Desktop/Engineering/capstone/capstone/OLED2/OLED2.runs/synth_1/OLED2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OLED2_wrapper_utilization_synth.rpt -pb OLED2_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 910.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 20:52:42 2024...
