2018-06-26 10:42:23,208 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:23,219 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:23,228 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A27\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:23,235 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A27\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:23,274 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A28\arxml\ASWC_A28.aswc.arxml is well-formed
2018-06-26 10:42:23,312 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\input\ASWC_A28\arxml\ASWC_A28.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:23,322 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:23,322 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:23,323 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:23,323 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:23,324 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:23,324 WARNING The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:23,325 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:23,325 INFO The file: ./tests\TRS.RTECONFIG.INOUT.003\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
