// Seed: 1434019027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(1'b0 - 1),
        .id_8(1)
    ),
    id_9,
    id_10
);
  input wire id_8;
  input wire id_7;
  inout tri id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_11;
  always id_9 = new;
  wire id_12;
  ;
  assign id_6 = id_11 !== -1;
  parameter id_13 = 1;
  assign id_11[-1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    output wor  id_0,
    output wor  id_1,
    input  wire _id_2[-1 'h0 : -1],
    output tri1 id_3 [  -1 : id_2],
    input  tri1 id_4,
    input  tri  id_5,
    input  tri0 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  xnor primCall (id_1, id_5, id_6, id_4, id_8);
endmodule
