begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2007-2015 Solarflare Communications Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are met:  *  * 1. Redistributions of source code must retain the above copyright notice,  *    this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright notice,  *    this list of conditions and the following disclaimer in the documentation  *    and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR  * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * The views and conclusions contained in the software and documentation are  * those of the authors and should not be interpreted as representing official  * policies, either expressed or implied, of the FreeBSD Project.  *  * $FreeBSD$  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_SYS_EFX_EF10_REGS_H
end_ifndef

begin_define
define|#
directive|define
name|_SYS_EFX_EF10_REGS_H
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
comment|/**************************************************************************  * NOTE: the line below marks the start of the autogenerated section  * EF10 registers and descriptors  *  **************************************************************************  */
comment|/*  * BIU_HW_REV_ID_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_HW_REV_ID_REG_OFST
value|0x00000000
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_HW_REV_ID_REG_RESET
value|0xeb14face
define|#
directive|define
name|ERF_DZ_HW_REV_ID_LBN
value|0
define|#
directive|define
name|ERF_DZ_HW_REV_ID_WIDTH
value|32
comment|/*  * BIU_MC_SFT_STATUS_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_OFST
value|0x00000010
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_STEP
value|4
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_ROWS
value|8
define|#
directive|define
name|ER_DZ_BIU_MC_SFT_STATUS_REG_RESET
value|0x1111face
define|#
directive|define
name|ERF_DZ_MC_SFT_STATUS_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_SFT_STATUS_WIDTH
value|32
comment|/*  * BIU_INT_ISR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_BIU_INT_ISR_REG_OFST
value|0x00000090
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_BIU_INT_ISR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_ISR_REG_LBN
value|0
define|#
directive|define
name|ERF_DZ_ISR_REG_WIDTH
value|32
comment|/*  * MC_DB_LWRD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_MC_DB_LWRD_REG_OFST
value|0x00000200
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_MC_DB_LWRD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_L_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_L_WIDTH
value|32
comment|/*  * MC_DB_HWRD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_MC_DB_HWRD_REG_OFST
value|0x00000204
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_MC_DB_HWRD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_H_LBN
value|0
define|#
directive|define
name|ERF_DZ_MC_DOORBELL_H_WIDTH
value|32
comment|/*  * EVQ_RPTR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_OFST
value|0x00000400
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_EVQ_RPTR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_VLD_LBN
value|15
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_VLD_WIDTH
value|1
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_LBN
value|0
define|#
directive|define
name|ERF_DZ_EVQ_RPTR_WIDTH
value|15
comment|/*  * EVQ_TMR_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_OFST
value|0x00000420
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_EVQ_TMR_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_TC_TIMER_MODE_LBN
value|14
define|#
directive|define
name|ERF_DZ_TC_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|ERF_DZ_TC_TIMER_VAL_LBN
value|0
define|#
directive|define
name|ERF_DZ_TC_TIMER_VAL_WIDTH
value|14
comment|/*  * RX_DESC_UPD_REG(32bit):  *  */
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_OFST
value|0x00000830
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_RX_DESC_UPD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_RX_DESC_WPTR_LBN
value|0
define|#
directive|define
name|ERF_DZ_RX_DESC_WPTR_WIDTH
value|12
comment|/*  * TX_DESC_UPD_REG(96bit):  *  */
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_OFST
value|0x00000a10
comment|/* hunta0=pcie_pf_bar2 */
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_STEP
value|8192
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_ROWS
value|2048
define|#
directive|define
name|ER_DZ_TX_DESC_UPD_REG_RESET
value|0x0
define|#
directive|define
name|ERF_DZ_RSVD_LBN
value|76
define|#
directive|define
name|ERF_DZ_RSVD_WIDTH
value|20
define|#
directive|define
name|ERF_DZ_TX_DESC_WPTR_LBN
value|64
define|#
directive|define
name|ERF_DZ_TX_DESC_WPTR_WIDTH
value|12
define|#
directive|define
name|ERF_DZ_TX_DESC_HWORD_LBN
value|32
define|#
directive|define
name|ERF_DZ_TX_DESC_HWORD_WIDTH
value|32
define|#
directive|define
name|ERF_DZ_TX_DESC_LWORD_LBN
value|0
define|#
directive|define
name|ERF_DZ_TX_DESC_LWORD_WIDTH
value|32
comment|/* ES_DRIVER_EV */
define|#
directive|define
name|ESF_DZ_DRV_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_DRV_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_DRV_SUB_CODE_LBN
value|56
define|#
directive|define
name|ESF_DZ_DRV_SUB_CODE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_DRV_TIMER_EV
value|3
define|#
directive|define
name|ESE_DZ_DRV_START_UP_EV
value|2
define|#
directive|define
name|ESE_DZ_DRV_WAKE_UP_EV
value|1
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_DW1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_SUB_DATA_WIDTH
value|56
define|#
directive|define
name|ESF_DZ_DRV_EVQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_EVQ_ID_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_DRV_TMR_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_DRV_TMR_ID_WIDTH
value|14
comment|/* ES_EVENT_ENTRY */
define|#
directive|define
name|ESF_DZ_EV_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_EV_CODE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_EV_CODE_MCDI_EV
value|12
define|#
directive|define
name|ESE_DZ_EV_CODE_DRIVER_EV
value|5
define|#
directive|define
name|ESE_DZ_EV_CODE_TX_EV
value|2
define|#
directive|define
name|ESE_DZ_EV_CODE_RX_EV
value|0
define|#
directive|define
name|ESE_DZ_OTHER
value|other
define|#
directive|define
name|ESF_DZ_EV_DATA_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_EV_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_EV_DATA_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_EV_DATA_DW1_WIDTH
value|28
define|#
directive|define
name|ESF_DZ_EV_DATA_LBN
value|0
define|#
directive|define
name|ESF_DZ_EV_DATA_WIDTH
value|60
comment|/* ES_FF_UMSG_CPU2DL_DESC_FETCH */
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_CACHE_RPTR_LBN
value|208
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_CACHE_RPTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_C2DDF_QID_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2DDF_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_BASE_PAGE_ID_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_BASE_PAGE_ID_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_HW_RPTR_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_HW_WPTR_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_HW_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDF_OID_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2DDF_OID_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_SIZE_LBN
value|13
define|#
directive|define
name|ESF_DZ_C2DDF_DSCR_SIZE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_512
value|7
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_1K
value|6
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_2K
value|5
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_4K
value|4
define|#
directive|define
name|ESF_DZ_C2DDF_BIU_ARGS_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2DDF_BIU_ARGS_WIDTH
value|13
comment|/* ES_FF_UMSG_CPU2DL_DESC_PUSH */
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_HW_RPTR_LBN
value|224
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_DW0_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_DW1_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2DDP_DESC_WIDTH
value|64
define|#
directive|define
name|ESF_DZ_C2DDP_QID_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2DDP_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_HW_WPTR_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_HW_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDP_OID_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2DDP_OID_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_SIZE_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2DDP_DSCR_SIZE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_512
value|7
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_1K
value|6
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_2K
value|5
define|#
directive|define
name|ESE_DZ_C2DDF_DSCR_SIZE_4K
value|4
comment|/* ES_FF_UMSG_CPU2DL_GPRD */
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2DG_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_C2DG_SMC_ADDR_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2DG_SMC_ADDR_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2DG_BIU_ARGS_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2DG_BIU_ARGS_WIDTH
value|14
comment|/* ES_FF_UMSG_CPU2EV_SOFT */
define|#
directive|define
name|ESF_DZ_C2ES_TBD_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2ES_TBD_WIDTH
value|1
comment|/* ES_FF_UMSG_CPU2EV_TXCMPLT */
define|#
directive|define
name|ESF_DZ_C2ET_EV_SOFT2_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2ET_EV_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2ET_EV_CODE_LBN
value|42
define|#
directive|define
name|ESF_DZ_C2ET_EV_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_C2ET_EV_OVERRIDE_HOLDOFF_LBN
value|41
define|#
directive|define
name|ESF_DZ_C2ET_EV_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2ET_EV_DROP_EVENT_LBN
value|40
define|#
directive|define
name|ESF_DZ_C2ET_EV_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2ET_EV_CAN_MERGE_LBN
value|39
define|#
directive|define
name|ESF_DZ_C2ET_EV_CAN_MERGE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2ET_EV_SOFT1_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2ET_EV_SOFT1_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_C2ET_DSCR_IDX_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2ET_DSCR_IDX_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2ET_EV_QID_LBN
value|5
define|#
directive|define
name|ESF_DZ_C2ET_EV_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2ET_EV_QLABEL_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2ET_EV_QLABEL_WIDTH
value|5
comment|/* ES_FF_UMSG_CPU2RXDP_INGR_BUFOP */
define|#
directive|define
name|ESF_DZ_C2RIB_EV_DISABLE_LBN
value|191
define|#
directive|define
name|ESF_DZ_C2RIB_EV_DISABLE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIB_EV_SOFT_LBN
value|188
define|#
directive|define
name|ESF_DZ_C2RIB_EV_SOFT_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_C2RIB_EV_DESC_PTR_LBN
value|176
define|#
directive|define
name|ESF_DZ_C2RIB_EV_DESC_PTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2RIB_EV_ARG1_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2RIB_EV_ARG1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2RIB_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_C2RIB_BIU_ARGS_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2RIB_BIU_ARGS_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_C2RIB_EV_QID_LBN
value|5
define|#
directive|define
name|ESF_DZ_C2RIB_EV_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2RIB_EV_QLABEL_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2RIB_EV_QLABEL_WIDTH
value|5
comment|/* ES_FF_UMSG_CPU2RXDP_INGR_PDISP */
define|#
directive|define
name|ESF_DZ_C2RIP_BUF_LEN_LBN
value|240
define|#
directive|define
name|ESF_DZ_C2RIP_BUF_LEN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW0_LBN
value|192
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW1_LBN
value|224
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_LBN
value|192
define|#
directive|define
name|ESF_DZ_C2RIP_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_C2RIP_EV_DISABLE_LBN
value|191
define|#
directive|define
name|ESF_DZ_C2RIP_EV_DISABLE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_EV_SOFT_LBN
value|188
define|#
directive|define
name|ESF_DZ_C2RIP_EV_SOFT_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_C2RIP_EV_DESC_PTR_LBN
value|176
define|#
directive|define
name|ESF_DZ_C2RIP_EV_DESC_PTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_C2RIP_EV_ARG1_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2RIP_EV_ARG1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_UPD_CRC_MODE_LBN
value|157
define|#
directive|define
name|ESF_DZ_C2RIP_UPD_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_C2RIP_FCOE
value|1
define|#
directive|define
name|ESE_DZ_C2RIP_OFF
value|0
define|#
directive|define
name|ESF_DZ_C2RIP_BIU_ARGS_LBN
value|144
define|#
directive|define
name|ESF_DZ_C2RIP_BIU_ARGS_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_C2RIP_EV_QID_LBN
value|133
define|#
directive|define
name|ESF_DZ_C2RIP_EV_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2RIP_EV_QLABEL_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2RIP_EV_QLABEL_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_C2RIP_PEDIT_DELTA_LBN
value|104
define|#
directive|define
name|ESF_DZ_C2RIP_PEDIT_DELTA_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2RIP_PYLOAD_OFST_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2RIP_PYLOAD_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2RIP_L4_HDR_OFST_LBN
value|88
define|#
directive|define
name|ESF_DZ_C2RIP_L4_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2RIP_L3_HDR_OFST_LBN
value|80
define|#
directive|define
name|ESF_DZ_C2RIP_L3_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2RIP_IS_UDP_LBN
value|69
define|#
directive|define
name|ESF_DZ_C2RIP_IS_UDP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_IS_TCP_LBN
value|68
define|#
directive|define
name|ESF_DZ_C2RIP_IS_TCP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_IS_IPV6_LBN
value|67
define|#
directive|define
name|ESF_DZ_C2RIP_IS_IPV6_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_IS_IPV4_LBN
value|66
define|#
directive|define
name|ESF_DZ_C2RIP_IS_IPV4_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_IS_FCOE_LBN
value|65
define|#
directive|define
name|ESF_DZ_C2RIP_IS_FCOE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_PARSE_INCOMP_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2RIP_PARSE_INCOMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2RIP_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2RXDP_INGR_SOFT */
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2RIS_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2SMC_BUFLKUP */
define|#
directive|define
name|ESF_DZ_C2SB_PAGE_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2SB_PAGE_ID_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_C2SB_EXP_PAGE_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2SB_EXP_PAGE_ID_WIDTH
value|12
comment|/* ES_FF_UMSG_CPU2SMC_DESCOP */
define|#
directive|define
name|ESF_DZ_C2SD_LEN_LBN
value|112
define|#
directive|define
name|ESF_DZ_C2SD_LEN_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2SD_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_C2SD_OFFSET_LBN
value|80
define|#
directive|define
name|ESF_DZ_C2SD_OFFSET_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2SD_QID_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2SD_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2SD_CONT_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2SD_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2SD_TYPE_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2SD_TYPE_WIDTH
value|1
comment|/* ES_FF_UMSG_CPU2SMC_GPOP */
define|#
directive|define
name|ESF_DZ_C2SG_DATA_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2SG_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2SG_DATA_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2SG_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2SG_DATA_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2SG_DATA_WIDTH
value|64
define|#
directive|define
name|ESF_DZ_C2SG_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2SG_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_C2SG_REFLECT_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2SG_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2SG_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2SG_ADDR_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2TXDP_DMA_BUFREQ */
define|#
directive|define
name|ESF_DZ_C2TDB_BUF_LEN_LBN
value|176
define|#
directive|define
name|ESF_DZ_C2TDB_BUF_LEN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW0_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW1_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2TDB_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_C2TDB_SOFT_LBN
value|112
define|#
directive|define
name|ESF_DZ_C2TDB_SOFT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_C2TDB_DESC_IDX_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2TDB_DESC_IDX_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_UPD_CRC_MODE_LBN
value|93
define|#
directive|define
name|ESF_DZ_C2TDB_UPD_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_C2RIP_FCOE
value|1
define|#
directive|define
name|ESE_DZ_C2RIP_OFF
value|0
define|#
directive|define
name|ESF_DZ_C2TDB_BIU_ARGS_LBN
value|80
define|#
directive|define
name|ESF_DZ_C2TDB_BIU_ARGS_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_C2TDB_CONT_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2TDB_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2TDB_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2TXDP_DMA_PKTABORT */
define|#
directive|define
name|ESF_DZ_C2TDP_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2TDP_SOFT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_C2TDP_DESC_IDX_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2TDP_DESC_IDX_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDP_BIU_ARGS_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2TDP_BIU_ARGS_WIDTH
value|14
comment|/* ES_FF_UMSG_CPU2TXDP_DMA_SOFT */
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2TDS_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2TXDP_EGR */
define|#
directive|define
name|ESF_DZ_C2TE_RMON_SOFT_LBN
value|240
define|#
directive|define
name|ESF_DZ_C2TE_RMON_SOFT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_VLAN_PRIO_LBN
value|224
define|#
directive|define
name|ESF_DZ_C2TE_VLAN_PRIO_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_C2TE_VLAN_LBN
value|208
define|#
directive|define
name|ESF_DZ_C2TE_VLAN_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_QID_LBN
value|192
define|#
directive|define
name|ESF_DZ_C2TE_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_C2TE_PEDIT_DELTA_LBN
value|168
define|#
directive|define
name|ESF_DZ_C2TE_PEDIT_DELTA_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2TE_PYLOAD_OFST_LBN
value|160
define|#
directive|define
name|ESF_DZ_C2TE_PYLOAD_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2TE_L4_HDR_OFST_LBN
value|152
define|#
directive|define
name|ESF_DZ_C2TE_L4_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2TE_L3_HDR_OFST_LBN
value|144
define|#
directive|define
name|ESF_DZ_C2TE_L3_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_C2TE_IS_UDP_LBN
value|133
define|#
directive|define
name|ESF_DZ_C2TE_IS_UDP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_IS_TCP_LBN
value|132
define|#
directive|define
name|ESF_DZ_C2TE_IS_TCP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_IS_IPV6_LBN
value|131
define|#
directive|define
name|ESF_DZ_C2TE_IS_IPV6_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_IS_IPV4_LBN
value|130
define|#
directive|define
name|ESF_DZ_C2TE_IS_IPV4_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_IS_FCOE_LBN
value|129
define|#
directive|define
name|ESF_DZ_C2TE_IS_FCOE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_PARSE_INCOMP_LBN
value|128
define|#
directive|define
name|ESF_DZ_C2TE_PARSE_INCOMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_UPD_CRC_MODE_LBN
value|98
define|#
directive|define
name|ESF_DZ_C2TE_UPD_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_C2RIP_FCOE
value|1
define|#
directive|define
name|ESE_DZ_C2RIP_OFF
value|0
define|#
directive|define
name|ESF_DZ_C2TE_UPD_TCPUDPCSUM_MODE_LBN
value|97
define|#
directive|define
name|ESF_DZ_C2TE_UPD_TCPUDPCSUM_MODE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_UPD_IPCSUM_MODE_LBN
value|96
define|#
directive|define
name|ESF_DZ_C2TE_UPD_IPCSUM_MODE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_C2TE_PKT_LEN_LBN
value|64
define|#
directive|define
name|ESF_DZ_C2TE_PKT_LEN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2TE_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_FF_UMSG_CPU2TXDP_EGR_SOFT */
define|#
directive|define
name|ESF_DZ_C2TES_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_C2TES_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TES_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_C2TES_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TES_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_C2TES_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_C2TES_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_C2TES_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_DL2CPU_DESC_FETCH */
define|#
directive|define
name|ESF_DZ_D2CDF_REFL_DSCR_HW_WPTR_LBN
value|64
define|#
directive|define
name|ESF_DZ_D2CDF_REFL_DSCR_HW_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_D2CDF_FAIL_LBN
value|48
define|#
directive|define
name|ESF_DZ_D2CDF_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_D2CDF_QID_LBN
value|32
define|#
directive|define
name|ESF_DZ_D2CDF_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_D2CDF_NUM_DESC_LBN
value|16
define|#
directive|define
name|ESF_DZ_D2CDF_NUM_DESC_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_D2CDF_NEW_DSCR_HW_RPTR_LBN
value|0
define|#
directive|define
name|ESF_DZ_D2CDF_NEW_DSCR_HW_RPTR_WIDTH
value|12
comment|/* ES_FF_UMSG_DL2CPU_GPRD */
define|#
directive|define
name|ESF_DZ_D2CG_BIU_ARGS_LBN
value|0
define|#
directive|define
name|ESF_DZ_D2CG_BIU_ARGS_WIDTH
value|14
comment|/* ES_FF_UMSG_DPCPU_PACER_TXQ_D_R_I_REQ */
define|#
directive|define
name|ESF_DZ_FRM_LEN_LBN
value|16
define|#
directive|define
name|ESF_DZ_FRM_LEN_WIDTH
value|15
define|#
directive|define
name|ESF_DZ_TXQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_TXQ_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_BKT_TBL_RD_REQ */
define|#
directive|define
name|ESF_DZ_BKT_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_BKT_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_BKT_TBL_RD_RSP */
define|#
directive|define
name|ESF_DZ_DUE_TIME_LBN
value|80
define|#
directive|define
name|ESF_DZ_DUE_TIME_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_LAST_FILL_TIME_LBN
value|64
define|#
directive|define
name|ESF_DZ_LAST_FILL_TIME_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RATE_REC_LBN
value|48
define|#
directive|define
name|ESF_DZ_RATE_REC_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RATE_LBN
value|32
define|#
directive|define
name|ESF_DZ_RATE_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FILL_LEVEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_FILL_LEVEL_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_IDLE_LBN
value|15
define|#
directive|define
name|ESF_DZ_IDLE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_USED_LBN
value|14
define|#
directive|define
name|ESF_DZ_USED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MAX_FILL_REG_LBN
value|12
define|#
directive|define
name|ESF_DZ_MAX_FILL_REG_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_BKT_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_BKT_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_BKT_TBL_WR_REQ */
define|#
directive|define
name|ESF_DZ_RATE_REC_LBN
value|48
define|#
directive|define
name|ESF_DZ_RATE_REC_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RATE_LBN
value|32
define|#
directive|define
name|ESF_DZ_RATE_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FILL_LEVEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_FILL_LEVEL_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_IDLE_LBN
value|15
define|#
directive|define
name|ESF_DZ_IDLE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_USED_LBN
value|14
define|#
directive|define
name|ESF_DZ_USED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MAX_FILL_REG_LBN
value|12
define|#
directive|define
name|ESF_DZ_MAX_FILL_REG_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_BKT_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_BKT_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_TXQ_TBL_RD_REQ */
define|#
directive|define
name|ESF_DZ_TXQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_TXQ_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_TXQ_TBL_RD_RSP */
define|#
directive|define
name|ESF_DZ_MAX_BKT2_LBN
value|112
define|#
directive|define
name|ESF_DZ_MAX_BKT2_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MAX_BKT1_LBN
value|96
define|#
directive|define
name|ESF_DZ_MAX_BKT1_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MAX_BKT0_LBN
value|80
define|#
directive|define
name|ESF_DZ_MAX_BKT0_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MIN_BKT_LBN
value|64
define|#
directive|define
name|ESF_DZ_MIN_BKT_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_LABEL_LBN
value|48
define|#
directive|define
name|ESF_DZ_LABEL_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_PQ_FLAGS_LBN
value|32
define|#
directive|define
name|ESF_DZ_PQ_FLAGS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_DSBL_LBN
value|16
define|#
directive|define
name|ESF_DZ_DSBL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TXQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_TXQ_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PACER_TXQ_TBL_WR_REQ */
define|#
directive|define
name|ESF_DZ_MAX_BKT2_LBN
value|112
define|#
directive|define
name|ESF_DZ_MAX_BKT2_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MAX_BKT1_LBN
value|96
define|#
directive|define
name|ESF_DZ_MAX_BKT1_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MAX_BKT0_LBN
value|80
define|#
directive|define
name|ESF_DZ_MAX_BKT0_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_MIN_BKT_LBN
value|64
define|#
directive|define
name|ESF_DZ_MIN_BKT_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_LABEL_LBN
value|48
define|#
directive|define
name|ESF_DZ_LABEL_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_PQ_FLAGS_LBN
value|32
define|#
directive|define
name|ESF_DZ_PQ_FLAGS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_DSBL_LBN
value|16
define|#
directive|define
name|ESF_DZ_DSBL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TXQ_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_TXQ_ID_WIDTH
value|10
comment|/* ES_FF_UMSG_PE */
define|#
directive|define
name|ESF_DZ_PE_PKT_OFST_LBN
value|47
define|#
directive|define
name|ESF_DZ_PE_PKT_OFST_WIDTH
value|17
define|#
directive|define
name|ESF_DZ_PE_PEDIT_DELTA_LBN
value|40
define|#
directive|define
name|ESF_DZ_PE_PEDIT_DELTA_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_PE_PYLOAD_OFST_LBN
value|32
define|#
directive|define
name|ESF_DZ_PE_PYLOAD_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_PE_L4_HDR_OFST_LBN
value|24
define|#
directive|define
name|ESF_DZ_PE_L4_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_PE_L3_HDR_OFST_LBN
value|16
define|#
directive|define
name|ESF_DZ_PE_L3_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_PE_HAVE_UDP_HDR_LBN
value|5
define|#
directive|define
name|ESF_DZ_PE_HAVE_UDP_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_PE_HAVE_TCP_HDR_LBN
value|4
define|#
directive|define
name|ESF_DZ_PE_HAVE_TCP_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_PE_HAVE_IPV6_HDR_LBN
value|3
define|#
directive|define
name|ESF_DZ_PE_HAVE_IPV6_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_PE_HAVE_IPV4_HDR_LBN
value|2
define|#
directive|define
name|ESF_DZ_PE_HAVE_IPV4_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_PE_HAVE_FCOE_LBN
value|1
define|#
directive|define
name|ESF_DZ_PE_HAVE_FCOE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_PE_PARSE_INCOMP_LBN
value|0
define|#
directive|define
name|ESF_DZ_PE_PARSE_INCOMP_WIDTH
value|1
comment|/* ES_FF_UMSG_RXDP_EGR2CPU_SOFT */
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RE2CS_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_RXDP_INGR2CPU */
define|#
directive|define
name|ESF_DZ_RI2C_QUEUE_ID_LBN
value|224
define|#
directive|define
name|ESF_DZ_RI2C_QUEUE_ID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_RI2C_LEN_LBN
value|208
define|#
directive|define
name|ESF_DZ_RI2C_LEN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_L4_CLASS_LBN
value|205
define|#
directive|define
name|ESF_DZ_RI2C_L4_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_RI2C_L3_CLASS_LBN
value|202
define|#
directive|define
name|ESF_DZ_RI2C_L3_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_RI2C_ETHTAG_CLASS_LBN
value|199
define|#
directive|define
name|ESF_DZ_RI2C_ETHTAG_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_RI2C_ETHBASE_CLASS_LBN
value|196
define|#
directive|define
name|ESF_DZ_RI2C_ETHBASE_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_RI2C_MAC_CLASS_LBN
value|195
define|#
directive|define
name|ESF_DZ_RI2C_MAC_CLASS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_PKT_OFST_LBN
value|176
define|#
directive|define
name|ESF_DZ_RI2C_PKT_OFST_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_PEDIT_DELTA_LBN
value|168
define|#
directive|define
name|ESF_DZ_RI2C_PEDIT_DELTA_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_RI2C_PYLOAD_OFST_LBN
value|160
define|#
directive|define
name|ESF_DZ_RI2C_PYLOAD_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_RI2C_L4_HDR_OFST_LBN
value|152
define|#
directive|define
name|ESF_DZ_RI2C_L4_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_RI2C_L3_HDR_OFST_LBN
value|144
define|#
directive|define
name|ESF_DZ_RI2C_L3_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_UDP_HDR_LBN
value|133
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_UDP_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_TCP_HDR_LBN
value|132
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_TCP_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_IPV6_HDR_LBN
value|131
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_IPV6_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_IPV4_HDR_LBN
value|130
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_IPV4_HDR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_FCOE_LBN
value|129
define|#
directive|define
name|ESF_DZ_RI2C_HAVE_FCOE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_PARSE_INCOMP_LBN
value|128
define|#
directive|define
name|ESF_DZ_RI2C_PARSE_INCOMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD3_LBN
value|112
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD2_LBN
value|96
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD1_LBN
value|80
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD0_LBN
value|64
define|#
directive|define
name|ESF_DZ_RI2C_EFINFO_WRD0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_RI2C_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_FF_UMSG_SMC2CPU_BUFLKUP */
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2CB_ENCODED_PAGE_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_S2CB_FAIL_LBN
value|32
define|#
directive|define
name|ESF_DZ_S2CB_FAIL_WIDTH
value|1
comment|/* ES_FF_UMSG_SMC2CPU_DESCRD */
define|#
directive|define
name|ESF_DZ_S2CD_BUF_LEN_LBN
value|112
define|#
directive|define
name|ESF_DZ_S2CD_BUF_LEN_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_LBN
value|64
define|#
directive|define
name|ESF_DZ_S2CD_ENCODED_HOST_ADDR_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_S2CD_CONT_LBN
value|16
define|#
directive|define
name|ESF_DZ_S2CD_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2CD_TYPE_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2CD_TYPE_WIDTH
value|1
comment|/* ES_FF_UMSG_SMC2CPU_GPRD */
define|#
directive|define
name|ESF_DZ_S2CG_DATA_DW0_LBN
value|64
define|#
directive|define
name|ESF_DZ_S2CG_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2CG_DATA_DW1_LBN
value|96
define|#
directive|define
name|ESF_DZ_S2CG_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2CG_DATA_LBN
value|64
define|#
directive|define
name|ESF_DZ_S2CG_DATA_WIDTH
value|64
define|#
directive|define
name|ESF_DZ_S2CG_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_S2CG_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2CG_FAIL_LBN
value|32
define|#
directive|define
name|ESF_DZ_S2CG_FAIL_WIDTH
value|1
comment|/* ES_FF_UMSG_TXDP_DMA2CPU_PKTRDY */
define|#
directive|define
name|ESF_DZ_TD2CP_L4_CLASS_LBN
value|250
define|#
directive|define
name|ESF_DZ_TD2CP_L4_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TD2CP_L3_CLASS_LBN
value|247
define|#
directive|define
name|ESF_DZ_TD2CP_L3_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TD2CP_ETHTAG_CLASS_LBN
value|244
define|#
directive|define
name|ESF_DZ_TD2CP_ETHTAG_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TD2CP_ETHBASE_CLASS_LBN
value|241
define|#
directive|define
name|ESF_DZ_TD2CP_ETHBASE_CLASS_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TD2CP_MAC_CLASS_LBN
value|240
define|#
directive|define
name|ESF_DZ_TD2CP_MAC_CLASS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_PCIE_ERR_OR_ABORT_LBN
value|239
define|#
directive|define
name|ESF_DZ_TD2CP_PCIE_ERR_OR_ABORT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_ABORT_LBN
value|238
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_ABORT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_SOFT_LBN
value|224
define|#
directive|define
name|ESF_DZ_TD2CP_SOFT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_TD2CP_DESC_IDX_LBN
value|208
define|#
directive|define
name|ESF_DZ_TD2CP_DESC_IDX_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_LEN_LBN
value|192
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_LEN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_OFFST_OR_FIRST_DESC_IDX_LBN
value|176
define|#
directive|define
name|ESF_DZ_TD2CP_PKT_OFFST_OR_FIRST_DESC_IDX_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_TD2CP_PEDIT_DELTA_LBN
value|168
define|#
directive|define
name|ESF_DZ_TD2CP_PEDIT_DELTA_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TD2CP_PYLOAD_OFST_LBN
value|160
define|#
directive|define
name|ESF_DZ_TD2CP_PYLOAD_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TD2CP_L4_HDR_OFST_LBN
value|152
define|#
directive|define
name|ESF_DZ_TD2CP_L4_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TD2CP_L3_HDR_OFST_LBN
value|144
define|#
directive|define
name|ESF_DZ_TD2CP_L3_HDR_OFST_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TD2CP_IS_UDP_LBN
value|133
define|#
directive|define
name|ESF_DZ_TD2CP_IS_UDP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_IS_TCP_LBN
value|132
define|#
directive|define
name|ESF_DZ_TD2CP_IS_TCP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_IS_IPV6_LBN
value|131
define|#
directive|define
name|ESF_DZ_TD2CP_IS_IPV6_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_IS_IPV4_LBN
value|130
define|#
directive|define
name|ESF_DZ_TD2CP_IS_IPV4_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_IS_FCOE_LBN
value|129
define|#
directive|define
name|ESF_DZ_TD2CP_IS_FCOE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_PARSE_INCOMP_LBN
value|128
define|#
directive|define
name|ESF_DZ_TD2CP_PARSE_INCOMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD3_LBN
value|112
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD2_LBN
value|96
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD1_LBN
value|80
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD0_LBN
value|64
define|#
directive|define
name|ESF_DZ_TD2CP_EFINFO_WRD0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_TD2CP_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_FF_UMSG_TXDP_DMA2CPU_SOFT */
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TD2CS_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_TXDP_EGR2CPU_SOFT */
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT3_LBN
value|48
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TE2CS_SOFT0_WIDTH
value|16
comment|/* ES_FF_UMSG_VICTL2CPU */
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD3_LBN
value|112
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD3_WIDTH
value|17
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD2_LBN
value|96
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD1_LBN
value|80
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD0_LBN
value|64
define|#
directive|define
name|ESF_DZ_V2C_DESC_WORD0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_V2C_NEW_DSCR_WPTR_LBN
value|32
define|#
directive|define
name|ESF_DZ_V2C_NEW_DSCR_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_V2C_DESC_PUSH_LBN
value|16
define|#
directive|define
name|ESF_DZ_V2C_DESC_PUSH_WIDTH
value|1
comment|/* ES_LUE_DB_MATCH_ENTRY */
define|#
directive|define
name|ESF_DZ_LUE_DSCRMNTR_LBN
value|140
define|#
directive|define
name|ESF_DZ_LUE_DSCRMNTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW0_LBN
value|44
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW1_LBN
value|76
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW2_LBN
value|108
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_LBN
value|44
define|#
directive|define
name|ESF_DZ_LUE_MATCH_VAL_WIDTH
value|96
define|#
directive|define
name|ESF_DZ_LUE_ME_SOFT_LBN
value|35
define|#
directive|define
name|ESF_DZ_LUE_ME_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_LUE_TX_MCAST_LBN
value|33
define|#
directive|define
name|ESF_DZ_LUE_TX_MCAST_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_LUE_TX_DOMAIN_LBN
value|25
define|#
directive|define
name|ESF_DZ_LUE_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_LUE_RX_MCAST_LBN
value|24
define|#
directive|define
name|ESF_DZ_LUE_RX_MCAST_WIDTH
value|1
define|#
directive|define
name|ESE_DZ_LUE_MULTI
value|1
define|#
directive|define
name|ESE_DZ_LUE_SINGLE
value|0
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_WIDTH
value|24
comment|/* ES_LUE_DB_NONMATCH_ENTRY */
define|#
directive|define
name|ESF_DZ_LUE_DSCRMNTR_LBN
value|140
define|#
directive|define
name|ESF_DZ_LUE_DSCRMNTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_LUE_TERMINAL_LBN
value|139
define|#
directive|define
name|ESF_DZ_LUE_TERMINAL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_LAST_LBN
value|138
define|#
directive|define
name|ESF_DZ_LUE_LAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_NE_SOFT_LBN
value|137
define|#
directive|define
name|ESF_DZ_LUE_NE_SOFT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_NUM_LBN
value|134
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_NUM_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR0_LBN
value|110
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR0_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR1_LBN
value|86
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR2_LBN
value|62
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR2_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR3_LBN
value|38
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR3_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR4_LBN
value|14
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR4_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_NE_PTR_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_RCPNTR_NE_PTR_WIDTH
value|14
comment|/* ES_LUE_MC_DIRECT_REQUEST_MSG */
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW0_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW1_LBN
value|54
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW2_LBN
value|86
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW3_LBN
value|118
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW4_LBN
value|150
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_DR_PAD_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_MC2L_DR_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_MC2L_DR_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_MC2L_DR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_MC2L_DR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_DR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_MC2L_DR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_DR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2L_DR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_DIRECT_RESPONSE_MSG */
define|#
directive|define
name|ESF_DZ_L2MC_DR_PAD_LBN
value|146
define|#
directive|define
name|ESF_DZ_L2MC_DR_PAD_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT_PTR_LBN
value|132
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT_PTR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT4_LBN
value|108
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT4_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT3_LBN
value|84
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT3_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT2_LBN
value|60
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT2_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT1_LBN
value|36
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT0_LBN
value|12
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT0_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT_NUM_LBN
value|9
define|#
directive|define
name|ESF_DZ_L2MC_DR_RCPNT_NUM_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_DR_LAST_LBN
value|8
define|#
directive|define
name|ESF_DZ_L2MC_DR_LAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2MC_DR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2MC_DR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_DR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_L2MC_DR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_DR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_L2MC_DR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_GP_RD_REQUEST_MSG */
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW0_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW1_LBN
value|54
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW2_LBN
value|86
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW3_LBN
value|118
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW4_LBN
value|150
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_GPR_PAD_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_MC2L_GPR_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_MC2L_GPR_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_MC2L_GPR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_MC2L_GPR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_GPR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_MC2L_GPR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_GPR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2L_GPR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_GP_RD_RESPONSE_MSG */
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW0_LBN
value|8
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW1_LBN
value|40
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW2_LBN
value|72
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW3_LBN
value|104
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW4_LBN
value|136
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_LBN
value|8
define|#
directive|define
name|ESF_DZ_L2MC_GPR_DATA_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_L2MC_GPR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2MC_GPR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_GPR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_L2MC_GPR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_GPR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_L2MC_GPR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_GP_WR_REQUEST_MSG */
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW0_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW1_LBN
value|54
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW2_LBN
value|86
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW3_LBN
value|118
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW4_LBN
value|150
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_LBN
value|22
define|#
directive|define
name|ESF_DZ_MC2L_GPW_DATA_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_MC2L_GPW_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_MC2L_GPW_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_MC2L_GPW_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_MC2L_GPW_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_GPW_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_MC2L_GPW_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_GPW_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2L_GPW_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_MATCH_REQUEST_MSG */
define|#
directive|define
name|ESF_DZ_MC2L_MR_PAD_LBN
value|137
define|#
directive|define
name|ESF_DZ_MC2L_MR_PAD_WIDTH
value|31
define|#
directive|define
name|ESF_DZ_MC2L_MR_HASH2_LBN
value|124
define|#
directive|define
name|ESF_DZ_MC2L_MR_HASH2_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_MC2L_MR_HASH1_LBN
value|110
define|#
directive|define
name|ESF_DZ_MC2L_MR_HASH1_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW0_LBN
value|14
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW1_LBN
value|46
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW2_LBN
value|78
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_LBN
value|14
define|#
directive|define
name|ESF_DZ_MC2L_MR_MATCH_BITS_WIDTH
value|96
define|#
directive|define
name|ESF_DZ_MC2L_MR_DSCRMNTR_LBN
value|8
define|#
directive|define
name|ESF_DZ_MC2L_MR_DSCRMNTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_MC2L_MR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_MC2L_MR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_MR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_MC2L_MR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_MC2L_MR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2L_MR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MC_MATCH_RESPONSE_MSG */
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW0_LBN
value|53
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW1_LBN
value|85
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW2_LBN
value|117
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW3_LBN
value|149
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_DW3_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_LBN
value|53
define|#
directive|define
name|ESF_DZ_L2MC_MR_PAD_WIDTH
value|101
define|#
directive|define
name|ESF_DZ_L2MC_MR_LUE_RCPNT_LBN
value|29
define|#
directive|define
name|ESF_DZ_L2MC_MR_LUE_RCPNT_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_L2MC_MR_RX_MCAST_LBN
value|28
define|#
directive|define
name|ESF_DZ_L2MC_MR_RX_MCAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2MC_MR_TX_DOMAIN_LBN
value|20
define|#
directive|define
name|ESF_DZ_L2MC_MR_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_L2MC_MR_TX_MCAST_LBN
value|18
define|#
directive|define
name|ESF_DZ_L2MC_MR_TX_MCAST_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_L2MC_MR_SOFT_LBN
value|9
define|#
directive|define
name|ESF_DZ_L2MC_MR_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_L2MC_MR_MATCH_LBN
value|8
define|#
directive|define
name|ESF_DZ_L2MC_MR_MATCH_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2MC_MR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2MC_MR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_MR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_L2MC_MR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2MC_MR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_L2MC_MR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_BASE_REQ */
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW0_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW1_LBN
value|40
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW2_LBN
value|72
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW3_LBN
value|104
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW4_LBN
value|136
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_DW4_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_REQ_MSG_DATA_WIDTH
value|160
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_BASE_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_BASE_RESP */
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW0_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW1_LBN
value|40
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW2_LBN
value|72
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW3_LBN
value|104
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW4_LBN
value|136
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_RSP_DATA_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_BASE_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_DIRECT_REQ */
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_DIR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_DIRECT_RESP */
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT_PTR_LBN
value|132
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT_PTR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT4_LBN
value|108
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT4_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT3_LBN
value|84
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT3_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT2_LBN
value|60
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT2_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT1_LBN
value|36
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT0_LBN
value|12
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT0_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT_NUM_LBN
value|9
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_RCPNT_NUM_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_LAST_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_LAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_DIR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_GP_RD_REQ */
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPRD_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_GP_RD_RESP */
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW0_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW1_LBN
value|40
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW2_LBN
value|72
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW3_LBN
value|104
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW4_LBN
value|136
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_LUE_DATA_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_GPRD_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_GP_WR_REQ */
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW0_LBN
value|22
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW1_LBN
value|54
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW2_LBN
value|86
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW3_LBN
value|118
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW4_LBN
value|150
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_DW4_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_LBN
value|22
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_LUE_DATA_WIDTH
value|146
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_ADDR_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_ADDR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_GPWR_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_MATCH_REQ */
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_REQ_COUNT_LBN
value|137
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_REQ_COUNT_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_HASH2_LBN
value|124
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_HASH2_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_HASH1_LBN
value|110
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_HASH1_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW0_LBN
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW1_LBN
value|46
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW2_LBN
value|78
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_LBN
value|14
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_MATCH_BITS_WIDTH
value|96
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_DSCRMNTR_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_DSCRMNTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_REQ_MATCH_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_MSG_MATCH_RESP */
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_LUE_RCPNT_LBN
value|29
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_LUE_RCPNT_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_RX_MCAST_LBN
value|28
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_RX_MCAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_TX_DOMAIN_LBN
value|20
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_TX_MCAST_LBN
value|18
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_TX_MCAST_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_SOFT_LBN
value|9
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_MATCH_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_MATCH_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_THREAD_ID_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_THREAD_ID_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_CLIENT_ID_LBN
value|2
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_CLIENT_ID_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_LUE_MC_ID
value|7
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ_FIFO_ID
value|3
define|#
directive|define
name|ESE_DZ_LUE_TX_DICPU_ID
value|1
define|#
directive|define
name|ESE_DZ_LUE_RX_DICPU_ID
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_HW_RSP_MATCH_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_LUE_GP_WR
value|3
define|#
directive|define
name|ESE_DZ_LUE_GP_RD
value|2
define|#
directive|define
name|ESE_DZ_LUE_DIR_REQ
value|1
define|#
directive|define
name|ESE_DZ_LUE_MATCH_REQ
value|0
comment|/* ES_LUE_RCPNTR_TYPE */
define|#
directive|define
name|ESF_DZ_LUE_RXQ_LBN
value|14
define|#
directive|define
name|ESF_DZ_LUE_RXQ_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_LUE_RSS_INFO_LBN
value|8
define|#
directive|define
name|ESF_DZ_LUE_RSS_INFO_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_LUE_DEST_LBN
value|5
define|#
directive|define
name|ESF_DZ_LUE_DEST_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_LUE_SOFT_LBN
value|0
define|#
directive|define
name|ESF_DZ_LUE_SOFT_WIDTH
value|5
comment|/* ES_LUE_UMSG_LU2DI_HASH_RESP */
define|#
directive|define
name|ESF_DZ_L2DHR_LASTREC_ENTRY_STATUS_LBN
value|50
define|#
directive|define
name|ESF_DZ_L2DHR_LASTREC_ENTRY_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DHR_MULTITYPE_STATUS_LBN
value|50
define|#
directive|define
name|ESF_DZ_L2DHR_MULTITYPE_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DHR_LASTREC_STATUS_LBN
value|49
define|#
directive|define
name|ESF_DZ_L2DHR_LASTREC_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DHR_MATCH_STATUS_LBN
value|48
define|#
directive|define
name|ESF_DZ_L2DHR_MATCH_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DHR_HASH_LBN
value|0
define|#
directive|define
name|ESF_DZ_L2DHR_HASH_WIDTH
value|32
comment|/* ES_LUE_UMSG_LU2DI_RXLU_MULTI_MATCH_RESP */
define|#
directive|define
name|ESF_DZ_L2DRMMR_SOFT_LBN
value|112
define|#
directive|define
name|ESF_DZ_L2DRMMR_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_L2DRMMR_RCPNTR_PTR_LBN
value|96
define|#
directive|define
name|ESF_DZ_L2DRMMR_RCPNTR_PTR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_L2DRMMR_TX_MCAST_LBN
value|80
define|#
directive|define
name|ESF_DZ_L2DRMMR_TX_MCAST_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_L2DRMMR_MULTITYPE_STATUS_LBN
value|67
define|#
directive|define
name|ESF_DZ_L2DRMMR_MULTITYPE_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMMR_LASTREC_ENTRY_STATUS_LBN
value|66
define|#
directive|define
name|ESF_DZ_L2DRMMR_LASTREC_ENTRY_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMMR_LASTREC_STATUS_LBN
value|65
define|#
directive|define
name|ESF_DZ_L2DRMMR_LASTREC_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMMR_MATCH_STATUS_LBN
value|64
define|#
directive|define
name|ESF_DZ_L2DRMMR_MATCH_STATUS_WIDTH
value|1
comment|/* ES_LUE_UMSG_LU2DI_RXLU_MULTI_RECORD_RESP */
define|#
directive|define
name|ESF_DZ_L2DRMRR_SOFT_LBN
value|112
define|#
directive|define
name|ESF_DZ_L2DRMRR_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_PTR_LBN
value|96
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_PTR_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_NUM_LBN
value|80
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_NUM_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_L2DRMRR_MULTITYPE_STATUS_LBN
value|67
define|#
directive|define
name|ESF_DZ_L2DRMRR_MULTITYPE_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_LASTREC_ENTRY_STATUS_LBN
value|66
define|#
directive|define
name|ESF_DZ_L2DRMRR_LASTREC_ENTRY_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_LASTREC_STATUS_LBN
value|65
define|#
directive|define
name|ESF_DZ_L2DRMRR_LASTREC_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_MATCH_STATUS_LBN
value|64
define|#
directive|define
name|ESF_DZ_L2DRMRR_MATCH_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_SOFT_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_RSS_INFO_LBN
value|32
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_RSS_INFO_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_RXQ_LBN
value|16
define|#
directive|define
name|ESF_DZ_L2DRMRR_RCPNTR_RXQ_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_L2DRMRR_HOST_LBN
value|7
define|#
directive|define
name|ESF_DZ_L2DRMRR_HOST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_MC_LBN
value|6
define|#
directive|define
name|ESF_DZ_L2DRMRR_MC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_PORT0_MAC_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2DRMRR_PORT0_MAC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRMRR_PORT1_MAC_LBN
value|4
define|#
directive|define
name|ESF_DZ_L2DRMRR_PORT1_MAC_WIDTH
value|1
comment|/* ES_LUE_UMSG_LU2DI_RXLU_SINGLE_MATCH_RESP */
define|#
directive|define
name|ESF_DZ_L2DRSMR_MULTITYPE_STATUS_LBN
value|67
define|#
directive|define
name|ESF_DZ_L2DRSMR_MULTITYPE_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_LASTREC_ENTRY_STATUS_LBN
value|66
define|#
directive|define
name|ESF_DZ_L2DRSMR_LASTREC_ENTRY_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_LASTREC_STATUS_LBN
value|65
define|#
directive|define
name|ESF_DZ_L2DRSMR_LASTREC_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_MATCH_STATUS_LBN
value|64
define|#
directive|define
name|ESF_DZ_L2DRSMR_MATCH_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_SOFT_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_RSS_INFO_LBN
value|32
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_RSS_INFO_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_RXQ_LBN
value|16
define|#
directive|define
name|ESF_DZ_L2DRSMR_RCPNTR_RXQ_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_L2DRSMR_HOST_LBN
value|7
define|#
directive|define
name|ESF_DZ_L2DRSMR_HOST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_MC_LBN
value|6
define|#
directive|define
name|ESF_DZ_L2DRSMR_MC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_PORT0_MAC_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2DRSMR_PORT0_MAC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DRSMR_PORT1_MAC_LBN
value|4
define|#
directive|define
name|ESF_DZ_L2DRSMR_PORT1_MAC_WIDTH
value|1
comment|/* ES_LUE_UMSG_LU2DI_TXLU_MATCH_RESP */
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR_SOFT_LBN
value|112
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR_SOFT_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR_RSS_INFO_LBN
value|96
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR_RSS_INFO_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR__RXQ_LBN
value|80
define|#
directive|define
name|ESF_DZ_L2DTMR_RCPNTR__RXQ_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_L2DTMR_MULTITYPE_STATUS_LBN
value|67
define|#
directive|define
name|ESF_DZ_L2DTMR_MULTITYPE_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_LASTREC_ENTRY_STATUS_LBN
value|66
define|#
directive|define
name|ESF_DZ_L2DTMR_LASTREC_ENTRY_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_LASTREC_STATUS_LBN
value|65
define|#
directive|define
name|ESF_DZ_L2DTMR_LASTREC_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_MATCH_STATUS_LBN
value|64
define|#
directive|define
name|ESF_DZ_L2DTMR_MATCH_STATUS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_ME_SOFT_LBN
value|48
define|#
directive|define
name|ESF_DZ_L2DTMR_ME_SOFT_WIDTH
value|9
define|#
directive|define
name|ESF_DZ_L2DTMR_TX_MCAST_LBN
value|32
define|#
directive|define
name|ESF_DZ_L2DTMR_TX_MCAST_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_L2DTMR_TX_DOMAIN_LBN
value|16
define|#
directive|define
name|ESF_DZ_L2DTMR_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_L2DTMR_PORT1_MAC_LBN
value|6
define|#
directive|define
name|ESF_DZ_L2DTMR_PORT1_MAC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_PMEM_LBN
value|6
define|#
directive|define
name|ESF_DZ_L2DTMR_PMEM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_L2DTMR_PORT0_MAC_LBN
value|5
define|#
directive|define
name|ESF_DZ_L2DTMR_PORT0_MAC_WIDTH
value|1
comment|/* ES_MC_EVENT */
define|#
directive|define
name|ESF_DZ_MC_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_MC_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_MC_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_MC_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_MC_SOFT_DW1_WIDTH
value|26
define|#
directive|define
name|ESF_DZ_MC_SOFT_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_SOFT_WIDTH
value|58
comment|/* ES_MC_XGMAC_FLTR_RULE_DEF */
define|#
directive|define
name|ESF_DZ_MC_XFRC_MODE_LBN
value|416
define|#
directive|define
name|ESF_DZ_MC_XFRC_MODE_WIDTH
value|1
define|#
directive|define
name|ESE_DZ_MC_XFRC_MODE_LAYERED
value|1
define|#
directive|define
name|ESE_DZ_MC_XFRC_MODE_SIMPLE
value|0
define|#
directive|define
name|ESF_DZ_MC_XFRC_HASH_LBN
value|384
define|#
directive|define
name|ESF_DZ_MC_XFRC_HASH_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW0_LBN
value|256
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW1_LBN
value|288
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW2_LBN
value|320
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW3_LBN
value|352
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_LBN
value|256
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER4_BYTE_MASK_WIDTH
value|128
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW0_LBN
value|128
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW1_LBN
value|160
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW2_LBN
value|192
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW3_LBN
value|224
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_LBN
value|128
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER3_BYTE_MASK_WIDTH
value|128
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW2_LBN
value|64
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW3_LBN
value|96
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC_XFRC_LAYER2_OR_SIMPLE_BYTE_MASK_WIDTH
value|128
comment|/* ES_RX_EVENT */
define|#
directive|define
name|ESF_DZ_RX_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_RX_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_RX_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_RX_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_RX_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_EV_RSVD2_LBN
value|54
define|#
directive|define
name|ESF_DZ_RX_EV_RSVD2_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT2_LBN
value|52
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT2_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_DSC_PTR_LBITS_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_DSC_PTR_LBITS_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_RX_L4_CLASS_LBN
value|45
define|#
directive|define
name|ESF_DZ_RX_L4_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD6
value|6
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD5
value|5
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD4
value|4
define|#
directive|define
name|ESE_DZ_L4_CLASS_RSVD3
value|3
define|#
directive|define
name|ESE_DZ_L4_CLASS_UDP
value|2
define|#
directive|define
name|ESE_DZ_L4_CLASS_TCP
value|1
define|#
directive|define
name|ESE_DZ_L4_CLASS_UNKNOWN
value|0
define|#
directive|define
name|ESF_DZ_RX_L3_CLASS_LBN
value|42
define|#
directive|define
name|ESF_DZ_RX_L3_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_L3_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP6_FRAG
value|6
define|#
directive|define
name|ESE_DZ_L3_CLASS_ARP
value|5
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP4_FRAG
value|4
define|#
directive|define
name|ESE_DZ_L3_CLASS_FCOE
value|3
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP6
value|2
define|#
directive|define
name|ESE_DZ_L3_CLASS_IP4
value|1
define|#
directive|define
name|ESE_DZ_L3_CLASS_UNKNOWN
value|0
define|#
directive|define
name|ESF_DZ_RX_ETH_TAG_CLASS_LBN
value|39
define|#
directive|define
name|ESF_DZ_RX_ETH_TAG_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD7
value|7
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD6
value|6
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD5
value|5
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD4
value|4
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_RSVD3
value|3
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_VLAN2
value|2
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_VLAN1
value|1
define|#
directive|define
name|ESE_DZ_ETH_TAG_CLASS_NONE
value|0
define|#
directive|define
name|ESF_DZ_RX_ETH_BASE_CLASS_LBN
value|36
define|#
directive|define
name|ESF_DZ_RX_ETH_BASE_CLASS_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_LLC_SNAP
value|2
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_LLC
value|1
define|#
directive|define
name|ESE_DZ_ETH_BASE_CLASS_ETH2
value|0
define|#
directive|define
name|ESF_DZ_RX_MAC_CLASS_LBN
value|35
define|#
directive|define
name|ESF_DZ_RX_MAC_CLASS_WIDTH
value|1
define|#
directive|define
name|ESE_DZ_MAC_CLASS_MCAST
value|1
define|#
directive|define
name|ESE_DZ_MAC_CLASS_UCAST
value|0
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT1_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_EV_SOFT1_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_RX_EV_RSVD1_LBN
value|31
define|#
directive|define
name|ESF_DZ_RX_EV_RSVD1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_ABORT_LBN
value|30
define|#
directive|define
name|ESF_DZ_RX_ABORT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_ECC_ERR_LBN
value|29
define|#
directive|define
name|ESF_DZ_RX_ECC_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CRC1_ERR_LBN
value|28
define|#
directive|define
name|ESF_DZ_RX_CRC1_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CRC0_ERR_LBN
value|27
define|#
directive|define
name|ESF_DZ_RX_CRC0_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_TCPUDP_CKSUM_ERR_LBN
value|26
define|#
directive|define
name|ESF_DZ_RX_TCPUDP_CKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_IPCKSUM_ERR_LBN
value|25
define|#
directive|define
name|ESF_DZ_RX_IPCKSUM_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_ECRC_ERR_LBN
value|24
define|#
directive|define
name|ESF_DZ_RX_ECRC_ERR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_QLABEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_QLABEL_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_RX_PARSE_INCOMPLETE_LBN
value|15
define|#
directive|define
name|ESF_DZ_RX_PARSE_INCOMPLETE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_CONT_LBN
value|14
define|#
directive|define
name|ESF_DZ_RX_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_BYTES_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_BYTES_WIDTH
value|14
comment|/* ES_RX_KER_DESC */
define|#
directive|define
name|ESF_DZ_RX_KER_RESERVED_LBN
value|62
define|#
directive|define
name|ESF_DZ_RX_KER_RESERVED_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_KER_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_KER_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_KER_BUF_ADDR_WIDTH
value|48
comment|/* ES_RX_USER_DESC */
define|#
directive|define
name|ESF_DZ_RX_USR_RESERVED_LBN
value|62
define|#
directive|define
name|ESF_DZ_RX_USR_RESERVED_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_RX_USR_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_USR_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_PAGE_SIZE_LBN
value|44
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_PAGE_SIZE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_4MB
value|10
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_1MB
value|8
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_64KB
value|4
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_4KB
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_DW1_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_BUF_ID_OFFSET_WIDTH
value|44
define|#
directive|define
name|ESF_DZ_RX_USR_4KBPS_BUF_ID_LBN
value|12
define|#
directive|define
name|ESF_DZ_RX_USR_4KBPS_BUF_ID_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_RX_USR_64KBPS_BUF_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_USR_64KBPS_BUF_ID_WIDTH
value|28
define|#
directive|define
name|ESF_DZ_RX_USR_1MBPS_BUF_ID_LBN
value|20
define|#
directive|define
name|ESF_DZ_RX_USR_1MBPS_BUF_ID_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_RX_USR_4MBPS_BUF_ID_LBN
value|22
define|#
directive|define
name|ESF_DZ_RX_USR_4MBPS_BUF_ID_WIDTH
value|22
define|#
directive|define
name|ESF_DZ_RX_USR_4MBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_4MBPS_BYTE_OFFSET_WIDTH
value|22
define|#
directive|define
name|ESF_DZ_RX_USR_1MBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_1MBPS_BYTE_OFFSET_WIDTH
value|20
define|#
directive|define
name|ESF_DZ_RX_USR_64KBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_64KBPS_BYTE_OFFSET_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_USR_4KBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_USR_4KBPS_BYTE_OFFSET_WIDTH
value|12
comment|/* ES_RX_U_QSTATE_TBL0_ENTRY */
define|#
directive|define
name|ESF_DZ_RX_U_DC_FILL_LBN
value|112
define|#
directive|define
name|ESF_DZ_RX_U_DC_FILL_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_RX_U_SOFT7_B1R1_0_LBN
value|112
define|#
directive|define
name|ESF_DZ_RX_U_SOFT7_B1R1_0_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_HW_RPTR_LBN
value|96
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B1R2_0_LBN
value|96
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B1R2_0_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_DC_RPTR_LBN
value|80
define|#
directive|define
name|ESF_DZ_RX_U_DC_RPTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_RX_U_SOFT6_B1R1_0_LBN
value|80
define|#
directive|define
name|ESF_DZ_RX_U_SOFT6_B1R1_0_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_RX_U_NOTIFY_PENDING_LBN
value|70
define|#
directive|define
name|ESF_DZ_RX_U_NOTIFY_PENDING_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_6_LBN
value|70
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_6_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_DATA_ACTIVE_LBN
value|69
define|#
directive|define
name|ESF_DZ_RX_U_DATA_ACTIVE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_5_LBN
value|69
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_5_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_FAST_PATH_LBN
value|68
define|#
directive|define
name|ESF_DZ_RX_U_FAST_PATH_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_4_LBN
value|68
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_4_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_CHAIN_LBN
value|67
define|#
directive|define
name|ESF_DZ_RX_U_CHAIN_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_3_LBN
value|67
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_3_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_DESC_ACTIVE_LBN
value|66
define|#
directive|define
name|ESF_DZ_RX_U_DESC_ACTIVE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_2_LBN
value|66
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_2_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_TIMESTAMP_LBN
value|65
define|#
directive|define
name|ESF_DZ_RX_U_TIMESTAMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_1_LBN
value|65
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_Q_ENABLE_LBN
value|64
define|#
directive|define
name|ESF_DZ_RX_U_Q_ENABLE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_0_LBN
value|64
define|#
directive|define
name|ESF_DZ_RX_U_SOFT1_B1R0_0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_UPD_CRC_MODE_LBN
value|29
define|#
directive|define
name|ESF_DZ_RX_U_UPD_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_MPA
value|5
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_C2RIP_FCOE
value|1
define|#
directive|define
name|ESE_DZ_C2RIP_OFF
value|0
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R1_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_U_BIU_ARGS_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_U_BIU_ARGS_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_RX_U_EV_QID_LBN
value|5
define|#
directive|define
name|ESF_DZ_RX_U_EV_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_U_EV_QLABEL_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_U_EV_QLABEL_WIDTH
value|5
comment|/* ES_RX_U_QSTATE_TBL1_ENTRY */
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_BASE_PAGE_ID_LBN
value|64
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_BASE_PAGE_ID_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_RX_U_SOFT18_B1R0_0_LBN
value|64
define|#
directive|define
name|ESF_DZ_RX_U_SOFT18_B1R0_0_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_RX_U_QST1_SPARE_LBN
value|53
define|#
directive|define
name|ESF_DZ_RX_U_QST1_SPARE_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R3_0_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_U_SOFT16_B0R3_0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_RX_U_NO_FLUSH_LBN
value|52
define|#
directive|define
name|ESF_DZ_RX_U_NO_FLUSH_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_HDR_SPLIT_LBN
value|51
define|#
directive|define
name|ESF_DZ_RX_U_HDR_SPLIT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_DOORBELL_ENABLED_LBN
value|50
define|#
directive|define
name|ESF_DZ_RX_U_DOORBELL_ENABLED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_WORK_PENDING_LBN
value|49
define|#
directive|define
name|ESF_DZ_RX_U_WORK_PENDING_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_ERROR_LBN
value|48
define|#
directive|define
name|ESF_DZ_RX_U_ERROR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_SW_WPTR_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_SW_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B0R2_0_LBN
value|32
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B0R2_0_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_OWNER_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_U_OWNER_ID_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B0R1_0_LBN
value|16
define|#
directive|define
name|ESF_DZ_RX_U_SOFT12_B0R1_0_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_SIZE_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_U_DSCR_SIZE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_RX_DSCR_SIZE_512
value|7
define|#
directive|define
name|ESE_DZ_RX_DSCR_SIZE_1K
value|6
define|#
directive|define
name|ESE_DZ_RX_DSCR_SIZE_2K
value|5
define|#
directive|define
name|ESE_DZ_RX_DSCR_SIZE_4K
value|4
define|#
directive|define
name|ESF_DZ_RX_U_SOFT3_B0R0_0_LBN
value|0
define|#
directive|define
name|ESF_DZ_RX_U_SOFT3_B0R0_0_WIDTH
value|3
comment|/* ES_SGMII_DEV_PTNR_ABILITY_1000BX_MD */
define|#
directive|define
name|ESF_DZ_SGMII_DPA_NXT_PG_LBN
value|15
define|#
directive|define
name|ESF_DZ_SGMII_DPA_NXT_PG_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_DPA_ACK_LBN
value|14
define|#
directive|define
name|ESF_DZ_SGMII_DPA_ACK_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_DPA_REMOTE_FLT_LBN
value|12
define|#
directive|define
name|ESF_DZ_SGMII_DPA_REMOTE_FLT_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_SGMII_DPA_RF_AN_ERR
value|3
define|#
directive|define
name|ESE_DZ_SGMII_DPA_RF_OFFLINE
value|2
define|#
directive|define
name|ESE_DZ_SGMII_DPA_RF_LINK_FAIL
value|1
define|#
directive|define
name|ESE_DZ_SGMII_DPA_RF_NONE
value|0
define|#
directive|define
name|ESF_DZ_SGMII_DPA_PS_LBN
value|7
define|#
directive|define
name|ESF_DZ_SGMII_DPA_PS_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_SGMII_DPA_HD_LBN
value|6
define|#
directive|define
name|ESF_DZ_SGMII_DPA_HD_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_DPA_FD_LBN
value|5
define|#
directive|define
name|ESF_DZ_SGMII_DPA_FD_WIDTH
value|1
comment|/* ES_SGMII_DEV_PTNR_ABILITY_SGMII_MD */
define|#
directive|define
name|ESF_DZ_SGMII_DPA_CPR_LINK_STATE_LBN
value|15
define|#
directive|define
name|ESF_DZ_SGMII_DPA_CPR_LINK_STATE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_DPA_ACK_LBN
value|14
define|#
directive|define
name|ESF_DZ_SGMII_DPA_ACK_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_CPR_BPLX_STS_LBN
value|12
define|#
directive|define
name|ESF_DZ_SGMII_CPR_BPLX_STS_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_SGMII_DPA_COPPER_SPEED_LBN
value|10
define|#
directive|define
name|ESF_DZ_SGMII_DPA_COPPER_SPEED_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_SGMII_DPA_CPR_1GBS
value|2
define|#
directive|define
name|ESE_DZ_SGMII_DPA_CPR_100MBS
value|1
define|#
directive|define
name|ESE_DZ_SGMII_DPA_CPR_10MBS
value|0
comment|/* ES_SMC_BUFTBL_CNTRL_ENTRY */
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_DW0_LBN
value|16
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_DW1_LBN
value|48
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_DW1_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_LBN
value|16
define|#
directive|define
name|ESF_DZ_SMC_SW_CNTXT_WIDTH
value|56
define|#
directive|define
name|ESF_DZ_SMC_PAGE_SIZE_LBN
value|12
define|#
directive|define
name|ESF_DZ_SMC_PAGE_SIZE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_SMC_OWNER_ID_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_OWNER_ID_WIDTH
value|12
comment|/* ES_SMC_BUFTBL_TRANSL_ENTRY */
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_DW0_LBN
value|36
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_DW1_LBN
value|68
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_DW1_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_LBN
value|36
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX0_WIDTH
value|36
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_DW1_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_PAGE_INDEX1_WIDTH
value|36
comment|/* ES_SMC_DSCR_CACHE_ENTRY */
define|#
directive|define
name|ESF_DZ_SMC_BTE_PAD_LBN
value|64
define|#
directive|define
name|ESF_DZ_SMC_BTE_PAD_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_SMC_DSCR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_DSCR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_DSCR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_SMC_DSCR_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_DSCR_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_DSCR_WIDTH
value|64
comment|/* ES_SMC_GEN_STORAGE_ENTRY */
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW2_LBN
value|64
define|#
directive|define
name|ESF_DZ_SMC_DATA_DW2_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_SMC_DATA_LBN
value|0
define|#
directive|define
name|ESF_DZ_SMC_DATA_WIDTH
value|72
comment|/* ES_SMC_MSG_BASE_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW0_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW1_LBN
value|43
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW2_LBN
value|75
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_DW2_WIDTH
value|26
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_BASE_REQ_MSG_DATA_WIDTH
value|90
define|#
directive|define
name|ESF_DZ_MC2S_BASE_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_BASE_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_BASE_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_BASE_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_BASE_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_BASE_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_RESP_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_RESP_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_RESP_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_RESP_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
define|#
directive|define
name|ESE_DZ_SMC_RESP_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_BUFTBL_LOOKUP_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_BL_BUF_ID_LBN
value|28
define|#
directive|define
name|ESF_DZ_MC2S_BL_BUF_ID_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_MC2S_BL_EXP_PAGE_SIZE_LBN
value|24
define|#
directive|define
name|ESF_DZ_MC2S_BL_EXP_PAGE_SIZE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_PAGE_SIZE_4M
value|10
define|#
directive|define
name|ESE_DZ_SMC_PAGE_SIZE_1M
value|8
define|#
directive|define
name|ESE_DZ_SMC_PAGE_SIZE_64K
value|4
define|#
directive|define
name|ESE_DZ_SMC_PAGE_SIZE_4K
value|0
define|#
directive|define
name|ESF_DZ_MC2S_BL_EXP_OWNER_ID_LBN
value|12
define|#
directive|define
name|ESF_DZ_MC2S_BL_EXP_OWNER_ID_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_MC2S_BL_REFLECT_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_BL_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_BL_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_BL_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_BL_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_BL_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_BL_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_BL_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_BUFTBL_LOOKUP_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW0_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW1_LBN
value|44
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_DW1_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_BL_BUFTBL_ENTRY_WIDTH
value|36
define|#
directive|define
name|ESF_DZ_S2MC_BL_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_BL_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_BL_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_BL_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_BL_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_BL_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_BL_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_BL_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_DSCR_RD_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_DR_DSCR_OFST_LBN
value|24
define|#
directive|define
name|ESF_DZ_MC2S_DR_DSCR_OFST_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_MC2S_DR_QID_LBN
value|13
define|#
directive|define
name|ESF_DZ_MC2S_DR_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_MC2S_DR_IS_TX_LBN
value|12
define|#
directive|define
name|ESF_DZ_MC2S_DR_IS_TX_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_DR_REFLECT_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_DR_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_DR_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_DR_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_DR_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_DR_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_DR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_DR_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_DSCR_RD_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_DW0_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_DW1_LBN
value|44
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_DR_DSCR_WIDTH
value|64
define|#
directive|define
name|ESF_DZ_S2MC_DR_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_DR_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_DR_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_DR_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_DR_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_DR_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_DR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_DR_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_DSCR_WR_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_DW0_LBN
value|30
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_DW1_LBN
value|62
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_LBN
value|30
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_WIDTH
value|64
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_OFST_LBN
value|24
define|#
directive|define
name|ESF_DZ_MC2S_DW_DSCR_OFST_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_MC2S_DW_QID_LBN
value|13
define|#
directive|define
name|ESF_DZ_MC2S_DW_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_MC2S_DW_IS_TX_LBN
value|12
define|#
directive|define
name|ESF_DZ_MC2S_DW_IS_TX_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_DW_REFLECT_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_DW_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_DW_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_DW_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_DW_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_DW_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_DW_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_DW_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_DSCR_WR_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_DW_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_DW_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_DW_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_DW_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_DW_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_DW_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_DW_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_DW_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_RD_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_RD_ADDR_LBN
value|12
define|#
directive|define
name|ESF_DZ_MC2S_RD_ADDR_WIDTH
value|17
define|#
directive|define
name|ESF_DZ_MC2S_RD_REFLECT_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_RD_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_RD_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_RD_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_RD_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_RD_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_RD_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_RD_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_RD_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW0_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW1_LBN
value|44
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW2_LBN
value|76
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_DW2_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_RD_DATA_WIDTH
value|72
define|#
directive|define
name|ESF_DZ_S2MC_RD_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_RD_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_RD_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_RD_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_RD_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_RD_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_RD_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_RD_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW0_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW1_LBN
value|44
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW2_LBN
value|76
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_DW2_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_LBN
value|12
define|#
directive|define
name|ESF_DZ_S2MC_BASE_RSP_DATA_WIDTH
value|72
define|#
directive|define
name|ESF_DZ_S2MC_BASE_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_BASE_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_BASE_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_BASE_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_BASE_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_BASE_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_BASE_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_BASE_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_WR_REQ */
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW0_LBN
value|29
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW1_LBN
value|61
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW2_LBN
value|93
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_DW2_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_LBN
value|29
define|#
directive|define
name|ESF_DZ_MC2S_WR_DATA_WIDTH
value|72
define|#
directive|define
name|ESF_DZ_MC2S_WR_ADDR_LBN
value|12
define|#
directive|define
name|ESF_DZ_MC2S_WR_ADDR_WIDTH
value|17
define|#
directive|define
name|ESF_DZ_MC2S_WR_REFLECT_LBN
value|11
define|#
directive|define
name|ESF_DZ_MC2S_WR_REFLECT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_MC2S_WR_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_MC2S_WR_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_MC2S_WR_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_MC2S_WR_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_MC2S_WR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_MC2S_WR_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_SMC_MSG_WR_RESP */
define|#
directive|define
name|ESF_DZ_S2MC_WR_FAIL_LBN
value|11
define|#
directive|define
name|ESF_DZ_S2MC_WR_FAIL_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_S2MC_WR_SOFT_LBN
value|7
define|#
directive|define
name|ESF_DZ_S2MC_WR_SOFT_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_S2MC_WR_CLIENT_ID_LBN
value|3
define|#
directive|define
name|ESF_DZ_S2MC_WR_CLIENT_ID_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_SMC_MACRO_ENGINE_ID
value|15
define|#
directive|define
name|ESE_DZ_SMC_TX_DICPU_ID
value|14
define|#
directive|define
name|ESE_DZ_SMC_RX_DICPU_ID
value|13
define|#
directive|define
name|ESE_DZ_SMC_MC_ID
value|12
define|#
directive|define
name|ESE_DZ_SMC_DL_ID
value|10
define|#
directive|define
name|ESE_DZ_SMC_EV_ID
value|8
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU1_ID
value|5
define|#
directive|define
name|ESE_DZ_SMC_TX_DPCPU0_ID
value|4
define|#
directive|define
name|ESE_DZ_SMC_RX_DPCPU_ID
value|0
define|#
directive|define
name|ESF_DZ_S2MC_WR_OP_LBN
value|0
define|#
directive|define
name|ESF_DZ_S2MC_WR_OP_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_WR
value|4
define|#
directive|define
name|ESE_DZ_SMC_REQ_RD
value|3
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_WRITE
value|2
define|#
directive|define
name|ESE_DZ_SMC_REQ_DSCR_READ
value|1
define|#
directive|define
name|ESE_DZ_SMC_REQ_BUFTBL_LOOKUP
value|0
comment|/* ES_TX_CSUM_TSTAMP_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_TIMESTAMP_LBN
value|5
define|#
directive|define
name|ESF_DZ_TX_TIMESTAMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_CRC_MODE_LBN
value|2
define|#
directive|define
name|ESF_DZ_TX_OPTION_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOIP_MPA
value|5
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_FCOE
value|1
define|#
directive|define
name|ESE_DZ_TX_OPTION_CRC_OFF
value|0
define|#
directive|define
name|ESF_DZ_TX_OPTION_UDP_TCP_CSUM_LBN
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_UDP_TCP_CSUM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_IP_CSUM_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_OPTION_IP_CSUM_WIDTH
value|1
comment|/* ES_TX_EVENT */
define|#
directive|define
name|ESF_DZ_TX_CODE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_CODE_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_TX_OVERRIDE_HOLDOFF_LBN
value|59
define|#
directive|define
name|ESF_DZ_TX_OVERRIDE_HOLDOFF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_DROP_EVENT_LBN
value|58
define|#
directive|define
name|ESF_DZ_TX_DROP_EVENT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_EV_RSVD_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_EV_RSVD_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_TX_SOFT2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_SOFT2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_CAN_MERGE_LBN
value|31
define|#
directive|define
name|ESF_DZ_TX_CAN_MERGE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_SOFT1_LBN
value|24
define|#
directive|define
name|ESF_DZ_TX_SOFT1_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_TX_QLABEL_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_QLABEL_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_TX_DESCR_INDX_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_DESCR_INDX_WIDTH
value|16
comment|/* ES_TX_KER_DESC */
define|#
directive|define
name|ESF_DZ_TX_KER_TYPE_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_KER_TYPE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_KER_CONT_LBN
value|62
define|#
directive|define
name|ESF_DZ_TX_KER_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_KER_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_KER_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_KER_BUF_ADDR_WIDTH
value|48
comment|/* ES_TX_PIO_DESC */
define|#
directive|define
name|ESF_DZ_TX_PIO_TYPE_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_PIO_TYPE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_PIO_OPT_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_PIO_OPT_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TX_PIO_CONT_LBN
value|59
define|#
directive|define
name|ESF_DZ_TX_PIO_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_PIO_BYTE_CNT_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_PIO_BYTE_CNT_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_PIO_BUF_ADDR_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_PIO_BUF_ADDR_WIDTH
value|12
comment|/* ES_TX_TSO_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_FLAGS_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_FLAGS_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_TSO_IP_ID_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_TSO_TCP_SEQNO_WIDTH
value|32
comment|/* ES_TX_USER_DESC */
define|#
directive|define
name|ESF_DZ_TX_USR_TYPE_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_USR_TYPE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_USR_CONT_LBN
value|62
define|#
directive|define
name|ESF_DZ_TX_USR_CONT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_USR_BYTE_CNT_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_USR_BYTE_CNT_WIDTH
value|14
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_PAGE_SIZE_LBN
value|44
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_PAGE_SIZE_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_4MB
value|10
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_1MB
value|8
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_64KB
value|4
define|#
directive|define
name|ESE_DZ_USR_BUF_PAGE_SZ_4KB
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_DW0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_DW1_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_DW1_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_BUF_ID_OFFSET_WIDTH
value|44
define|#
directive|define
name|ESF_DZ_TX_USR_4KBPS_BUF_ID_LBN
value|12
define|#
directive|define
name|ESF_DZ_TX_USR_4KBPS_BUF_ID_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TX_USR_64KBPS_BUF_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_USR_64KBPS_BUF_ID_WIDTH
value|28
define|#
directive|define
name|ESF_DZ_TX_USR_1MBPS_BUF_ID_LBN
value|20
define|#
directive|define
name|ESF_DZ_TX_USR_1MBPS_BUF_ID_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_TX_USR_4MBPS_BUF_ID_LBN
value|22
define|#
directive|define
name|ESF_DZ_TX_USR_4MBPS_BUF_ID_WIDTH
value|22
define|#
directive|define
name|ESF_DZ_TX_USR_4MBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_4MBPS_BYTE_OFFSET_WIDTH
value|22
define|#
directive|define
name|ESF_DZ_TX_USR_1MBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_1MBPS_BYTE_OFFSET_WIDTH
value|20
define|#
directive|define
name|ESF_DZ_TX_USR_64KBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_64KBPS_BYTE_OFFSET_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_USR_4KBPS_BYTE_OFFSET_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_USR_4KBPS_BYTE_OFFSET_WIDTH
value|12
comment|/* ES_TX_U_QSTATE_TBL0_ENTRY */
define|#
directive|define
name|ESF_DZ_TX_U_DC_FILL_LBN
value|112
define|#
directive|define
name|ESF_DZ_TX_U_DC_FILL_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_TX_U_SOFT7_B1R3_LBN
value|112
define|#
directive|define
name|ESF_DZ_TX_U_SOFT7_B1R3_WIDTH
value|7
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_HW_RPTR_LBN
value|96
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_HW_RPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B1R2_LBN
value|96
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B1R2_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_DC_RPTR_LBN
value|80
define|#
directive|define
name|ESF_DZ_TX_U_DC_RPTR_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_TX_U_SOFT6_B1R1_LBN
value|80
define|#
directive|define
name|ESF_DZ_TX_U_SOFT6_B1R1_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_TX_U_CNTAG_LBN
value|68
define|#
directive|define
name|ESF_DZ_TX_U_CNTAG_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_SOFT5_B1R0_LBN
value|64
define|#
directive|define
name|ESF_DZ_TX_U_SOFT5_B1R0_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_TX_U_TIMESTAMP_LBN
value|67
define|#
directive|define
name|ESF_DZ_TX_U_TIMESTAMP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_PREFETCH_ACTIVE_LBN
value|66
define|#
directive|define
name|ESF_DZ_TX_U_PREFETCH_ACTIVE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_PREFETCH_PENDING_LBN
value|65
define|#
directive|define
name|ESF_DZ_TX_U_PREFETCH_PENDING_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_DOORBELL_ENABLED_LBN
value|64
define|#
directive|define
name|ESF_DZ_TX_U_DOORBELL_ENABLED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_UPD_UDPTCP_CSUM_MODE_LBN
value|33
define|#
directive|define
name|ESF_DZ_TX_U_UPD_UDPTCP_CSUM_MODE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_SOFT2_B0R2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_U_SOFT2_B0R2_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_TX_U_UPD_IP_CSUM_MODE_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_U_UPD_IP_CSUM_MODE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_UPD_CRC_MODE_LBN
value|29
define|#
directive|define
name|ESF_DZ_TX_U_UPD_CRC_MODE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_MPA
value|5
define|#
directive|define
name|ESE_DZ_C2RIP_FCOIP_FCOE
value|4
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR_AND_PYLD
value|3
define|#
directive|define
name|ESE_DZ_C2RIP_ISCSI_HDR
value|2
define|#
directive|define
name|ESE_DZ_C2RIP_FCOE
value|1
define|#
directive|define
name|ESE_DZ_C2RIP_OFF
value|0
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_U_BIU_ARGS_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_U_BIU_ARGS_WIDTH
value|13
define|#
directive|define
name|ESF_DZ_TX_U_EV_QID_LBN
value|5
define|#
directive|define
name|ESF_DZ_TX_U_EV_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_U_EV_QLABEL_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_U_EV_QLABEL_WIDTH
value|5
comment|/* ES_TX_U_QSTATE_TBL1_ENTRY */
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_BASE_PAGE_ID_LBN
value|64
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_BASE_PAGE_ID_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_TX_U_SOFT18_B1R0_LBN
value|64
define|#
directive|define
name|ESF_DZ_TX_U_SOFT18_B1R0_WIDTH
value|18
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R3_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_U_SOFT16_B0R3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_U_EMERGENCY_FETCH_FAILED_LBN
value|56
define|#
directive|define
name|ESF_DZ_TX_U_EMERGENCY_FETCH_FAILED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_PACER_BYPASS_OK_LBN
value|55
define|#
directive|define
name|ESF_DZ_TX_U_PACER_BYPASS_OK_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_STALE_DL_FETCH_LBN
value|54
define|#
directive|define
name|ESF_DZ_TX_U_STALE_DL_FETCH_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_ROLLBACK_IDX_REACHED_LBN
value|52
define|#
directive|define
name|ESF_DZ_TX_U_ROLLBACK_IDX_REACHED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_ROLLBACK_ACTIVE_LBN
value|51
define|#
directive|define
name|ESF_DZ_TX_U_ROLLBACK_ACTIVE_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_QUEUE_PAUSED_LBN
value|50
define|#
directive|define
name|ESF_DZ_TX_U_QUEUE_PAUSED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_QUEUE_ENABLED_LBN
value|49
define|#
directive|define
name|ESF_DZ_TX_U_QUEUE_ENABLED_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_FLUSH_PENDING_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_U_FLUSH_PENDING_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_HW_WPTR_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_HW_WPTR_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B0R2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B0R2_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_OWNER_ID_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_U_OWNER_ID_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B0R1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_U_SOFT12_B0R1_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_SIZE_LBN
value|13
define|#
directive|define
name|ESF_DZ_TX_U_DSCR_SIZE_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_TX_U_SOFT3_B0R0_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_U_SOFT3_B0R0_WIDTH
value|3
comment|/* ES_TX_U_QSTATE_TBL2_ENTRY */
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD3_LBN
value|48
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD3_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD2_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD1_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_FINFO_WRD1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_FINFO_SRCDST_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_FINFO_SRCDST_WIDTH
value|16
comment|/* ES_TX_VLAN_DESC */
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_LBN
value|63
define|#
directive|define
name|ESF_DZ_TX_DESC_IS_OPT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_LBN
value|60
define|#
directive|define
name|ESF_DZ_TX_OPTION_TYPE_WIDTH
value|3
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_TSO
value|7
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_VLAN
value|6
define|#
directive|define
name|ESE_DZ_TX_OPTION_DESC_CRC_CSUM
value|0
define|#
directive|define
name|ESF_DZ_TX_VLAN_OP_LBN
value|32
define|#
directive|define
name|ESF_DZ_TX_VLAN_OP_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG2_LBN
value|16
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG1_LBN
value|0
define|#
directive|define
name|ESF_DZ_TX_VLAN_TAG1_WIDTH
value|16
comment|/* ES_b2t_cpl_rsp */
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ECC_LBN
value|284
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ECC_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_EOT_LBN
value|283
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_EOT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW0_LBN
value|27
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW1_LBN
value|59
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW2_LBN
value|91
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW3_LBN
value|123
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW4_LBN
value|155
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW4_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW5_LBN
value|187
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW5_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW6_LBN
value|219
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW6_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW7_LBN
value|251
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_DW7_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_LBN
value|27
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_DATA_WIDTH
value|256
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ERROR_LBN
value|26
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ERROR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_LAST_LBN
value|25
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_LAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_TAG_LBN
value|19
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_TAG_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_LEN_LBN
value|7
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_LEN_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ADRS_LBN
value|0
define|#
directive|define
name|ESF_DZ_B2T_CPL_RSP_CPL_ADRS_WIDTH
value|7
comment|/* ES_fltr_info_wrd_mac_to_rx */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED2_LBN
value|112
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP2_LBN
value|96
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP2_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP1_LBN
value|80
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP0_LBN
value|64
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_TIMESTAMP0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED1_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_SA_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_SA_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED0_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_RESERVED0_WIDTH
value|24
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_LBN
value|7
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_IPSEC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_PRIORITY_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MAC_TO_RX_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_mc_pdma */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_FLTR_OUT_LBN
value|64
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_FLTR_OUT_WIDTH
value|16
define|#
directive|define
name|ESE_DZ_FLTR_MULTICAST_VLAN
value|512
define|#
directive|define
name|ESE_DZ_FLTR_MAC_VLAN
value|256
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED7
value|128
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED6
value|64
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED5
value|32
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED4
value|16
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED3
value|8
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED2
value|4
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED1
value|2
define|#
directive|define
name|ESE_DZ_FLTR_STRUCTURED0
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW0_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW1_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_DW1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_TIMESTAMP_WIDTH
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_DST_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_DST_WIDTH
value|8
define|#
directive|define
name|ESE_DZ_DST_NCSI
value|64
define|#
directive|define
name|ESE_DZ_DST_PORT0
value|32
define|#
directive|define
name|ESE_DZ_DST_PORT1
value|16
define|#
directive|define
name|ESE_DZ_DST_PORT0_IPSEC
value|8
define|#
directive|define
name|ESE_DZ_DST_PORT1_IPSEC
value|4
define|#
directive|define
name|ESE_DZ_DST_PM
value|2
define|#
directive|define
name|ESE_DZ_DST_TIMESTAMP
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_PRIORITY_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_MC_PDMA_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_rxdi_to_rxdp */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_INNER_VLAN_LBN
value|112
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_INNER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OUTER_VLAN_LBN
value|96
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OUTER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH1_LBN
value|80
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH0_LBN
value|64
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_THASH0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP1_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP1_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP0_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_TIMESTAMP0_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_CNP_LBN
value|31
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_CNP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IVP_LBN
value|30
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IVP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OVP_LBN
value|29
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_OVP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST2_LBN
value|28
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST2_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST1_LBN
value|27
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST0_LBN
value|26
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_ST0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RX_QID_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RX_QID_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_HOST_LBN
value|15
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_HOST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_MC_LBN
value|14
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_MC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P0_LBN
value|13
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P1_LBN
value|12
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_P1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED1_LBN
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_CRF_LBN
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_DST_CRF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED0_LBN
value|9
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_RESERVED0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_REPLAY_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_REPLAY_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IPSEC_LBN
value|7
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_IPSEC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_PRIORITY_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDI_TO_RXDP_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_rxdp_to_host */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED3_LBN
value|33
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED3_WIDTH
value|31
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RMON_SOFT_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RMON_SOFT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED2_LBN
value|27
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED2_WIDTH
value|5
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RX_QID_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RX_QID_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_HOST_LBN
value|15
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_HOST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_MC_LBN
value|14
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_MC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P0_LBN
value|13
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P1_LBN
value|12
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_P1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED1_LBN
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_CRF_LBN
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_DST_CRF_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED0_LBN
value|9
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_RESERVED0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_REPLAY_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_REPLAY_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_IPSEC_LBN
value|7
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_IPSEC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_PRIORITY_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_RXDP_TO_HOST_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_tx_to_mac */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_PRV_LBN
value|63
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_PRV_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_LB_LBN
value|62
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_LB_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_MS0_LBN
value|61
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_MS0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_MS1_LBN
value|60
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_MS1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_NDI_LBN
value|59
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_NDI_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED2_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED2_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_SA_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_SA_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_STACK_ID_LBN
value|24
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_STACK_ID_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_DOMAIN_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED1_LBN
value|14
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED1_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P0_LBN
value|13
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P1_LBN
value|12
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_P1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP0_LBN
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP1_LBN
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_IP1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_PM_LBN
value|9
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_DST_PM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED0_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_RESERVED0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_LBN
value|7
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_IPSEC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_PRIORITY_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TX_TO_MAC_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_txdi_to_txdp */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_INNER_VLAN_LBN
value|112
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_INNER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OUTER_VLAN_LBN
value|96
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OUTER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_CNP_LBN
value|95
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_CNP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IVP_LBN
value|94
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IVP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OVP_LBN
value|93
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_OVP_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED4_LBN
value|90
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED4_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_QID_LBN
value|80
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_QID_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_LBN
value|79
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED3_LBN
value|78
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED3_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MTU_DIV4_LBN
value|66
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MTU_DIV4_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_OP_LBN
value|64
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_VRI_OP_WIDTH
value|2
define|#
directive|define
name|ESE_DZ_VRI_OP_INSERT_REPLACE
value|3
define|#
directive|define
name|ESE_DZ_VRI_OP_INSERT_INSERT
value|2
define|#
directive|define
name|ESE_DZ_VRI_OP_REPLACE
value|1
define|#
directive|define
name|ESE_DZ_VRI_OP_INSERT
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRV_LBN
value|63
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRV_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_LB_LBN
value|62
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_LB_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS0_LBN
value|61
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS1_LBN
value|60
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_MS1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_NDI_LBN
value|59
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_NDI_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TXDP_CONTEXT_OUT_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TXDP_CONTEXT_OUT_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_SA_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_SA_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_STACK_ID_LBN
value|24
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_STACK_ID_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_DOMAIN_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_TX_DOMAIN_WIDTH
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED1_LBN
value|14
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED1_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P0_LBN
value|13
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P1_LBN
value|12
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_P1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP0_LBN
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP1_LBN
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_IP1_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_PM_LBN
value|9
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_DST_PM_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED0_LBN
value|8
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_RESERVED0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_LBN
value|7
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_IPSEC_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRIORITY_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_PRIORITY_WIDTH
value|3
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDI_TO_TXDP_SRC_WIDTH
value|4
comment|/* ES_fltr_info_wrd_txdp_to_txdi */
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_VLAN_OP_LBN
value|62
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_VLAN_OP_WIDTH
value|2
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED1_LBN
value|58
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED1_WIDTH
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TX_QID_LBN
value|48
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TX_QID_WIDTH
value|10
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_INNER_VLAN_LBN
value|32
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_INNER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_OUTER_VLAN_LBN
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_OUTER_VLAN_WIDTH
value|16
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TXDP_CONTEXT_IN_LBN
value|5
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_TXDP_CONTEXT_IN_WIDTH
value|11
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED0_LBN
value|4
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_RESERVED0_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_SRC_LBN
value|0
define|#
directive|define
name|ESF_DZ_FLTR_INFO_TXDP_TO_TXDI_SRC_WIDTH
value|4
comment|/* ES_nwk_ev_merge_blk_cmd */
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_OP_LBN
value|28
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_OP_WIDTH
value|4
define|#
directive|define
name|ESE_DZ_EV_MERGE_BLK_COMMAND_OP_FLUSH
value|2
define|#
directive|define
name|ESE_DZ_EV_MERGE_BLK_COMMAND_OP_ENABLE
value|1
define|#
directive|define
name|ESE_DZ_EV_MERGE_BLK_COMMAND_OP_DISABLE
value|0
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_BUSY_LBN
value|31
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_BUSY_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_EVQ_IDX_LBN
value|0
define|#
directive|define
name|ESF_DZ_EV_MERGE_BLK_COMMAND_EVQ_IDX_WIDTH
value|11
comment|/* ES_txpm2ini_cpl_rsp */
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ECC_LBN
value|284
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ECC_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_EOT_LBN
value|283
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_EOT_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW0_LBN
value|27
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW0_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW1_LBN
value|59
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW1_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW2_LBN
value|91
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW2_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW3_LBN
value|123
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW3_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW4_LBN
value|155
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW4_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW5_LBN
value|187
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW5_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW6_LBN
value|219
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW6_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW7_LBN
value|251
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_DW7_WIDTH
value|32
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_LBN
value|27
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_DATA_WIDTH
value|256
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ERROR_LBN
value|26
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ERROR_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_LAST_LBN
value|25
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_LAST_WIDTH
value|1
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_TAG_LBN
value|19
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_TAG_WIDTH
value|6
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_LEN_LBN
value|7
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_LEN_WIDTH
value|12
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ADRS_LBN
value|0
define|#
directive|define
name|ESF_DZ_TXPM2INI_CPL_RSP_CPL_ADRS_WIDTH
value|7
comment|/* Enum INI_OP */
define|#
directive|define
name|ESE_DZ_RD_COMPL
value|0x3
define|#
directive|define
name|ESE_DZ_NOP
value|0x2
define|#
directive|define
name|ESE_DZ_WR
value|0x1
define|#
directive|define
name|ESE_DZ_RD
value|0x0
comment|/* Enum INT_OP */
define|#
directive|define
name|ESE_DZ_LEGACY
value|0x2
define|#
directive|define
name|ESE_DZ_MSI
value|0x1
define|#
directive|define
name|ESE_DZ_MSIX
value|0x0
comment|/* Enum MC_PDMA_BUFFER_ID */
define|#
directive|define
name|ESE_DZ_MC_PDMA_BUFFER_ALL
value|4
define|#
directive|define
name|ESE_DZ_MC_PDMA_BUFFER_RXDP
value|3
define|#
directive|define
name|ESE_DZ_MC_PDMA_BUFFER_NCSI
value|2
define|#
directive|define
name|ESE_DZ_MC_PDMA_BUFFER_NWPORT1
value|1
define|#
directive|define
name|ESE_DZ_MC_PDMA_BUFFER_NWPORT0
value|0
comment|/* Enum MC_PDMA_INTERFACE_ID */
define|#
directive|define
name|ESE_DZ_MC_PDMA_INTERFACE_RXDP
value|3
define|#
directive|define
name|ESE_DZ_MC_PDMA_INTERFACE_NCSI
value|2
define|#
directive|define
name|ESE_DZ_MC_PDMA_INTERFACE_NWPORT1
value|1
define|#
directive|define
name|ESE_DZ_MC_PDMA_INTERFACE_NWPORT0
value|0
comment|/* Enum PKT_STRM_CTL */
define|#
directive|define
name|ESE_DZ_EOP_TRUNC
value|0x3
define|#
directive|define
name|ESE_DZ_EOP_CRC_ERR
value|0x2
define|#
directive|define
name|ESE_DZ_EOP
value|0x1
define|#
directive|define
name|ESE_DZ_NOOP
value|0x0
comment|/* Enum PM_EPI_PKT_MARKER */
define|#
directive|define
name|ESE_DZ_PM_EPI_LST
value|0x3
define|#
directive|define
name|ESE_DZ_PM_EPI_OBL
value|0x2
define|#
directive|define
name|ESE_DZ_PM_EPI_TBL
value|0x1
define|#
directive|define
name|ESE_DZ_PM_EPI_MDL
value|0x0
comment|/* Enum PM_IPI_TO_PM_MM_COMMAND */
define|#
directive|define
name|ESE_DZ_FREE_CHAIN
value|0x3
define|#
directive|define
name|ESE_DZ_FREE_BUFFER
value|0x2
define|#
directive|define
name|ESE_DZ_ADD_BUFFER
value|0x1
define|#
directive|define
name|ESE_DZ_PM_MM_NOOP
value|0x0
comment|/* Enum PM_MA_TO_PM_EPI_COMMAND */
define|#
directive|define
name|ESE_DZ_FROM_PORT_D
value|0x4
define|#
directive|define
name|ESE_DZ_FROM_PORT_C
value|0x3
define|#
directive|define
name|ESE_DZ_FROM_PORT_B
value|0x2
define|#
directive|define
name|ESE_DZ_FROM_PORT_A
value|0x1
define|#
directive|define
name|ESE_DZ_PM_EPI_NOOP
value|0x0
comment|/* Enum PM_MA_TO_PM_IPI_COMMAND */
define|#
directive|define
name|ESE_DZ_TO_PORT_D
value|0x4
define|#
directive|define
name|ESE_DZ_TO_PORT_C
value|0x3
define|#
directive|define
name|ESE_DZ_TO_PORT_B
value|0x2
define|#
directive|define
name|ESE_DZ_TO_PORT_A
value|0x1
define|#
directive|define
name|ESE_DZ_PM_IPI_NOOP
value|0x0
comment|/*************************************************************************  * NOTE: the comment line above marks the end of the autogenerated section  */
comment|/*  * The workaround for bug 35388 requires multiplexing writes through  * the ERF_DZ_TX_DESC_WPTR address.  * TX_DESC_UPD: 0ppppppppppp               (bit 11 lost)  * EVQ_RPTR:    1000hhhhhhhh, 1001llllllll (split into high and low bits)  * EVQ_TMR:     11mmvvvvvvvv               (bits 8:13 of value lost)  */
define|#
directive|define
name|ER_DD_EVQ_INDIRECT_OFST
value|(ER_DZ_TX_DESC_UPD_REG_OFST + 2 * 4)
define|#
directive|define
name|ER_DD_EVQ_INDIRECT_STEP
value|ER_DZ_TX_DESC_UPD_REG_STEP
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_FLAGS_LBN
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_FLAGS_WIDTH
value|4
define|#
directive|define
name|EFE_DD_EVQ_IND_RPTR_FLAGS_HIGH
value|8
define|#
directive|define
name|EFE_DD_EVQ_IND_RPTR_FLAGS_LOW
value|9
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_LBN
value|0
define|#
directive|define
name|ERF_DD_EVQ_IND_RPTR_WIDTH
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_FLAGS_LBN
value|10
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_FLAGS_WIDTH
value|2
define|#
directive|define
name|EFE_DD_EVQ_IND_TIMER_FLAGS
value|3
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_MODE_LBN
value|8
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_MODE_WIDTH
value|2
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_VAL_LBN
value|0
define|#
directive|define
name|ERF_DD_EVQ_IND_TIMER_VAL_WIDTH
value|8
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _SYS_EFX_EF10_REGS_H */
end_comment

end_unit

