0.6
2018.3
Dec  7 2018
00:33:28
F:/FPGAassignment/mul4x4/mul4x4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/FPGAassignment/mul4x4/mul4x4.srcs/sim_1/new/sim_mul4x4.v,1608552102,verilog,,,,sim_mul4x4,,,,,,,,
F:/FPGAassignment/mul4x4/mul4x4.srcs/sources_1/new/mul4x4.v,1608552127,verilog,,F:/FPGAassignment/mul4x4/mul4x4.srcs/sim_1/new/sim_mul4x4.v,,mul4x4,,,,,,,,
