// Seed: 3586611270
module module_0 (
    output tri id_0
    , id_4,
    input logic id_1
    , id_5,
    input logic id_2,
    input id_3
);
  assign id_5[1'b0] = id_5;
  assign id_0 = id_5;
endmodule
