{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494611178369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494611178381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 10:46:18 2017 " "Processing started: Fri May 12 10:46:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494611178381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611178381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstROM -c InstROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstROM -c InstROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611178381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494611179175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494611179175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM_tb " "Found entity 1: InstROM_tb" {  } { { "InstROM_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM_tb.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494611189591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611189591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494611189594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611189594 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "InstAddress uut InstROM matching object in present scope does not have an equivalent data type InstROM_tb.sv(33) " "SystemVerilog error at InstROM_tb.sv(33): can't implicitly connect port \"InstAddress\" on instance \"uut\" of module \"InstROM\" - matching object in present scope does not have an equivalent data type" {  } { { "InstROM_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM_tb.sv" 33 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611189594 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "InstAddress InstROM.sv(20) " "HDL error at InstROM.sv(20): see declaration for object \"InstAddress\"" {  } { { "InstROM.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM.sv" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494611189595 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "InstAddress InstROM_tb.sv(28) " "HDL error at InstROM_tb.sv(28): see declaration for object \"InstAddress\"" {  } { { "InstROM_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM_tb.sv" 28 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494611189595 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "InstOut uut InstROM matching object in present scope does not have an equivalent data type InstROM_tb.sv(35) " "SystemVerilog error at InstROM_tb.sv(35): can't implicitly connect port \"InstOut\" on instance \"uut\" of module \"InstROM\" - matching object in present scope does not have an equivalent data type" {  } { { "InstROM_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM_tb.sv" 35 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611189595 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "InstOut InstROM.sv(21) " "HDL error at InstROM.sv(21): see declaration for object \"InstOut\"" {  } { { "InstROM.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM.sv" 21 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494611189595 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "InstOut InstROM_tb.sv(29) " "HDL error at InstROM_tb.sv(29): see declaration for object \"InstOut\"" {  } { { "InstROM_tb.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/InstROM/InstROM_tb.sv" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494611189595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494611189696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 10:46:29 2017 " "Processing ended: Fri May 12 10:46:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494611189696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494611189696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494611189696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611189696 ""}
