
finalProject_heart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dc0  0800abf0  0800abf0  0001abf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9b0  0800b9b0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9b0  0800b9b0  0001b9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9b8  0800b9b8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b9b8  0800b9b8  0001b9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9c0  0800b9c0  0001b9c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b9c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010e0  20000078  0800ba3c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001158  0800ba3c  00021158  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020aa0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036d4  00000000  00000000  00040b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019f8  00000000  00000000  00044220  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001888  00000000  00000000  00045c18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c7d9  00000000  00000000  000474a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000141a9  00000000  00000000  00073c79  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fd444  00000000  00000000  00087e22  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00185266  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a80  00000000  00000000  001852e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800abd8 	.word	0x0800abd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800abd8 	.word	0x0800abd8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b972 	b.w	8000db8 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9e08      	ldr	r6, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	4688      	mov	r8, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d14b      	bne.n	8000b92 <__udivmoddi4+0xa6>
 8000afa:	428a      	cmp	r2, r1
 8000afc:	4615      	mov	r5, r2
 8000afe:	d967      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000b00:	fab2 f282 	clz	r2, r2
 8000b04:	b14a      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b06:	f1c2 0720 	rsb	r7, r2, #32
 8000b0a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b0e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b12:	4095      	lsls	r5, r2
 8000b14:	ea47 0803 	orr.w	r8, r7, r3
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b24:	fa1f fc85 	uxth.w	ip, r5
 8000b28:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b2c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b30:	fb07 f10c 	mul.w	r1, r7, ip
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18eb      	adds	r3, r5, r3
 8000b3a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b3e:	f080 811b 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8118 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b48:	3f02      	subs	r7, #2
 8000b4a:	442b      	add	r3, r5
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b54:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b60:	45a4      	cmp	ip, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	192c      	adds	r4, r5, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8107 	bcs.w	8000d7c <__udivmoddi4+0x290>
 8000b6e:	45a4      	cmp	ip, r4
 8000b70:	f240 8104 	bls.w	8000d7c <__udivmoddi4+0x290>
 8000b74:	3802      	subs	r0, #2
 8000b76:	442c      	add	r4, r5
 8000b78:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b7c:	eba4 040c 	sub.w	r4, r4, ip
 8000b80:	2700      	movs	r7, #0
 8000b82:	b11e      	cbz	r6, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c6 4300 	strd	r4, r3, [r6]
 8000b8c:	4639      	mov	r1, r7
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	428b      	cmp	r3, r1
 8000b94:	d909      	bls.n	8000baa <__udivmoddi4+0xbe>
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	f000 80eb 	beq.w	8000d72 <__udivmoddi4+0x286>
 8000b9c:	2700      	movs	r7, #0
 8000b9e:	e9c6 0100 	strd	r0, r1, [r6]
 8000ba2:	4638      	mov	r0, r7
 8000ba4:	4639      	mov	r1, r7
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	fab3 f783 	clz	r7, r3
 8000bae:	2f00      	cmp	r7, #0
 8000bb0:	d147      	bne.n	8000c42 <__udivmoddi4+0x156>
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d302      	bcc.n	8000bbc <__udivmoddi4+0xd0>
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	f200 80fa 	bhi.w	8000db0 <__udivmoddi4+0x2c4>
 8000bbc:	1a84      	subs	r4, r0, r2
 8000bbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	4698      	mov	r8, r3
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d0e0      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000bca:	e9c6 4800 	strd	r4, r8, [r6]
 8000bce:	e7dd      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000bd0:	b902      	cbnz	r2, 8000bd4 <__udivmoddi4+0xe8>
 8000bd2:	deff      	udf	#255	; 0xff
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f040 808f 	bne.w	8000cfc <__udivmoddi4+0x210>
 8000bde:	1b49      	subs	r1, r1, r5
 8000be0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000be4:	fa1f f885 	uxth.w	r8, r5
 8000be8:	2701      	movs	r7, #1
 8000bea:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x124>
 8000c00:	18eb      	adds	r3, r5, r3
 8000c02:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x122>
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	f200 80cd 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000c0e:	4684      	mov	ip, r0
 8000c10:	1a59      	subs	r1, r3, r1
 8000c12:	b2a3      	uxth	r3, r4
 8000c14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c18:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c1c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c20:	fb08 f800 	mul.w	r8, r8, r0
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	d907      	bls.n	8000c38 <__udivmoddi4+0x14c>
 8000c28:	192c      	adds	r4, r5, r4
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	d202      	bcs.n	8000c36 <__udivmoddi4+0x14a>
 8000c30:	45a0      	cmp	r8, r4
 8000c32:	f200 80b6 	bhi.w	8000da2 <__udivmoddi4+0x2b6>
 8000c36:	4618      	mov	r0, r3
 8000c38:	eba4 0408 	sub.w	r4, r4, r8
 8000c3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c40:	e79f      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c42:	f1c7 0c20 	rsb	ip, r7, #32
 8000c46:	40bb      	lsls	r3, r7
 8000c48:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c4c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c50:	fa01 f407 	lsl.w	r4, r1, r7
 8000c54:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c58:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c5c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c60:	4325      	orrs	r5, r4
 8000c62:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c66:	0c2c      	lsrs	r4, r5, #16
 8000c68:	fb08 3319 	mls	r3, r8, r9, r3
 8000c6c:	fa1f fa8e 	uxth.w	sl, lr
 8000c70:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c74:	fb09 f40a 	mul.w	r4, r9, sl
 8000c78:	429c      	cmp	r4, r3
 8000c7a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c7e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c82:	d90b      	bls.n	8000c9c <__udivmoddi4+0x1b0>
 8000c84:	eb1e 0303 	adds.w	r3, lr, r3
 8000c88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c8c:	f080 8087 	bcs.w	8000d9e <__udivmoddi4+0x2b2>
 8000c90:	429c      	cmp	r4, r3
 8000c92:	f240 8084 	bls.w	8000d9e <__udivmoddi4+0x2b2>
 8000c96:	f1a9 0902 	sub.w	r9, r9, #2
 8000c9a:	4473      	add	r3, lr
 8000c9c:	1b1b      	subs	r3, r3, r4
 8000c9e:	b2ad      	uxth	r5, r5
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cac:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb0:	45a2      	cmp	sl, r4
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x1da>
 8000cb4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbc:	d26b      	bcs.n	8000d96 <__udivmoddi4+0x2aa>
 8000cbe:	45a2      	cmp	sl, r4
 8000cc0:	d969      	bls.n	8000d96 <__udivmoddi4+0x2aa>
 8000cc2:	3802      	subs	r0, #2
 8000cc4:	4474      	add	r4, lr
 8000cc6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cca:	fba0 8902 	umull	r8, r9, r0, r2
 8000cce:	eba4 040a 	sub.w	r4, r4, sl
 8000cd2:	454c      	cmp	r4, r9
 8000cd4:	46c2      	mov	sl, r8
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	d354      	bcc.n	8000d84 <__udivmoddi4+0x298>
 8000cda:	d051      	beq.n	8000d80 <__udivmoddi4+0x294>
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d069      	beq.n	8000db4 <__udivmoddi4+0x2c8>
 8000ce0:	ebb1 050a 	subs.w	r5, r1, sl
 8000ce4:	eb64 0403 	sbc.w	r4, r4, r3
 8000ce8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cec:	40fd      	lsrs	r5, r7
 8000cee:	40fc      	lsrs	r4, r7
 8000cf0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cf4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cf8:	2700      	movs	r7, #0
 8000cfa:	e747      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000cfc:	f1c2 0320 	rsb	r3, r2, #32
 8000d00:	fa20 f703 	lsr.w	r7, r0, r3
 8000d04:	4095      	lsls	r5, r2
 8000d06:	fa01 f002 	lsl.w	r0, r1, r2
 8000d0a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d12:	4338      	orrs	r0, r7
 8000d14:	0c01      	lsrs	r1, r0, #16
 8000d16:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d1a:	fa1f f885 	uxth.w	r8, r5
 8000d1e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb07 f308 	mul.w	r3, r7, r8
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x256>
 8000d32:	1869      	adds	r1, r5, r1
 8000d34:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d38:	d22f      	bcs.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	d92d      	bls.n	8000d9a <__udivmoddi4+0x2ae>
 8000d3e:	3f02      	subs	r7, #2
 8000d40:	4429      	add	r1, r5
 8000d42:	1acb      	subs	r3, r1, r3
 8000d44:	b281      	uxth	r1, r0
 8000d46:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d52:	fb00 f308 	mul.w	r3, r0, r8
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x27e>
 8000d5a:	1869      	adds	r1, r5, r1
 8000d5c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d60:	d217      	bcs.n	8000d92 <__udivmoddi4+0x2a6>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d915      	bls.n	8000d92 <__udivmoddi4+0x2a6>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4429      	add	r1, r5
 8000d6a:	1ac9      	subs	r1, r1, r3
 8000d6c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d70:	e73b      	b.n	8000bea <__udivmoddi4+0xfe>
 8000d72:	4637      	mov	r7, r6
 8000d74:	4630      	mov	r0, r6
 8000d76:	e709      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d78:	4607      	mov	r7, r0
 8000d7a:	e6e7      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	e6fb      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d80:	4541      	cmp	r1, r8
 8000d82:	d2ab      	bcs.n	8000cdc <__udivmoddi4+0x1f0>
 8000d84:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d88:	eb69 020e 	sbc.w	r2, r9, lr
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	4613      	mov	r3, r2
 8000d90:	e7a4      	b.n	8000cdc <__udivmoddi4+0x1f0>
 8000d92:	4660      	mov	r0, ip
 8000d94:	e7e9      	b.n	8000d6a <__udivmoddi4+0x27e>
 8000d96:	4618      	mov	r0, r3
 8000d98:	e795      	b.n	8000cc6 <__udivmoddi4+0x1da>
 8000d9a:	4667      	mov	r7, ip
 8000d9c:	e7d1      	b.n	8000d42 <__udivmoddi4+0x256>
 8000d9e:	4681      	mov	r9, r0
 8000da0:	e77c      	b.n	8000c9c <__udivmoddi4+0x1b0>
 8000da2:	3802      	subs	r0, #2
 8000da4:	442c      	add	r4, r5
 8000da6:	e747      	b.n	8000c38 <__udivmoddi4+0x14c>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	442b      	add	r3, r5
 8000dae:	e72f      	b.n	8000c10 <__udivmoddi4+0x124>
 8000db0:	4638      	mov	r0, r7
 8000db2:	e708      	b.n	8000bc6 <__udivmoddi4+0xda>
 8000db4:	4637      	mov	r7, r6
 8000db6:	e6e9      	b.n	8000b8c <__udivmoddi4+0xa0>

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <_ZN8MAX30105C1Ev>:
static const uint8_t SLOT_IR_PILOT = 			0x06;
static const uint8_t SLOT_GREEN_PILOT = 		0x07;

static const uint8_t MAX_30105_EXPECTEDPARTID = 0x15;

MAX30105::MAX30105() {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  // Constructor
}
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <_ZN8MAX301055beginEP19__I2C_HandleTypeDefh>:

bool MAX30105::begin(I2C_HandleTypeDef *i2c_handler, uint8_t i2caddr) {
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b084      	sub	sp, #16
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	60f8      	str	r0, [r7, #12]
 8000dda:	60b9      	str	r1, [r7, #8]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	71fb      	strb	r3, [r7, #7]
 // _i2cPort = &wirePort; //Grab which port the user wants us to use

  //_i2cPort->begin();
  //_i2cPort->setClock(i2cSpeed);

  _i2caddr = i2caddr;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	79fa      	ldrb	r2, [r7, #7]
 8000de4:	701a      	strb	r2, [r3, #0]
  _i2c_handler = i2c_handler;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	605a      	str	r2, [r3, #4]

  // Step 1: Initial Communication and Verification
  // Check that a MAX30105 is connected
  if (readPartID() != MAX_30105_EXPECTEDPARTID) {
 8000dec:	68f8      	ldr	r0, [r7, #12]
 8000dee:	f000 f962 	bl	80010b6 <_ZN8MAX3010510readPartIDEv>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b15      	cmp	r3, #21
 8000df6:	bf14      	ite	ne
 8000df8:	2301      	movne	r3, #1
 8000dfa:	2300      	moveq	r3, #0
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <_ZN8MAX301055beginEP19__I2C_HandleTypeDefh+0x34>
    // Error -- Part ID read from MAX30105 does not match expected part ID.
    // This may mean there is a physical connectivity problem (broken wire, unpowered, etc).
    return false;
 8000e02:	2300      	movs	r3, #0
 8000e04:	e003      	b.n	8000e0e <_ZN8MAX301055beginEP19__I2C_HandleTypeDefh+0x3c>
  }

  // Populate revision ID
  readRevisionID();
 8000e06:	68f8      	ldr	r0, [r7, #12]
 8000e08:	f000 f965 	bl	80010d6 <_ZN8MAX3010514readRevisionIDEv>
  
  return true;
 8000e0c:	2301      	movs	r3, #1
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <_ZN8MAX301059softResetEv>:
  bitMask(MAX30105_INTENABLE2, MAX30105_INT_DIE_TEMP_RDY_MASK, MAX30105_INT_DIE_TEMP_RDY_DISABLE);
}

//End Interrupt configuration

void MAX30105::softReset(void) {
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b084      	sub	sp, #16
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  bitMask(MAX30105_MODECONFIG, MAX30105_RESET_MASK, MAX30105_RESET);
 8000e1e:	2340      	movs	r3, #64	; 0x40
 8000e20:	22bf      	movs	r2, #191	; 0xbf
 8000e22:	2109      	movs	r1, #9
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f000 fbe6 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>

  // Poll for bit to clear, reset is then complete
  // Timeout after 100ms
  unsigned long startTime = millis();
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 fc64 	bl	80016f8 <_ZN8MAX301056millisEv>
 8000e30:	60f8      	str	r0, [r7, #12]
  while (millis() - startTime < 100)
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 fc60 	bl	80016f8 <_ZN8MAX301056millisEv>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b63      	cmp	r3, #99	; 0x63
 8000e40:	bf94      	ite	ls
 8000e42:	2301      	movls	r3, #1
 8000e44:	2300      	movhi	r3, #0
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d013      	beq.n	8000e74 <_ZN8MAX301059softResetEv+0x5e>
  {
    uint8_t response = readRegister8(_i2caddr, MAX30105_MODECONFIG);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2209      	movs	r2, #9
 8000e52:	4619      	mov	r1, r3
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f000 fbf6 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	72fb      	strb	r3, [r7, #11]
    if ((response & MAX30105_RESET) == 0) break; //We're done!
 8000e5e:	7afb      	ldrb	r3, [r7, #11]
 8000e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d004      	beq.n	8000e72 <_ZN8MAX301059softResetEv+0x5c>
    delay(1); //Let's not over burden the I2C bus
 8000e68:	2101      	movs	r1, #1
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f000 fc4f 	bl	800170e <_ZN8MAX301055delayEm>
  while (millis() - startTime < 100)
 8000e70:	e7df      	b.n	8000e32 <_ZN8MAX301059softResetEv+0x1c>
    if ((response & MAX30105_RESET) == 0) break; //We're done!
 8000e72:	bf00      	nop
  }
}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <_ZN8MAX3010510setLEDModeEh>:
void MAX30105::wakeUp(void) {
  // Pull IC out of low power mode (datasheet pg. 19)
  bitMask(MAX30105_MODECONFIG, MAX30105_SHUTDOWN_MASK, MAX30105_WAKEUP);
}

void MAX30105::setLEDMode(uint8_t mode) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	70fb      	strb	r3, [r7, #3]
  // Set which LEDs are used for sampling -- Red only, RED+IR only, or custom.
  // See datasheet, page 19
  bitMask(MAX30105_MODECONFIG, MAX30105_MODE_MASK, mode);
 8000e88:	78fb      	ldrb	r3, [r7, #3]
 8000e8a:	22f8      	movs	r2, #248	; 0xf8
 8000e8c:	2109      	movs	r1, #9
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 fbb1 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <_ZN8MAX3010511setADCRangeEh>:

void MAX30105::setADCRange(uint8_t adcRange) {
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
  // adcRange: one of MAX30105_ADCRANGE_2048, _4096, _8192, _16384
  bitMask(MAX30105_PARTICLECONFIG, MAX30105_ADCRANGE_MASK, adcRange);
 8000ea8:	78fb      	ldrb	r3, [r7, #3]
 8000eaa:	229f      	movs	r2, #159	; 0x9f
 8000eac:	210a      	movs	r1, #10
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f000 fba1 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <_ZN8MAX3010513setSampleRateEh>:

void MAX30105::setSampleRate(uint8_t sampleRate) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	70fb      	strb	r3, [r7, #3]
  // sampleRate: one of MAX30105_SAMPLERATE_50, _100, _200, _400, _800, _1000, _1600, _3200
  bitMask(MAX30105_PARTICLECONFIG, MAX30105_SAMPLERATE_MASK, sampleRate);
 8000ec8:	78fb      	ldrb	r3, [r7, #3]
 8000eca:	22e3      	movs	r2, #227	; 0xe3
 8000ecc:	210a      	movs	r1, #10
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f000 fb91 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <_ZN8MAX3010513setPulseWidthEh>:

void MAX30105::setPulseWidth(uint8_t pulseWidth) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	70fb      	strb	r3, [r7, #3]
  // pulseWidth: one of MAX30105_PULSEWIDTH_69, _188, _215, _411
  bitMask(MAX30105_PARTICLECONFIG, MAX30105_PULSEWIDTH_MASK, pulseWidth);
 8000ee8:	78fb      	ldrb	r3, [r7, #3]
 8000eea:	22fc      	movs	r2, #252	; 0xfc
 8000eec:	210a      	movs	r1, #10
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f000 fb81 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <_ZN8MAX3010520setPulseAmplitudeRedEh>:

// NOTE: Amplitude values: 0x00 = 0mA, 0x7F = 25.4mA, 0xFF = 50mA (typical)
// See datasheet, page 21
void MAX30105::setPulseAmplitudeRed(uint8_t amplitude) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	460b      	mov	r3, r1
 8000f06:	70fb      	strb	r3, [r7, #3]
  writeRegister8(_i2caddr, MAX30105_LED1_PULSEAMP, amplitude);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	7819      	ldrb	r1, [r3, #0]
 8000f0c:	78fb      	ldrb	r3, [r7, #3]
 8000f0e:	220c      	movs	r2, #12
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f000 fbd1 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 8000f16:	bf00      	nop
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <_ZN8MAX3010519setPulseAmplitudeIREh>:

void MAX30105::setPulseAmplitudeIR(uint8_t amplitude) {
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
 8000f26:	460b      	mov	r3, r1
 8000f28:	70fb      	strb	r3, [r7, #3]
  writeRegister8(_i2caddr, MAX30105_LED2_PULSEAMP, amplitude);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	7819      	ldrb	r1, [r3, #0]
 8000f2e:	78fb      	ldrb	r3, [r7, #3]
 8000f30:	220d      	movs	r2, #13
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f000 fbc0 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_ZN8MAX3010522setPulseAmplitudeGreenEh>:

void MAX30105::setPulseAmplitudeGreen(uint8_t amplitude) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	70fb      	strb	r3, [r7, #3]
  writeRegister8(_i2caddr, MAX30105_LED3_PULSEAMP, amplitude);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7819      	ldrb	r1, [r3, #0]
 8000f50:	78fb      	ldrb	r3, [r7, #3]
 8000f52:	220e      	movs	r2, #14
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 fbaf 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <_ZN8MAX3010526setPulseAmplitudeProximityEh>:

void MAX30105::setPulseAmplitudeProximity(uint8_t amplitude) {
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b082      	sub	sp, #8
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	70fb      	strb	r3, [r7, #3]
  writeRegister8(_i2caddr, MAX30105_LED_PROX_AMP, amplitude);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7819      	ldrb	r1, [r3, #0]
 8000f72:	78fb      	ldrb	r3, [r7, #3]
 8000f74:	2210      	movs	r2, #16
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 fb9e 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <_ZN8MAX3010510enableSlotEhh>:

//Given a slot number assign a thing to it
//Devices are SLOT_RED_LED or SLOT_RED_PILOT (proximity)
//Assigning a SLOT_RED_LED will pulse LED
//Assigning a SLOT_RED_PILOT will ??
void MAX30105::enableSlot(uint8_t slotNumber, uint8_t device) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
 8000f90:	4613      	mov	r3, r2
 8000f92:	70bb      	strb	r3, [r7, #2]

  uint8_t originalContents;

  switch (slotNumber) {
 8000f94:	78fb      	ldrb	r3, [r7, #3]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	2b03      	cmp	r3, #3
 8000f9a:	d82b      	bhi.n	8000ff4 <_ZN8MAX3010510enableSlotEhh+0x70>
 8000f9c:	a201      	add	r2, pc, #4	; (adr r2, 8000fa4 <_ZN8MAX3010510enableSlotEhh+0x20>)
 8000f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa2:	bf00      	nop
 8000fa4:	08000fb5 	.word	0x08000fb5
 8000fa8:	08000fc3 	.word	0x08000fc3
 8000fac:	08000fd5 	.word	0x08000fd5
 8000fb0:	08000fe3 	.word	0x08000fe3
    case (1):
      bitMask(MAX30105_MULTILEDCONFIG1, MAX30105_SLOT1_MASK, device);
 8000fb4:	78bb      	ldrb	r3, [r7, #2]
 8000fb6:	22f8      	movs	r2, #248	; 0xf8
 8000fb8:	2111      	movs	r1, #17
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f000 fb1b 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
      break;
 8000fc0:	e019      	b.n	8000ff6 <_ZN8MAX3010510enableSlotEhh+0x72>
    case (2):
      bitMask(MAX30105_MULTILEDCONFIG1, MAX30105_SLOT2_MASK, device << 4);
 8000fc2:	78bb      	ldrb	r3, [r7, #2]
 8000fc4:	011b      	lsls	r3, r3, #4
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	228f      	movs	r2, #143	; 0x8f
 8000fca:	2111      	movs	r1, #17
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 fb12 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
      break;
 8000fd2:	e010      	b.n	8000ff6 <_ZN8MAX3010510enableSlotEhh+0x72>
    case (3):
      bitMask(MAX30105_MULTILEDCONFIG2, MAX30105_SLOT3_MASK, device);
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	22f8      	movs	r2, #248	; 0xf8
 8000fd8:	2112      	movs	r1, #18
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f000 fb0b 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
      break;
 8000fe0:	e009      	b.n	8000ff6 <_ZN8MAX3010510enableSlotEhh+0x72>
    case (4):
      bitMask(MAX30105_MULTILEDCONFIG2, MAX30105_SLOT4_MASK, device << 4);
 8000fe2:	78bb      	ldrb	r3, [r7, #2]
 8000fe4:	011b      	lsls	r3, r3, #4
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	228f      	movs	r2, #143	; 0x8f
 8000fea:	2112      	movs	r1, #18
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 fb02 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
      break;
 8000ff2:	e000      	b.n	8000ff6 <_ZN8MAX3010510enableSlotEhh+0x72>
    default:
      //Shouldn't be here!
      break;
 8000ff4:	bf00      	nop
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop

08001000 <_ZN8MAX3010514setFIFOAverageEh>:
//
// FIFO Configuration
//

//Set sample average (Table 3, Page 18)
void MAX30105::setFIFOAverage(uint8_t numberOfSamples) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
  bitMask(MAX30105_FIFOCONFIG, MAX30105_SAMPLEAVG_MASK, numberOfSamples);
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	221f      	movs	r2, #31
 8001010:	2108      	movs	r1, #8
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f000 faef 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <_ZN8MAX301059clearFIFOEv>:

//Resets all points to start in a known state
//Page 15 recommends clearing FIFO before beginning a read
void MAX30105::clearFIFO(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  writeRegister8(_i2caddr, MAX30105_FIFOWRITEPTR, 0);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	7819      	ldrb	r1, [r3, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	2204      	movs	r2, #4
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 fb41 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
  writeRegister8(_i2caddr, MAX30105_FIFOOVERFLOW, 0);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7819      	ldrb	r1, [r3, #0]
 800103a:	2300      	movs	r3, #0
 800103c:	2205      	movs	r2, #5
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	f000 fb3a 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
  writeRegister8(_i2caddr, MAX30105_FIFOREADPTR, 0);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	7819      	ldrb	r1, [r3, #0]
 8001048:	2300      	movs	r3, #0
 800104a:	2206      	movs	r2, #6
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f000 fb33 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <_ZN8MAX3010518enableFIFORolloverEv>:

//Enable roll over if FIFO over flows
void MAX30105::enableFIFORollover(void) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  bitMask(MAX30105_FIFOCONFIG, MAX30105_ROLLOVER_MASK, MAX30105_ROLLOVER_ENABLE);
 8001062:	2310      	movs	r3, #16
 8001064:	22ef      	movs	r2, #239	; 0xef
 8001066:	2108      	movs	r1, #8
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f000 fac4 	bl	80015f6 <_ZN8MAX301057bitMaskEhhh>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <_ZN8MAX3010515getWritePointerEv>:
void MAX30105::setFIFOAlmostFull(uint8_t numberOfSamples) {
  bitMask(MAX30105_FIFOCONFIG, MAX30105_A_FULL_MASK, numberOfSamples);
}

//Read the FIFO Write Pointer
uint8_t MAX30105::getWritePointer(void) {
 8001076:	b580      	push	{r7, lr}
 8001078:	b082      	sub	sp, #8
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
  return (readRegister8(_i2caddr, MAX30105_FIFOWRITEPTR));
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2204      	movs	r2, #4
 8001084:	4619      	mov	r1, r3
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f000 fadd 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 800108c:	4603      	mov	r3, r0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <_ZN8MAX3010514getReadPointerEv>:

//Read the FIFO Read Pointer
uint8_t MAX30105::getReadPointer(void) {
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
  return (readRegister8(_i2caddr, MAX30105_FIFOREADPTR));
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2206      	movs	r2, #6
 80010a4:	4619      	mov	r1, r3
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f000 facd 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 80010ac:	4603      	mov	r3, r0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <_ZN8MAX3010510readPartIDEv>:


//
// Device ID and Revision
//
uint8_t MAX30105::readPartID() {
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  return readRegister8(_i2caddr, MAX30105_PARTID);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	22ff      	movs	r2, #255	; 0xff
 80010c4:	4619      	mov	r1, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 fabd 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 80010cc:	4603      	mov	r3, r0
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <_ZN8MAX3010514readRevisionIDEv>:

void MAX30105::readRevisionID() {
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  revisionID = readRegister8(_i2caddr, MAX30105_REVISIONID);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	22fe      	movs	r2, #254	; 0xfe
 80010e4:	4619      	mov	r1, r3
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 faad 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	725a      	strb	r2, [r3, #9]
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_ZN8MAX301055setupEhhhiii>:
// Sample Average = 4
// Mode = MultiLED
// ADC Range = 16384 (62.5pA per LSB)
// Sample rate = 50
//Use the default setup if you are just getting started with the MAX30105 sensor
void MAX30105::setup(uint8_t powerLevel, uint8_t sampleAverage, uint8_t ledMode, int sampleRate, int pulseWidth, int adcRange) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	4608      	mov	r0, r1
 8001106:	4611      	mov	r1, r2
 8001108:	461a      	mov	r2, r3
 800110a:	4603      	mov	r3, r0
 800110c:	70fb      	strb	r3, [r7, #3]
 800110e:	460b      	mov	r3, r1
 8001110:	70bb      	strb	r3, [r7, #2]
 8001112:	4613      	mov	r3, r2
 8001114:	707b      	strb	r3, [r7, #1]
  softReset(); //Reset all configuration, threshold, and data registers to POR values
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff fe7d 	bl	8000e16 <_ZN8MAX301059softResetEv>

  //FIFO Configuration
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
  //The chip will average multiple samples of same type together if you wish
  if (sampleAverage == 1) setFIFOAverage(MAX30105_SAMPLEAVG_1); //No averaging per FIFO record
 800111c:	78bb      	ldrb	r3, [r7, #2]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d104      	bne.n	800112c <_ZN8MAX301055setupEhhhiii+0x30>
 8001122:	2100      	movs	r1, #0
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff ff6b 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800112a:	e02b      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else if (sampleAverage == 2) setFIFOAverage(MAX30105_SAMPLEAVG_2);
 800112c:	78bb      	ldrb	r3, [r7, #2]
 800112e:	2b02      	cmp	r3, #2
 8001130:	d104      	bne.n	800113c <_ZN8MAX301055setupEhhhiii+0x40>
 8001132:	2120      	movs	r1, #32
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff63 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800113a:	e023      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else if (sampleAverage == 4) setFIFOAverage(MAX30105_SAMPLEAVG_4);
 800113c:	78bb      	ldrb	r3, [r7, #2]
 800113e:	2b04      	cmp	r3, #4
 8001140:	d104      	bne.n	800114c <_ZN8MAX301055setupEhhhiii+0x50>
 8001142:	2140      	movs	r1, #64	; 0x40
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff5b 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800114a:	e01b      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else if (sampleAverage == 8) setFIFOAverage(MAX30105_SAMPLEAVG_8);
 800114c:	78bb      	ldrb	r3, [r7, #2]
 800114e:	2b08      	cmp	r3, #8
 8001150:	d104      	bne.n	800115c <_ZN8MAX301055setupEhhhiii+0x60>
 8001152:	2160      	movs	r1, #96	; 0x60
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff53 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800115a:	e013      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else if (sampleAverage == 16) setFIFOAverage(MAX30105_SAMPLEAVG_16);
 800115c:	78bb      	ldrb	r3, [r7, #2]
 800115e:	2b10      	cmp	r3, #16
 8001160:	d104      	bne.n	800116c <_ZN8MAX301055setupEhhhiii+0x70>
 8001162:	2180      	movs	r1, #128	; 0x80
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff4b 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800116a:	e00b      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else if (sampleAverage == 32) setFIFOAverage(MAX30105_SAMPLEAVG_32);
 800116c:	78bb      	ldrb	r3, [r7, #2]
 800116e:	2b20      	cmp	r3, #32
 8001170:	d104      	bne.n	800117c <_ZN8MAX301055setupEhhhiii+0x80>
 8001172:	21a0      	movs	r1, #160	; 0xa0
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ff43 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>
 800117a:	e003      	b.n	8001184 <_ZN8MAX301055setupEhhhiii+0x88>
  else setFIFOAverage(MAX30105_SAMPLEAVG_4);
 800117c:	2140      	movs	r1, #64	; 0x40
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff3e 	bl	8001000 <_ZN8MAX3010514setFIFOAverageEh>

  //setFIFOAlmostFull(2); //Set to 30 samples to trigger an 'Almost Full' interrupt
  enableFIFORollover(); //Allow FIFO to wrap/roll over
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff68 	bl	800105a <_ZN8MAX3010518enableFIFORolloverEv>
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-

  //Mode Configuration
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
  if (ledMode == 3) setLEDMode(MAX30105_MODE_MULTILED); //Watch all three LED channels
 800118a:	787b      	ldrb	r3, [r7, #1]
 800118c:	2b03      	cmp	r3, #3
 800118e:	d104      	bne.n	800119a <_ZN8MAX301055setupEhhhiii+0x9e>
 8001190:	2107      	movs	r1, #7
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fe72 	bl	8000e7c <_ZN8MAX3010510setLEDModeEh>
 8001198:	e00b      	b.n	80011b2 <_ZN8MAX301055setupEhhhiii+0xb6>
  else if (ledMode == 2) setLEDMode(MAX30105_MODE_REDIRONLY); //Red and IR
 800119a:	787b      	ldrb	r3, [r7, #1]
 800119c:	2b02      	cmp	r3, #2
 800119e:	d104      	bne.n	80011aa <_ZN8MAX301055setupEhhhiii+0xae>
 80011a0:	2103      	movs	r1, #3
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff fe6a 	bl	8000e7c <_ZN8MAX3010510setLEDModeEh>
 80011a8:	e003      	b.n	80011b2 <_ZN8MAX301055setupEhhhiii+0xb6>
  else setLEDMode(MAX30105_MODE_REDONLY); //Red only
 80011aa:	2102      	movs	r1, #2
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f7ff fe65 	bl	8000e7c <_ZN8MAX3010510setLEDModeEh>
  activeLEDs = ledMode; //Used to control how many bytes to read from FIFO buffer
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	787a      	ldrb	r2, [r7, #1]
 80011b6:	721a      	strb	r2, [r3, #8]
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-

  //Particle Sensing Configuration
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
  if(adcRange < 4096) setADCRange(MAX30105_ADCRANGE_2048); //7.81pA per LSB
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011be:	da04      	bge.n	80011ca <_ZN8MAX301055setupEhhhiii+0xce>
 80011c0:	2100      	movs	r1, #0
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff fe6a 	bl	8000e9c <_ZN8MAX3010511setADCRangeEh>
 80011c8:	e01e      	b.n	8001208 <_ZN8MAX301055setupEhhhiii+0x10c>
  else if(adcRange < 8192) setADCRange(MAX30105_ADCRANGE_4096); //15.63pA per LSB
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011d0:	da04      	bge.n	80011dc <_ZN8MAX301055setupEhhhiii+0xe0>
 80011d2:	2120      	movs	r1, #32
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff fe61 	bl	8000e9c <_ZN8MAX3010511setADCRangeEh>
 80011da:	e015      	b.n	8001208 <_ZN8MAX301055setupEhhhiii+0x10c>
  else if(adcRange < 16384) setADCRange(MAX30105_ADCRANGE_8192); //31.25pA per LSB
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011e2:	da04      	bge.n	80011ee <_ZN8MAX301055setupEhhhiii+0xf2>
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff fe58 	bl	8000e9c <_ZN8MAX3010511setADCRangeEh>
 80011ec:	e00c      	b.n	8001208 <_ZN8MAX301055setupEhhhiii+0x10c>
  else if(adcRange == 16384) setADCRange(MAX30105_ADCRANGE_16384); //62.5pA per LSB
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011f4:	d104      	bne.n	8001200 <_ZN8MAX301055setupEhhhiii+0x104>
 80011f6:	2160      	movs	r1, #96	; 0x60
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff fe4f 	bl	8000e9c <_ZN8MAX3010511setADCRangeEh>
 80011fe:	e003      	b.n	8001208 <_ZN8MAX301055setupEhhhiii+0x10c>
  else setADCRange(MAX30105_ADCRANGE_2048);
 8001200:	2100      	movs	r1, #0
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff fe4a 	bl	8000e9c <_ZN8MAX3010511setADCRangeEh>

  if (sampleRate < 100) setSampleRate(MAX30105_SAMPLERATE_50); //Take 50 samples per second
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	2b63      	cmp	r3, #99	; 0x63
 800120c:	dc04      	bgt.n	8001218 <_ZN8MAX301055setupEhhhiii+0x11c>
 800120e:	2100      	movs	r1, #0
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fe53 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 8001216:	e041      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 200) setSampleRate(MAX30105_SAMPLERATE_100);
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	2bc7      	cmp	r3, #199	; 0xc7
 800121c:	dc04      	bgt.n	8001228 <_ZN8MAX301055setupEhhhiii+0x12c>
 800121e:	2104      	movs	r1, #4
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fe4b 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 8001226:	e039      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 400) setSampleRate(MAX30105_SAMPLERATE_200);
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800122e:	da04      	bge.n	800123a <_ZN8MAX301055setupEhhhiii+0x13e>
 8001230:	2108      	movs	r1, #8
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff fe42 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 8001238:	e030      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 800) setSampleRate(MAX30105_SAMPLERATE_400);
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001240:	da04      	bge.n	800124c <_ZN8MAX301055setupEhhhiii+0x150>
 8001242:	210c      	movs	r1, #12
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff fe39 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 800124a:	e027      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 1000) setSampleRate(MAX30105_SAMPLERATE_800);
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001252:	da04      	bge.n	800125e <_ZN8MAX301055setupEhhhiii+0x162>
 8001254:	2110      	movs	r1, #16
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff fe30 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 800125c:	e01e      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 1600) setSampleRate(MAX30105_SAMPLERATE_1000);
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001264:	da04      	bge.n	8001270 <_ZN8MAX301055setupEhhhiii+0x174>
 8001266:	2114      	movs	r1, #20
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff fe27 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 800126e:	e015      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate < 3200) setSampleRate(MAX30105_SAMPLERATE_1600);
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8001276:	da04      	bge.n	8001282 <_ZN8MAX301055setupEhhhiii+0x186>
 8001278:	2118      	movs	r1, #24
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff fe1e 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 8001280:	e00c      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else if (sampleRate == 3200) setSampleRate(MAX30105_SAMPLERATE_3200);
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	f5b3 6f48 	cmp.w	r3, #3200	; 0xc80
 8001288:	d104      	bne.n	8001294 <_ZN8MAX301055setupEhhhiii+0x198>
 800128a:	211c      	movs	r1, #28
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff fe15 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>
 8001292:	e003      	b.n	800129c <_ZN8MAX301055setupEhhhiii+0x1a0>
  else setSampleRate(MAX30105_SAMPLERATE_50);
 8001294:	2100      	movs	r1, #0
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe10 	bl	8000ebc <_ZN8MAX3010513setSampleRateEh>

  //The longer the pulse width the longer range of detection you'll have
  //At 69us and 0.4mA it's about 2 inches
  //At 411us and 0.4mA it's about 6 inches
  if (pulseWidth < 118) setPulseWidth(MAX30105_PULSEWIDTH_69); //Page 26, Gets us 15 bit resolution
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	2b75      	cmp	r3, #117	; 0x75
 80012a0:	dc04      	bgt.n	80012ac <_ZN8MAX301055setupEhhhiii+0x1b0>
 80012a2:	2100      	movs	r1, #0
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff fe19 	bl	8000edc <_ZN8MAX3010513setPulseWidthEh>
 80012aa:	e01e      	b.n	80012ea <_ZN8MAX301055setupEhhhiii+0x1ee>
  else if (pulseWidth < 215) setPulseWidth(MAX30105_PULSEWIDTH_118); //16 bit resolution
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	2bd6      	cmp	r3, #214	; 0xd6
 80012b0:	dc04      	bgt.n	80012bc <_ZN8MAX301055setupEhhhiii+0x1c0>
 80012b2:	2101      	movs	r1, #1
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff fe11 	bl	8000edc <_ZN8MAX3010513setPulseWidthEh>
 80012ba:	e016      	b.n	80012ea <_ZN8MAX301055setupEhhhiii+0x1ee>
  else if (pulseWidth < 411) setPulseWidth(MAX30105_PULSEWIDTH_215); //17 bit resolution
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 80012c2:	dc04      	bgt.n	80012ce <_ZN8MAX301055setupEhhhiii+0x1d2>
 80012c4:	2102      	movs	r1, #2
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fe08 	bl	8000edc <_ZN8MAX3010513setPulseWidthEh>
 80012cc:	e00d      	b.n	80012ea <_ZN8MAX301055setupEhhhiii+0x1ee>
  else if (pulseWidth == 411) setPulseWidth(MAX30105_PULSEWIDTH_411); //18 bit resolution
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	f240 129b 	movw	r2, #411	; 0x19b
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d104      	bne.n	80012e2 <_ZN8MAX301055setupEhhhiii+0x1e6>
 80012d8:	2103      	movs	r1, #3
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff fdfe 	bl	8000edc <_ZN8MAX3010513setPulseWidthEh>
 80012e0:	e003      	b.n	80012ea <_ZN8MAX301055setupEhhhiii+0x1ee>
  else setPulseWidth(MAX30105_PULSEWIDTH_69);
 80012e2:	2100      	movs	r1, #0
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff fdf9 	bl	8000edc <_ZN8MAX3010513setPulseWidthEh>
  //powerLevel = 0x02, 0.4mA - Presence detection of ~4 inch
  //powerLevel = 0x1F, 6.4mA - Presence detection of ~8 inch
  //powerLevel = 0x7F, 25.4mA - Presence detection of ~8 inch
  //powerLevel = 0xFF, 50.0mA - Presence detection of ~12 inch

  setPulseAmplitudeRed(powerLevel);
 80012ea:	78fb      	ldrb	r3, [r7, #3]
 80012ec:	4619      	mov	r1, r3
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fe04 	bl	8000efc <_ZN8MAX3010520setPulseAmplitudeRedEh>
  setPulseAmplitudeIR(powerLevel);
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	4619      	mov	r1, r3
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff fe10 	bl	8000f1e <_ZN8MAX3010519setPulseAmplitudeIREh>
  setPulseAmplitudeGreen(powerLevel);
 80012fe:	78fb      	ldrb	r3, [r7, #3]
 8001300:	4619      	mov	r1, r3
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff fe1c 	bl	8000f40 <_ZN8MAX3010522setPulseAmplitudeGreenEh>
  setPulseAmplitudeProximity(powerLevel);
 8001308:	78fb      	ldrb	r3, [r7, #3]
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fe28 	bl	8000f62 <_ZN8MAX3010526setPulseAmplitudeProximityEh>
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-

  //Multi-LED Mode Configuration, Enable the reading of the three LEDs
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
  enableSlot(1, SLOT_RED_LED);
 8001312:	2201      	movs	r2, #1
 8001314:	2101      	movs	r1, #1
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff fe34 	bl	8000f84 <_ZN8MAX3010510enableSlotEhh>
  if (ledMode > 1) enableSlot(2, SLOT_IR_LED);
 800131c:	787b      	ldrb	r3, [r7, #1]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d904      	bls.n	800132c <_ZN8MAX301055setupEhhhiii+0x230>
 8001322:	2202      	movs	r2, #2
 8001324:	2102      	movs	r1, #2
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff fe2c 	bl	8000f84 <_ZN8MAX3010510enableSlotEhh>
  if (ledMode > 2) enableSlot(3, SLOT_GREEN_LED);
 800132c:	787b      	ldrb	r3, [r7, #1]
 800132e:	2b02      	cmp	r3, #2
 8001330:	d904      	bls.n	800133c <_ZN8MAX301055setupEhhhiii+0x240>
 8001332:	2203      	movs	r2, #3
 8001334:	2103      	movs	r1, #3
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fe24 	bl	8000f84 <_ZN8MAX3010510enableSlotEhh>
  //enableSlot(1, SLOT_RED_PILOT);
  //enableSlot(2, SLOT_IR_PILOT);
  //enableSlot(3, SLOT_GREEN_PILOT);
  //-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-

  clearFIFO(); //Reset the FIFO before we begin checking the sensor
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fe6f 	bl	8001020 <_ZN8MAX301059clearFIFOEv>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <_ZN8MAX301055getIREv>:
    return(0); //Sensor failed to find new data
}

//Report the most recent IR value
uint32_t MAX30105::getIR(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  //Check the sensor for new data for 250ms
  if(safeCheck(250))
 8001352:	21fa      	movs	r1, #250	; 0xfa
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f000 f91e 	bl	8001596 <_ZN8MAX301059safeCheckEh>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d008      	beq.n	8001372 <_ZN8MAX301055getIREv+0x28>
    return (sense.IR[sense.head]);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	3306      	adds	r3, #6
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	e000      	b.n	8001374 <_ZN8MAX301055getIREv+0x2a>
  else
    return(0); //Sensor failed to find new data
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <_ZN8MAX301055checkEv>:
//Polls the sensor for new data
//Call regularly
//If new data is available, it updates the head and tail in the main struct
//Returns number of new samples obtained
uint16_t MAX30105::check(void)
{
 800137c:	b5b0      	push	{r4, r5, r7, lr}
 800137e:	b08e      	sub	sp, #56	; 0x38
 8001380:	af02      	add	r7, sp, #8
 8001382:	6078      	str	r0, [r7, #4]
  //Read register FIDO_DATA in (3-byte * number of active LED) chunks
  //Until FIFO_RD_PTR = FIFO_WR_PTR

  uint8_t readPointer = getReadPointer();
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fe86 	bl	8001096 <_ZN8MAX3010514getReadPointerEv>
 800138a:	4603      	mov	r3, r0
 800138c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t writePointer = getWritePointer();
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff fe70 	bl	8001076 <_ZN8MAX3010515getWritePointerEv>
 8001396:	4603      	mov	r3, r0
 8001398:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  int numberOfSamples = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	613b      	str	r3, [r7, #16]

  //Do we have new data?
  if (readPointer != writePointer)
 80013a0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013a4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013a8:	429a      	cmp	r2, r3
 80013aa:	f000 80ee 	beq.w	800158a <_ZN8MAX301055checkEv+0x20e>
  {
    //Calculate the number of readings we need to get from sensor
    numberOfSamples = writePointer - readPointer;
 80013ae:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80013b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	613b      	str	r3, [r7, #16]
    if (numberOfSamples < 0) numberOfSamples += 32; //Wrap condition
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	da02      	bge.n	80013c6 <_ZN8MAX301055checkEv+0x4a>
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	3320      	adds	r3, #32
 80013c4:	613b      	str	r3, [r7, #16]

    //We now have the number of readings, now calc bytes to read
    //For this example we are just doing Red and IR (3 bytes each)
    int bytesLeftToRead = numberOfSamples * activeLEDs * 3;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7a1b      	ldrb	r3, [r3, #8]
 80013ca:	461a      	mov	r2, r3
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	fb03 f202 	mul.w	r2, r3, r2
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	62bb      	str	r3, [r7, #40]	; 0x28
    //We may need to read as many as 288 bytes so we read in blocks no larger than I2C_BUFFER_LENGTH
    //I2C_BUFFER_LENGTH changes based on the platform. 64 bytes for SAMD21, 32 bytes for Uno.
    //Wire.requestFrom() is limited to BUFFER_LENGTH which is 32 on the Uno
    //int storeToGet = to

    while (bytesLeftToRead > 0)
 80013da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f340 80d4 	ble.w	800158a <_ZN8MAX301055checkEv+0x20e>
        }

        toGet -= activeLEDs * 3;
      }

    } //End while (bytesLeftToRead > 0)
 80013e2:	466b      	mov	r3, sp
 80013e4:	461d      	mov	r5, r3
      int toGet = bytesLeftToRead;
 80013e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (toGet > I2C_BUFFER_LENGTH)
 80013ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ec:	2b08      	cmp	r3, #8
 80013ee:	dd0e      	ble.n	800140e <_ZN8MAX301055checkEv+0x92>
        toGet = I2C_BUFFER_LENGTH - (I2C_BUFFER_LENGTH % (activeLEDs * 3)); //Trim toGet to be a multiple of the samples we need to read
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	7a1b      	ldrb	r3, [r3, #8]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	2208      	movs	r2, #8
 80013fe:	fb92 f1f3 	sdiv	r1, r2, r3
 8001402:	fb03 f301 	mul.w	r3, r3, r1
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	f1c3 0308 	rsb	r3, r3, #8
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
      bytesLeftToRead -= toGet;
 800140e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
      int storeToGet = toGet;
 8001416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001418:	623b      	str	r3, [r7, #32]
      uint8_t newData[toGet] = {0};
 800141a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800141c:	1e58      	subs	r0, r3, #1
 800141e:	61f8      	str	r0, [r7, #28]
 8001420:	4603      	mov	r3, r0
 8001422:	3301      	adds	r3, #1
 8001424:	4619      	mov	r1, r3
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	f04f 0300 	mov.w	r3, #0
 800142e:	f04f 0400 	mov.w	r4, #0
 8001432:	00d4      	lsls	r4, r2, #3
 8001434:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001438:	00cb      	lsls	r3, r1, #3
 800143a:	4603      	mov	r3, r0
 800143c:	3301      	adds	r3, #1
 800143e:	4619      	mov	r1, r3
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	f04f 0400 	mov.w	r4, #0
 800144c:	00d4      	lsls	r4, r2, #3
 800144e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001452:	00cb      	lsls	r3, r1, #3
 8001454:	4603      	mov	r3, r0
 8001456:	3301      	adds	r3, #1
 8001458:	3307      	adds	r3, #7
 800145a:	08db      	lsrs	r3, r3, #3
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	ebad 0d03 	sub.w	sp, sp, r3
 8001462:	ab02      	add	r3, sp, #8
 8001464:	3300      	adds	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	4601      	mov	r1, r0
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	1e4b      	subs	r3, r1, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	db04      	blt.n	8001482 <_ZN8MAX301055checkEv+0x106>
 8001478:	2100      	movs	r1, #0
 800147a:	7011      	strb	r1, [r2, #0]
 800147c:	3201      	adds	r2, #1
 800147e:	3b01      	subs	r3, #1
 8001480:	e7f8      	b.n	8001474 <_ZN8MAX301055checkEv+0xf8>
      readMult(MAX30105_READ_ADDRESS, MAX30105_FIFODATA, newData, (uint16_t)toGet);
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001486:	b29b      	uxth	r3, r3
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	4613      	mov	r3, r2
 800148c:	2207      	movs	r2, #7
 800148e:	21af      	movs	r1, #175	; 0xaf
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f000 f8f5 	bl	8001680 <_ZN8MAX301058readMultEhhPht>
      while (toGet > 0)
 8001496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001498:	2b00      	cmp	r3, #0
 800149a:	dd74      	ble.n	8001586 <_ZN8MAX301055checkEv+0x20a>
        sense.head++; //Advance the head of the storage struct
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014a2:	3301      	adds	r3, #1
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        sense.head %= STORAGE_SIZE; //Wrap condition
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        int index = storeToGet - toGet;
 80014be:	6a3a      	ldr	r2, [r7, #32]
 80014c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	617b      	str	r3, [r7, #20]
        temp[3] = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
        temp[2] = newData[index+0];
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	4413      	add	r3, r2
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	73bb      	strb	r3, [r7, #14]
		temp[1] = newData[index+1];
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	3301      	adds	r3, #1
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	5cd3      	ldrb	r3, [r2, r3]
 80014dc:	737b      	strb	r3, [r7, #13]
		temp[0] = newData[index+2];
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	3302      	adds	r3, #2
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	5cd3      	ldrb	r3, [r2, r3]
 80014e6:	733b      	strb	r3, [r7, #12]
        memcpy(&tempLong, temp, sizeof(tempLong));
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	60bb      	str	r3, [r7, #8]
		tempLong &= 0x3FFFF; //Zero out all but 18 bits
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80014f2:	60bb      	str	r3, [r7, #8]
        sense.red[sense.head] = tempLong; //Store this reading into the sense array
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	6879      	ldr	r1, [r7, #4]
 80014fe:	3302      	adds	r3, #2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	440b      	add	r3, r1
 8001504:	605a      	str	r2, [r3, #4]
        if (activeLEDs > 1)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	7a1b      	ldrb	r3, [r3, #8]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d91f      	bls.n	800154e <_ZN8MAX301055checkEv+0x1d2>
          temp[3] = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]
          temp[2] = newData[index+3];
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	3303      	adds	r3, #3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	5cd3      	ldrb	r3, [r2, r3]
 800151a:	73bb      	strb	r3, [r7, #14]
          temp[1] = newData[index+4];
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	3304      	adds	r3, #4
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	5cd3      	ldrb	r3, [r2, r3]
 8001524:	737b      	strb	r3, [r7, #13]
          temp[0] = newData[index+5];
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3305      	adds	r3, #5
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	5cd3      	ldrb	r3, [r2, r3]
 800152e:	733b      	strb	r3, [r7, #12]
          memcpy(&tempLong, temp, sizeof(tempLong));
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	60bb      	str	r3, [r7, #8]
		  tempLong &= 0x3FFFF; //Zero out all but 18 bits
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800153a:	60bb      	str	r3, [r7, #8]
		  sense.IR[sense.head] = tempLong;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001542:	68ba      	ldr	r2, [r7, #8]
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	3306      	adds	r3, #6
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	605a      	str	r2, [r3, #4]
        if (activeLEDs > 2)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7a1b      	ldrb	r3, [r3, #8]
 8001552:	2b02      	cmp	r3, #2
 8001554:	d90e      	bls.n	8001574 <_ZN8MAX301055checkEv+0x1f8>
          memcpy(&tempLong, temp, sizeof(tempLong));
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	60bb      	str	r3, [r7, #8]
		  tempLong &= 0x3FFFF; //Zero out all but 18 bits
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001560:	60bb      	str	r3, [r7, #8]
          sense.green[sense.head] = tempLong;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	330a      	adds	r3, #10
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	440b      	add	r3, r1
 8001572:	605a      	str	r2, [r3, #4]
        toGet -= activeLEDs * 3;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	7a1b      	ldrb	r3, [r3, #8]
 8001578:	461a      	mov	r2, r3
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001580:	4413      	add	r3, r2
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
      while (toGet > 0)
 8001584:	e787      	b.n	8001496 <_ZN8MAX301055checkEv+0x11a>
 8001586:	46ad      	mov	sp, r5
    while (bytesLeftToRead > 0)
 8001588:	e727      	b.n	80013da <_ZN8MAX301055checkEv+0x5e>

  } //End readPtr != writePtr

  return (numberOfSamples); //Let the world know how much new data we found
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	b29b      	uxth	r3, r3
}
 800158e:	4618      	mov	r0, r3
 8001590:	3730      	adds	r7, #48	; 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bdb0      	pop	{r4, r5, r7, pc}

08001596 <_ZN8MAX301059safeCheckEh>:

//Check for new data but give up after a certain amount of time
//Returns true if new data was found
//Returns false if new data was not found
bool MAX30105::safeCheck(uint8_t maxTimeToCheck)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
 800159e:	460b      	mov	r3, r1
 80015a0:	70fb      	strb	r3, [r7, #3]
  uint32_t markTime = millis();
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 f8a8 	bl	80016f8 <_ZN8MAX301056millisEv>
 80015a8:	60f8      	str	r0, [r7, #12]
  
  while(1)
  {
	if(millis() - markTime > maxTimeToCheck) return(false);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 f8a4 	bl	80016f8 <_ZN8MAX301056millisEv>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	1ad2      	subs	r2, r2, r3
 80015b6:	78fb      	ldrb	r3, [r7, #3]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	bf8c      	ite	hi
 80015bc:	2301      	movhi	r3, #1
 80015be:	2300      	movls	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <_ZN8MAX301059safeCheckEh+0x34>
 80015c6:	2300      	movs	r3, #0
 80015c8:	e011      	b.n	80015ee <_ZN8MAX301059safeCheckEh+0x58>

	if(check() == true) //We found new data!
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff fed6 	bl	800137c <_ZN8MAX301055checkEv>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	bf0c      	ite	eq
 80015d6:	2301      	moveq	r3, #1
 80015d8:	2300      	movne	r3, #0
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <_ZN8MAX301059safeCheckEh+0x4e>
	  return(true);
 80015e0:	2301      	movs	r3, #1
 80015e2:	e004      	b.n	80015ee <_ZN8MAX301059safeCheckEh+0x58>

	delay(1);
 80015e4:	2101      	movs	r1, #1
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 f891 	bl	800170e <_ZN8MAX301055delayEm>
	if(millis() - markTime > maxTimeToCheck) return(false);
 80015ec:	e7dd      	b.n	80015aa <_ZN8MAX301059safeCheckEh+0x14>
  }
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <_ZN8MAX301057bitMaskEhhh>:

//Given a register, read it, mask it, and then set the thing
void MAX30105::bitMask(uint8_t reg, uint8_t mask, uint8_t thing)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b084      	sub	sp, #16
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	4608      	mov	r0, r1
 8001600:	4611      	mov	r1, r2
 8001602:	461a      	mov	r2, r3
 8001604:	4603      	mov	r3, r0
 8001606:	70fb      	strb	r3, [r7, #3]
 8001608:	460b      	mov	r3, r1
 800160a:	70bb      	strb	r3, [r7, #2]
 800160c:	4613      	mov	r3, r2
 800160e:	707b      	strb	r3, [r7, #1]
  // Grab current register context
  uint8_t originalContents = readRegister8(_i2caddr, reg);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	78fa      	ldrb	r2, [r7, #3]
 8001616:	4619      	mov	r1, r3
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f000 f814 	bl	8001646 <_ZN8MAX3010513readRegister8Ehh>
 800161e:	4603      	mov	r3, r0
 8001620:	73fb      	strb	r3, [r7, #15]

  // Zero-out the portions of the register we're interested in
  originalContents = originalContents & mask;
 8001622:	7bfa      	ldrb	r2, [r7, #15]
 8001624:	78bb      	ldrb	r3, [r7, #2]
 8001626:	4013      	ands	r3, r2
 8001628:	73fb      	strb	r3, [r7, #15]

  // Change contents
  writeRegister8(_i2caddr, reg, originalContents | thing);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	7819      	ldrb	r1, [r3, #0]
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	787b      	ldrb	r3, [r7, #1]
 8001632:	4313      	orrs	r3, r2
 8001634:	b2db      	uxtb	r3, r3
 8001636:	78fa      	ldrb	r2, [r7, #3]
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f000 f83d 	bl	80016b8 <_ZN8MAX3010514writeRegister8Ehhh>
}
 800163e:	bf00      	nop
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <_ZN8MAX3010513readRegister8Ehh>:

//
// Low-level I2C Communication
//
uint8_t MAX30105::readRegister8(uint8_t address, uint8_t reg) {
 8001646:	b580      	push	{r7, lr}
 8001648:	b088      	sub	sp, #32
 800164a:	af04      	add	r7, sp, #16
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	460b      	mov	r3, r1
 8001650:	70fb      	strb	r3, [r7, #3]
 8001652:	4613      	mov	r3, r2
 8001654:	70bb      	strb	r3, [r7, #2]
  return (0); //Fail
  */
  
  uint8_t read_value;
  
  HAL_I2C_Mem_Read(_i2c_handler, MAX30105_READ_ADDRESS, (uint16_t)reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1, 1000);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6858      	ldr	r0, [r3, #4]
 800165a:	78bb      	ldrb	r3, [r7, #2]
 800165c:	b29a      	uxth	r2, r3
 800165e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	2301      	movs	r3, #1
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	f107 030f 	add.w	r3, r7, #15
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2301      	movs	r3, #1
 8001670:	21af      	movs	r1, #175	; 0xaf
 8001672:	f003 ff91 	bl	8005598 <HAL_I2C_Mem_Read>
  
  return read_value;
 8001676:	7bfb      	ldrb	r3, [r7, #15]

}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <_ZN8MAX301058readMultEhhPht>:

void MAX30105::readMult(uint8_t address, uint8_t reg, uint8_t *Buffer, uint16_t Length) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af04      	add	r7, sp, #16
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	460b      	mov	r3, r1
 800168c:	72fb      	strb	r3, [r7, #11]
 800168e:	4613      	mov	r3, r2
 8001690:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Mem_Read(_i2c_handler, MAX30105_READ_ADDRESS, (uint16_t)reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length, 1000);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6858      	ldr	r0, [r3, #4]
 8001696:	7abb      	ldrb	r3, [r7, #10]
 8001698:	b29a      	uxth	r2, r3
 800169a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169e:	9302      	str	r3, [sp, #8]
 80016a0:	8b3b      	ldrh	r3, [r7, #24]
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	21af      	movs	r1, #175	; 0xaf
 80016ac:	f003 ff74 	bl	8005598 <HAL_I2C_Mem_Read>

	return;
 80016b0:	bf00      	nop

}
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <_ZN8MAX3010514writeRegister8Ehhh>:

void MAX30105::writeRegister8(uint8_t address, uint8_t reg, uint8_t value) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af04      	add	r7, sp, #16
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	4608      	mov	r0, r1
 80016c2:	4611      	mov	r1, r2
 80016c4:	461a      	mov	r2, r3
 80016c6:	4603      	mov	r3, r0
 80016c8:	70fb      	strb	r3, [r7, #3]
 80016ca:	460b      	mov	r3, r1
 80016cc:	70bb      	strb	r3, [r7, #2]
 80016ce:	4613      	mov	r3, r2
 80016d0:	707b      	strb	r3, [r7, #1]
  _i2cPort->write(reg);
  _i2cPort->write(value);
  _i2cPort->endTransmission();
  */
  
  HAL_I2C_Mem_Write(_i2c_handler, MAX30105_WRITE_ADDRESS, (uint16_t)reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&value, 1, 1000);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6858      	ldr	r0, [r3, #4]
 80016d6:	78bb      	ldrb	r3, [r7, #2]
 80016d8:	b29a      	uxth	r2, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016de:	9302      	str	r3, [sp, #8]
 80016e0:	2301      	movs	r3, #1
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	1c7b      	adds	r3, r7, #1
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2301      	movs	r3, #1
 80016ea:	21ae      	movs	r1, #174	; 0xae
 80016ec:	f003 fe40 	bl	8005370 <HAL_I2C_Mem_Write>
  
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <_ZN8MAX301056millisEv>:

uint32_t MAX30105::millis() {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	
	//unsigned long tick = HAL_GetTick();
	
	return HAL_GetTick();
 8001700:	f003 fa36 	bl	8004b70 <HAL_GetTick>
 8001704:	4603      	mov	r3, r0

}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <_ZN8MAX301055delayEm>:

void MAX30105::delay(uint32_t msDelay) {
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
	
	HAL_Delay(msDelay);
 8001718:	6838      	ldr	r0, [r7, #0]
 800171a:	f003 fa35 	bl	8004b88 <HAL_Delay>
	
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	4603      	mov	r3, r0
 800172e:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	2b2f      	cmp	r3, #47	; 0x2f
 8001734:	d906      	bls.n	8001744 <Hex2Num+0x1e>
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2b39      	cmp	r3, #57	; 0x39
 800173a:	d803      	bhi.n	8001744 <Hex2Num+0x1e>
        return a - '0';
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	3b30      	subs	r3, #48	; 0x30
 8001740:	b2db      	uxtb	r3, r3
 8001742:	e014      	b.n	800176e <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	2b60      	cmp	r3, #96	; 0x60
 8001748:	d906      	bls.n	8001758 <Hex2Num+0x32>
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	2b66      	cmp	r3, #102	; 0x66
 800174e:	d803      	bhi.n	8001758 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	3b57      	subs	r3, #87	; 0x57
 8001754:	b2db      	uxtb	r3, r3
 8001756:	e00a      	b.n	800176e <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	2b40      	cmp	r3, #64	; 0x40
 800175c:	d906      	bls.n	800176c <Hex2Num+0x46>
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	2b46      	cmp	r3, #70	; 0x46
 8001762:	d803      	bhi.n	800176c <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001764:	79fb      	ldrb	r3, [r7, #7]
 8001766:	3b37      	subs	r3, #55	; 0x37
 8001768:	b2db      	uxtb	r3, r3
 800176a:	e000      	b.n	800176e <Hex2Num+0x48>
    }

    return 0;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b084      	sub	sp, #16
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800178c:	e012      	b.n	80017b4 <ParseHexNumber+0x3a>
        sum <<= 4;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	011b      	lsls	r3, r3, #4
 8001792:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ffc4 	bl	8001726 <Hex2Num>
 800179e:	4603      	mov	r3, r0
 80017a0:	461a      	mov	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4413      	add	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]
        ptr++;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3301      	adds	r3, #1
 80017ac:	607b      	str	r3, [r7, #4]
        i++;
 80017ae:	7afb      	ldrb	r3, [r7, #11]
 80017b0:	3301      	adds	r3, #1
 80017b2:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b2f      	cmp	r3, #47	; 0x2f
 80017ba:	d903      	bls.n	80017c4 <ParseHexNumber+0x4a>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b39      	cmp	r3, #57	; 0x39
 80017c2:	d9e4      	bls.n	800178e <ParseHexNumber+0x14>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b60      	cmp	r3, #96	; 0x60
 80017ca:	d903      	bls.n	80017d4 <ParseHexNumber+0x5a>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b66      	cmp	r3, #102	; 0x66
 80017d2:	d9dc      	bls.n	800178e <ParseHexNumber+0x14>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b40      	cmp	r3, #64	; 0x40
 80017da:	d903      	bls.n	80017e4 <ParseHexNumber+0x6a>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b46      	cmp	r3, #70	; 0x46
 80017e2:	d9d4      	bls.n	800178e <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <ParseHexNumber+0x76>
        *cnt = i;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	7afa      	ldrb	r2, [r7, #11]
 80017ee:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 80017f0:	68fb      	ldr	r3, [r7, #12]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b085      	sub	sp, #20
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	73fb      	strb	r3, [r7, #15]
 8001808:	2300      	movs	r3, #0
 800180a:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b2d      	cmp	r3, #45	; 0x2d
 8001816:	d119      	bne.n	800184c <ParseNumber+0x52>
        minus = 1;
 8001818:	2301      	movs	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3301      	adds	r3, #1
 8001820:	607b      	str	r3, [r7, #4]
        i++;
 8001822:	7bbb      	ldrb	r3, [r7, #14]
 8001824:	3301      	adds	r3, #1
 8001826:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001828:	e010      	b.n	800184c <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	461a      	mov	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	3b30      	subs	r3, #48	; 0x30
 800183c:	4413      	add	r3, r2
 800183e:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3301      	adds	r3, #1
 8001844:	607b      	str	r3, [r7, #4]
        i++;
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	3301      	adds	r3, #1
 800184a:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b2f      	cmp	r3, #47	; 0x2f
 8001852:	d903      	bls.n	800185c <ParseNumber+0x62>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b39      	cmp	r3, #57	; 0x39
 800185a:	d9e6      	bls.n	800182a <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <ParseNumber+0x6e>
        *cnt = i;
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	7bba      	ldrb	r2, [r7, #14]
 8001866:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d002      	beq.n	8001874 <ParseNumber+0x7a>
        return 0 - sum;
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	425b      	negs	r3, r3
 8001872:	e000      	b.n	8001876 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8001874:	68bb      	ldr	r3, [r7, #8]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3714      	adds	r7, #20
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b084      	sub	sp, #16
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
 800188a:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800188c:	2300      	movs	r3, #0
 800188e:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001890:	e019      	b.n	80018c6 <ParseMAC+0x44>
    hexcnt = 1;
 8001892:	2301      	movs	r3, #1
 8001894:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b3a      	cmp	r3, #58	; 0x3a
 800189c:	d00e      	beq.n	80018bc <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 800189e:	f107 030e 	add.w	r3, r7, #14
 80018a2:	4619      	mov	r1, r3
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ff68 	bl	800177a <ParseHexNumber>
 80018aa:	4601      	mov	r1, r0
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	73fa      	strb	r2, [r7, #15]
 80018b2:	461a      	mov	r2, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	4413      	add	r3, r2
 80018b8:	b2ca      	uxtb	r2, r1
 80018ba:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 80018bc:	7bbb      	ldrb	r3, [r7, #14]
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4413      	add	r3, r2
 80018c4:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1e1      	bne.n	8001892 <ParseMAC+0x10>
  }
}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80018e0:	2300      	movs	r3, #0
 80018e2:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80018e4:	e019      	b.n	800191a <ParseIP+0x44>
    hexcnt = 1;
 80018e6:	2301      	movs	r3, #1
 80018e8:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b2e      	cmp	r3, #46	; 0x2e
 80018f0:	d00e      	beq.n	8001910 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 80018f2:	f107 030e 	add.w	r3, r7, #14
 80018f6:	4619      	mov	r1, r3
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff7e 	bl	80017fa <ParseNumber>
 80018fe:	4601      	mov	r1, r0
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	73fa      	strb	r2, [r7, #15]
 8001906:	461a      	mov	r2, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	4413      	add	r3, r2
 800190c:	b2ca      	uxtb	r2, r1
 800190e:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8001910:	7bbb      	ldrb	r3, [r7, #14]
 8001912:	461a      	mov	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1e1      	bne.n	80018e6 <ParseIP+0x10>
  }
}
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	3302      	adds	r3, #2
 800193e:	4934      	ldr	r1, [pc, #208]	; (8001a10 <AT_ParseInfo+0xe4>)
 8001940:	4618      	mov	r0, r3
 8001942:	f008 f887 	bl	8009a54 <strtok>
 8001946:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8001948:	e05a      	b.n	8001a00 <AT_ParseInfo+0xd4>
    switch (num++) {
 800194a:	7afb      	ldrb	r3, [r7, #11]
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	72fa      	strb	r2, [r7, #11]
 8001950:	2b06      	cmp	r3, #6
 8001952:	d84f      	bhi.n	80019f4 <AT_ParseInfo+0xc8>
 8001954:	a201      	add	r2, pc, #4	; (adr r2, 800195c <AT_ParseInfo+0x30>)
 8001956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195a:	bf00      	nop
 800195c:	08001979 	.word	0x08001979
 8001960:	08001987 	.word	0x08001987
 8001964:	08001997 	.word	0x08001997
 8001968:	080019a7 	.word	0x080019a7
 800196c:	080019b7 	.word	0x080019b7
 8001970:	080019c7 	.word	0x080019c7
 8001974:	080019db 	.word	0x080019db
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2220      	movs	r2, #32
 800197c:	68f9      	ldr	r1, [r7, #12]
 800197e:	4618      	mov	r0, r3
 8001980:	f008 f839 	bl	80099f6 <strncpy>
      break;
 8001984:	e037      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3320      	adds	r3, #32
 800198a:	2218      	movs	r2, #24
 800198c:	68f9      	ldr	r1, [r7, #12]
 800198e:	4618      	mov	r0, r3
 8001990:	f008 f831 	bl	80099f6 <strncpy>
      break;
 8001994:	e02f      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3338      	adds	r3, #56	; 0x38
 800199a:	2210      	movs	r2, #16
 800199c:	68f9      	ldr	r1, [r7, #12]
 800199e:	4618      	mov	r0, r3
 80019a0:	f008 f829 	bl	80099f6 <strncpy>
      break;
 80019a4:	e027      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3348      	adds	r3, #72	; 0x48
 80019aa:	2210      	movs	r2, #16
 80019ac:	68f9      	ldr	r1, [r7, #12]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f008 f821 	bl	80099f6 <strncpy>
      break;
 80019b4:	e01f      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3358      	adds	r3, #88	; 0x58
 80019ba:	2210      	movs	r2, #16
 80019bc:	68f9      	ldr	r1, [r7, #12]
 80019be:	4618      	mov	r0, r3
 80019c0:	f008 f819 	bl	80099f6 <strncpy>
      break;
 80019c4:	e017      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 80019c6:	2100      	movs	r1, #0
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f7ff ff16 	bl	80017fa <ParseNumber>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 80019d8:	e00d      	b.n	80019f6 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 80019da:	490e      	ldr	r1, [pc, #56]	; (8001a14 <AT_ParseInfo+0xe8>)
 80019dc:	68f8      	ldr	r0, [r7, #12]
 80019de:	f008 f839 	bl	8009a54 <strtok>
 80019e2:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3368      	adds	r3, #104	; 0x68
 80019e8:	2220      	movs	r2, #32
 80019ea:	68f9      	ldr	r1, [r7, #12]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f008 f802 	bl	80099f6 <strncpy>
      break;
 80019f2:	e000      	b.n	80019f6 <AT_ParseInfo+0xca>

    default: break;
 80019f4:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80019f6:	4906      	ldr	r1, [pc, #24]	; (8001a10 <AT_ParseInfo+0xe4>)
 80019f8:	2000      	movs	r0, #0
 80019fa:	f008 f82b 	bl	8009a54 <strtok>
 80019fe:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1a1      	bne.n	800194a <AT_ParseInfo+0x1e>
  }
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	0800ac20 	.word	0x0800ac20
 8001a14:	0800ac24 	.word	0x0800ac24

08001a18 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	3302      	adds	r3, #2
 8001a2a:	4952      	ldr	r1, [pc, #328]	; (8001b74 <AT_ParseConnSettings+0x15c>)
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f008 f811 	bl	8009a54 <strtok>
 8001a32:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8001a34:	e095      	b.n	8001b62 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	73fa      	strb	r2, [r7, #15]
 8001a3c:	2b0b      	cmp	r3, #11
 8001a3e:	d87f      	bhi.n	8001b40 <AT_ParseConnSettings+0x128>
 8001a40:	a201      	add	r2, pc, #4	; (adr r2, 8001a48 <AT_ParseConnSettings+0x30>)
 8001a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a46:	bf00      	nop
 8001a48:	08001a79 	.word	0x08001a79
 8001a4c:	08001a87 	.word	0x08001a87
 8001a50:	08001a97 	.word	0x08001a97
 8001a54:	08001aab 	.word	0x08001aab
 8001a58:	08001abf 	.word	0x08001abf
 8001a5c:	08001ad3 	.word	0x08001ad3
 8001a60:	08001ae1 	.word	0x08001ae1
 8001a64:	08001aef 	.word	0x08001aef
 8001a68:	08001afd 	.word	0x08001afd
 8001a6c:	08001b0b 	.word	0x08001b0b
 8001a70:	08001b19 	.word	0x08001b19
 8001a74:	08001b2d 	.word	0x08001b2d
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	2221      	movs	r2, #33	; 0x21
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f007 ffb9 	bl	80099f6 <strncpy>
      break;
 8001a84:	e05d      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	3321      	adds	r3, #33	; 0x21
 8001a8a:	2221      	movs	r2, #33	; 0x21
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f007 ffb1 	bl	80099f6 <strncpy>
      break;
 8001a94:	e055      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001a96:	2100      	movs	r1, #0
 8001a98:	68b8      	ldr	r0, [r7, #8]
 8001a9a:	f7ff feae 	bl	80017fa <ParseNumber>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8001aa8:	e04b      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	68b8      	ldr	r0, [r7, #8]
 8001aae:	f7ff fea4 	bl	80017fa <ParseNumber>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 8001abc:	e041      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	68b8      	ldr	r0, [r7, #8]
 8001ac2:	f7ff fe9a 	bl	80017fa <ParseNumber>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8001ad0:	e037      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	3348      	adds	r3, #72	; 0x48
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	68b8      	ldr	r0, [r7, #8]
 8001ada:	f7ff fefc 	bl	80018d6 <ParseIP>
      break;
 8001ade:	e030      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	334c      	adds	r3, #76	; 0x4c
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	68b8      	ldr	r0, [r7, #8]
 8001ae8:	f7ff fef5 	bl	80018d6 <ParseIP>
      break;
 8001aec:	e029      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	3350      	adds	r3, #80	; 0x50
 8001af2:	4619      	mov	r1, r3
 8001af4:	68b8      	ldr	r0, [r7, #8]
 8001af6:	f7ff feee 	bl	80018d6 <ParseIP>
      break;
 8001afa:	e022      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	3354      	adds	r3, #84	; 0x54
 8001b00:	4619      	mov	r1, r3
 8001b02:	68b8      	ldr	r0, [r7, #8]
 8001b04:	f7ff fee7 	bl	80018d6 <ParseIP>
      break;
 8001b08:	e01b      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	3358      	adds	r3, #88	; 0x58
 8001b0e:	4619      	mov	r1, r3
 8001b10:	68b8      	ldr	r0, [r7, #8]
 8001b12:	f7ff fee0 	bl	80018d6 <ParseIP>
      break;
 8001b16:	e014      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8001b18:	2100      	movs	r1, #0
 8001b1a:	68b8      	ldr	r0, [r7, #8]
 8001b1c:	f7ff fe6d 	bl	80017fa <ParseNumber>
 8001b20:	4603      	mov	r3, r0
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 8001b2a:	e00a      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	68b8      	ldr	r0, [r7, #8]
 8001b30:	f7ff fe63 	bl	80017fa <ParseNumber>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 8001b3e:	e000      	b.n	8001b42 <AT_ParseConnSettings+0x12a>

    default:
      break;
 8001b40:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001b42:	490c      	ldr	r1, [pc, #48]	; (8001b74 <AT_ParseConnSettings+0x15c>)
 8001b44:	2000      	movs	r0, #0
 8001b46:	f007 ff85 	bl	8009a54 <strtok>
 8001b4a:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d007      	beq.n	8001b62 <AT_ParseConnSettings+0x14a>
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	3b01      	subs	r3, #1
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b2c      	cmp	r3, #44	; 0x2c
 8001b5a:	d102      	bne.n	8001b62 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f47f af66 	bne.w	8001a36 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	0800ac20 	.word	0x0800ac20

08001b78 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3302      	adds	r3, #2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b31      	cmp	r3, #49	; 0x31
 8001b8a:	bf0c      	ite	eq
 8001b8c:	2301      	moveq	r3, #1
 8001b8e:	2300      	movne	r3, #0
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	701a      	strb	r2, [r3, #0]
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b087      	sub	sp, #28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8001bbe:	68b8      	ldr	r0, [r7, #8]
 8001bc0:	f7fe fb06 	bl	80001d0 <strlen>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b299      	uxth	r1, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001bce:	461a      	mov	r2, r3
 8001bd0:	68b8      	ldr	r0, [r7, #8]
 8001bd2:	47a0      	blx	r4
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	dd3e      	ble.n	8001c5c <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001bea:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	4798      	blx	r3
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001bf6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	dd27      	ble.n	8001c4e <AT_ExecuteCommand+0xaa>
 8001bfe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c02:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c06:	dc22      	bgt.n	8001c4e <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001c08:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c0c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c10:	d105      	bne.n	8001c1e <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8001c12:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8001c1e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8001c2a:	490f      	ldr	r1, [pc, #60]	; (8001c68 <AT_ExecuteCommand+0xc4>)
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f007 fef7 	bl	8009a20 <strstr>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	e010      	b.n	8001c5e <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001c3c:	490b      	ldr	r1, [pc, #44]	; (8001c6c <AT_ExecuteCommand+0xc8>)
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f007 feee 	bl	8009a20 <strstr>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001c4a:	2305      	movs	r3, #5
 8001c4c:	e007      	b.n	8001c5e <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001c4e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001c52:	f113 0f04 	cmn.w	r3, #4
 8001c56:	d101      	bne.n	8001c5c <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8001c58:	2306      	movs	r3, #6
 8001c5a:	e000      	b.n	8001c5e <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001c5c:	2304      	movs	r3, #4
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	371c      	adds	r7, #28
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd90      	pop	{r4, r7, pc}
 8001c66:	bf00      	nop
 8001c68:	0800ac34 	.word	0x0800ac34
 8001c6c:	0800ac40 	.word	0x0800ac40

08001c70 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8001c8a:	68b8      	ldr	r0, [r7, #8]
 8001c8c:	f7fe faa0 	bl	80001d0 <strlen>
 8001c90:	4603      	mov	r3, r0
 8001c92:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8001c94:	8a7b      	ldrh	r3, [r7, #18]
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <AT_RequestSendData+0x32>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e053      	b.n	8001d4a <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001cae:	8a79      	ldrh	r1, [r7, #18]
 8001cb0:	68b8      	ldr	r0, [r7, #8]
 8001cb2:	4798      	blx	r3
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8001cb8:	8a3a      	ldrh	r2, [r7, #16]
 8001cba:	8a7b      	ldrh	r3, [r7, #18]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d143      	bne.n	8001d48 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001ccc:	8879      	ldrh	r1, [r7, #2]
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	4798      	blx	r3
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8001cd6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001cda:	887b      	ldrh	r3, [r7, #2]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d131      	bne.n	8001d44 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001cec:	2100      	movs	r1, #0
 8001cee:	6a38      	ldr	r0, [r7, #32]
 8001cf0:	4798      	blx	r3
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8001cf6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	dd19      	ble.n	8001d32 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8001cfe:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d02:	6a3a      	ldr	r2, [r7, #32]
 8001d04:	4413      	add	r3, r2
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8001d0a:	4912      	ldr	r1, [pc, #72]	; (8001d54 <AT_RequestSendData+0xe4>)
 8001d0c:	6a38      	ldr	r0, [r7, #32]
 8001d0e:	f007 fe87 	bl	8009a20 <strstr>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	e016      	b.n	8001d4a <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8001d1c:	490e      	ldr	r1, [pc, #56]	; (8001d58 <AT_RequestSendData+0xe8>)
 8001d1e:	6a38      	ldr	r0, [r7, #32]
 8001d20:	f007 fe7e 	bl	8009a20 <strstr>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001d2a:	2305      	movs	r3, #5
 8001d2c:	e00d      	b.n	8001d4a <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e00b      	b.n	8001d4a <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001d32:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d36:	f113 0f04 	cmn.w	r3, #4
 8001d3a:	d101      	bne.n	8001d40 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8001d3c:	2306      	movs	r3, #6
 8001d3e:	e004      	b.n	8001d4a <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8001d40:	2302      	movs	r3, #2
 8001d42:	e002      	b.n	8001d4a <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8001d44:	2302      	movs	r3, #2
 8001d46:	e000      	b.n	8001d4a <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8001d48:	2304      	movs	r3, #4
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	0800ac34 	.word	0x0800ac34
 8001d58:	0800ac40 	.word	0x0800ac40

08001d5c <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b087      	sub	sp, #28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
 8001d68:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d70:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8001d78:	68b8      	ldr	r0, [r7, #8]
 8001d7a:	f7fe fa29 	bl	80001d0 <strlen>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	b299      	uxth	r1, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001d88:	461a      	mov	r2, r3
 8001d8a:	68b8      	ldr	r0, [r7, #8]
 8001d8c:	47a0      	blx	r4
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	dd6f      	ble.n	8001e74 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001da0:	2100      	movs	r1, #0
 8001da2:	6938      	ldr	r0, [r7, #16]
 8001da4:	4798      	blx	r3
 8001da6:	4603      	mov	r3, r0
 8001da8:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b0d      	cmp	r3, #13
 8001db0:	d104      	bne.n	8001dbc <AT_RequestReceiveData+0x60>
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	3301      	adds	r3, #1
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b0a      	cmp	r3, #10
 8001dba:	d001      	beq.n	8001dc0 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8001dbc:	2304      	movs	r3, #4
 8001dbe:	e05a      	b.n	8001e76 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	3b02      	subs	r3, #2
 8001dc4:	617b      	str	r3, [r7, #20]
    p+=2;
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	3302      	adds	r3, #2
 8001dca:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	2b07      	cmp	r3, #7
 8001dd0:	d94a      	bls.n	8001e68 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8001dd2:	e002      	b.n	8001dda <AT_RequestReceiveData+0x7e>
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <AT_RequestReceiveData+0x92>
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4413      	add	r3, r2
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b15      	cmp	r3, #21
 8001dec:	d0f2      	beq.n	8001dd4 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4413      	add	r3, r2
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	3b08      	subs	r3, #8
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4413      	add	r3, r2
 8001e00:	491f      	ldr	r1, [pc, #124]	; (8001e80 <AT_RequestReceiveData+0x124>)
 8001e02:	4618      	mov	r0, r3
 8001e04:	f007 fe0c 	bl	8009a20 <strstr>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d016      	beq.n	8001e3c <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	3b08      	subs	r3, #8
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e18:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8001e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	887a      	ldrh	r2, [r7, #2]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d202      	bcs.n	8001e2a <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8001e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e26:	887a      	ldrh	r2, [r7, #2]
 8001e28:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 8001e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	6939      	ldr	r1, [r7, #16]
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f007 fd0f 	bl	8009856 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e01c      	b.n	8001e76 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	3b04      	subs	r3, #4
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4413      	add	r3, r2
 8001e44:	2204      	movs	r2, #4
 8001e46:	490f      	ldr	r1, [pc, #60]	; (8001e84 <AT_RequestReceiveData+0x128>)
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f007 fcf5 	bl	8009838 <memcmp>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d104      	bne.n	8001e5e <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8001e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e56:	2200      	movs	r2, #0
 8001e58:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e5a:	2305      	movs	r3, #5
 8001e5c:	e00b      	b.n	8001e76 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8001e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e60:	2200      	movs	r2, #0
 8001e62:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8001e64:	2305      	movs	r3, #5
 8001e66:	e006      	b.n	8001e76 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	f113 0f04 	cmn.w	r3, #4
 8001e6e:	d101      	bne.n	8001e74 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8001e70:	2306      	movs	r3, #6
 8001e72:	e000      	b.n	8001e76 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8001e74:	2304      	movs	r3, #4
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	371c      	adds	r7, #28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd90      	pop	{r4, r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	0800ac34 	.word	0x0800ac34
 8001e84:	0800ac48 	.word	0x0800ac48

08001e88 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001e90:	2302      	movs	r3, #2
 8001e92:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f247 5230 	movw	r2, #30000	; 0x7530
 8001e9a:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	4798      	blx	r3
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d113      	bne.n	8001ed6 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	490a      	ldr	r1, [pc, #40]	; (8001ee0 <ES_WIFI_Init+0x58>)
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff fe73 	bl	8001ba4 <AT_ExecuteCommand>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d106      	bne.n	8001ed6 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ece:	4619      	mov	r1, r3
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff fd2b 	bl	800192c <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	0800ac50 	.word	0x0800ac50

08001ee4 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
 8001ef0:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00b      	beq.n	8001f10 <ES_WIFI_RegisterBusIO+0x2c>
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d008      	beq.n	8001f10 <ES_WIFI_RegisterBusIO+0x2c>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <ES_WIFI_RegisterBusIO+0x2c>
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <ES_WIFI_RegisterBusIO+0x2c>
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001f10:	2302      	movs	r3, #2
 8001f12:	e014      	b.n	8001f3e <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
	...

08001f4c <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	4931      	ldr	r1, [pc, #196]	; (8002028 <ES_WIFI_Connect+0xdc>)
 8001f64:	4618      	mov	r0, r3
 8001f66:	f007 fd05 	bl	8009974 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f76:	461a      	mov	r2, r3
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f7ff fe13 	bl	8001ba4 <AT_ExecuteCommand>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001f82:	7dfb      	ldrb	r3, [r7, #23]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d14a      	bne.n	800201e <ES_WIFI_Connect+0xd2>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	4926      	ldr	r1, [pc, #152]	; (800202c <ES_WIFI_Connect+0xe0>)
 8001f92:	4618      	mov	r0, r3
 8001f94:	f007 fcee 	bl	8009974 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f7ff fdfc 	bl	8001ba4 <AT_ExecuteCommand>
 8001fac:	4603      	mov	r3, r0
 8001fae:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001fb0:	7dfb      	ldrb	r3, [r7, #23]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d133      	bne.n	800201e <ES_WIFI_Connect+0xd2>
    {
      Obj->Security = SecType;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	78fa      	ldrb	r2, [r7, #3]
 8001fba:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001fc4:	78fa      	ldrb	r2, [r7, #3]
 8001fc6:	491a      	ldr	r1, [pc, #104]	; (8002030 <ES_WIFI_Connect+0xe4>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f007 fcd3 	bl	8009974 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f7ff fde1 	bl	8001ba4 <AT_ExecuteCommand>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001fe6:	7dfb      	ldrb	r3, [r7, #23]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d118      	bne.n	800201e <ES_WIFI_Connect+0xd2>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ff2:	4a10      	ldr	r2, [pc, #64]	; (8002034 <ES_WIFI_Connect+0xe8>)
 8001ff4:	6810      	ldr	r0, [r2, #0]
 8001ff6:	6018      	str	r0, [r3, #0]
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002004:	461a      	mov	r2, r3
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f7ff fdcc 	bl	8001ba4 <AT_ExecuteCommand>
 800200c:	4603      	mov	r3, r0
 800200e:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002010:	7dfb      	ldrb	r3, [r7, #23]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d103      	bne.n	800201e <ES_WIFI_Connect+0xd2>
        {
           Obj->NetSettings.IsConnected = 1;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800201e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	0800ac68 	.word	0x0800ac68
 800202c:	0800ac70 	.word	0x0800ac70
 8002030:	0800ac78 	.word	0x0800ac78
 8002034:	0800ac80 	.word	0x0800ac80

08002038 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002046:	4a11      	ldr	r2, [pc, #68]	; (800208c <ES_WIFI_IsConnected+0x54>)
 8002048:	6810      	ldr	r0, [r2, #0]
 800204a:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002058:	461a      	mov	r2, r3
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fda2 	bl	8001ba4 <AT_ExecuteCommand>
 8002060:	4603      	mov	r3, r0
 8002062:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002064:	7bfb      	ldrb	r3, [r7, #15]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d108      	bne.n	800207c <ES_WIFI_IsConnected+0x44>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	33d2      	adds	r3, #210	; 0xd2
 8002074:	4619      	mov	r1, r3
 8002076:	4610      	mov	r0, r2
 8002078:	f7ff fd7e 	bl	8001b78 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	0800ac84 	.word	0x0800ac84

08002090 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800209e:	4a10      	ldr	r2, [pc, #64]	; (80020e0 <ES_WIFI_GetNetworkSettings+0x50>)
 80020a0:	6810      	ldr	r0, [r2, #0]
 80020a2:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80020b0:	461a      	mov	r2, r3
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7ff fd76 	bl	8001ba4 <AT_ExecuteCommand>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d108      	bne.n	80020d4 <ES_WIFI_GetNetworkSettings+0x44>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f503 7294 	add.w	r2, r3, #296	; 0x128
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	338d      	adds	r3, #141	; 0x8d
 80020cc:	4619      	mov	r1, r3
 80020ce:	4610      	mov	r0, r2
 80020d0:	f7ff fca2 	bl	8001a18 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	0800ac8c 	.word	0x0800ac8c

080020e4 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80020f4:	4a11      	ldr	r2, [pc, #68]	; (800213c <ES_WIFI_GetMACAddress+0x58>)
 80020f6:	6810      	ldr	r0, [r2, #0]
 80020f8:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002106:	461a      	mov	r2, r3
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff fd4b 	bl	8001ba4 <AT_ExecuteCommand>
 800210e:	4603      	mov	r3, r0
 8002110:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002112:	7bfb      	ldrb	r3, [r7, #15]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10c      	bne.n	8002132 <ES_WIFI_GetMACAddress+0x4e>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800211e:	3302      	adds	r3, #2
 8002120:	4907      	ldr	r1, [pc, #28]	; (8002140 <ES_WIFI_GetMACAddress+0x5c>)
 8002122:	4618      	mov	r0, r3
 8002124:	f007 fc96 	bl	8009a54 <strtok>
 8002128:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 800212a:	6839      	ldr	r1, [r7, #0]
 800212c:	68b8      	ldr	r0, [r7, #8]
 800212e:	f7ff fba8 	bl	8001882 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	0800ace8 	.word	0x0800ace8
 8002140:	0800acec 	.word	0x0800acec

08002144 <ES_WIFI_StartServerSingleConn>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartServerSingleConn(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	785b      	ldrb	r3, [r3, #1]
 800215c:	461a      	mov	r2, r3
 800215e:	494d      	ldr	r1, [pc, #308]	; (8002294 <ES_WIFI_StartServerSingleConn+0x150>)
 8002160:	f007 fc08 	bl	8009974 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002170:	461a      	mov	r2, r3
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff fd16 	bl	8001ba4 <AT_ExecuteCommand>
 8002178:	4603      	mov	r3, r0
 800217a:	73fb      	strb	r3, [r7, #15]
  if(ret != ES_WIFI_STATUS_OK)
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <ES_WIFI_StartServerSingleConn+0x42>
  {
    UNLOCK_WIFI();
    return ret;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	e082      	b.n	800228c <ES_WIFI_StartServerSingleConn+0x148>
  }

  if ((conn->Type != ES_WIFI_UDP_CONNECTION) && (conn->Type != ES_WIFI_UDP_LITE_CONNECTION))
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d01c      	beq.n	80021c8 <ES_WIFI_StartServerSingleConn+0x84>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d018      	beq.n	80021c8 <ES_WIFI_StartServerSingleConn+0x84>
  {
    sprintf((char*)Obj->CmdData,"PK=1,3000\r");
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800219c:	493e      	ldr	r1, [pc, #248]	; (8002298 <ES_WIFI_StartServerSingleConn+0x154>)
 800219e:	461a      	mov	r2, r3
 80021a0:	460b      	mov	r3, r1
 80021a2:	cb03      	ldmia	r3!, {r0, r1}
 80021a4:	6010      	str	r0, [r2, #0]
 80021a6:	6051      	str	r1, [r2, #4]
 80021a8:	8819      	ldrh	r1, [r3, #0]
 80021aa:	789b      	ldrb	r3, [r3, #2]
 80021ac:	8111      	strh	r1, [r2, #8]
 80021ae:	7293      	strb	r3, [r2, #10]
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80021bc:	461a      	mov	r2, r3
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff fcf0 	bl	8001ba4 <AT_ExecuteCommand>
 80021c4:	4603      	mov	r3, r0
 80021c6:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == ES_WIFI_STATUS_OK)
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d15d      	bne.n	800228a <ES_WIFI_StartServerSingleConn+0x146>
  {
      sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	4930      	ldr	r1, [pc, #192]	; (800229c <ES_WIFI_StartServerSingleConn+0x158>)
 80021dc:	f007 fbca 	bl	8009974 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80021ec:	461a      	mov	r2, r3
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff fcd8 	bl	8001ba4 <AT_ExecuteCommand>
 80021f4:	4603      	mov	r3, r0
 80021f6:	73fb      	strb	r3, [r7, #15]
      if(ret == ES_WIFI_STATUS_OK)
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d145      	bne.n	800228a <ES_WIFI_StartServerSingleConn+0x146>
      {
        sprintf((char*)Obj->CmdData,"P8=%d\r", conn->Backlog);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	7c1b      	ldrb	r3, [r3, #16]
 8002208:	461a      	mov	r2, r3
 800220a:	4925      	ldr	r1, [pc, #148]	; (80022a0 <ES_WIFI_StartServerSingleConn+0x15c>)
 800220c:	f007 fbb2 	bl	8009974 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800221c:	461a      	mov	r2, r3
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff fcc0 	bl	8001ba4 <AT_ExecuteCommand>
 8002224:	4603      	mov	r3, r0
 8002226:	73fb      	strb	r3, [r7, #15]
        if (ret == ES_WIFI_STATUS_OK)
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d12d      	bne.n	800228a <ES_WIFI_StartServerSingleConn+0x146>
		    {
		      sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	889b      	ldrh	r3, [r3, #4]
 8002238:	461a      	mov	r2, r3
 800223a:	491a      	ldr	r1, [pc, #104]	; (80022a4 <ES_WIFI_StartServerSingleConn+0x160>)
 800223c:	f007 fb9a 	bl	8009974 <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800224c:	461a      	mov	r2, r3
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff fca8 	bl	8001ba4 <AT_ExecuteCommand>
 8002254:	4603      	mov	r3, r0
 8002256:	73fb      	strb	r3, [r7, #15]
          if (ret == ES_WIFI_STATUS_OK)
 8002258:	7bfb      	ldrb	r3, [r7, #15]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d115      	bne.n	800228a <ES_WIFI_StartServerSingleConn+0x146>
          {
            // multi accept mode
            sprintf((char*)Obj->CmdData,"P5=11\r");
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002264:	4a10      	ldr	r2, [pc, #64]	; (80022a8 <ES_WIFI_StartServerSingleConn+0x164>)
 8002266:	6810      	ldr	r0, [r2, #0]
 8002268:	6018      	str	r0, [r3, #0]
 800226a:	8891      	ldrh	r1, [r2, #4]
 800226c:	7992      	ldrb	r2, [r2, #6]
 800226e:	8099      	strh	r1, [r3, #4]
 8002270:	719a      	strb	r2, [r3, #6]
            ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800227e:	461a      	mov	r2, r3
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f7ff fc8f 	bl	8001ba4 <AT_ExecuteCommand>
 8002286:	4603      	mov	r3, r0
 8002288:	73fb      	strb	r3, [r7, #15]
          }
        }
      }
	}
  UNLOCK_WIFI();
  return ret;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	0800ad50 	.word	0x0800ad50
 8002298:	0800ad98 	.word	0x0800ad98
 800229c:	0800ad58 	.word	0x0800ad58
 80022a0:	0800ada4 	.word	0x0800ada4
 80022a4:	0800ad60 	.word	0x0800ad60
 80022a8:	0800adac 	.word	0x0800adac

080022ac <ES_WIFI_WaitServerConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_WaitServerConnection(ES_WIFIObject_t *Obj,uint32_t timeout,ES_WIFI_Conn_t *conn)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	; 0x28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t      t;
  uint32_t      tlast;
  uint32_t      tstart;
  char          *ptr;

  tstart=HAL_GetTick();
 80022be:	f002 fc57 	bl	8004b70 <HAL_GetTick>
 80022c2:	6278      	str	r0, [r7, #36]	; 0x24
  tlast=tstart+timeout;
 80022c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	4413      	add	r3, r2
 80022ca:	61fb      	str	r3, [r7, #28]
  if (tlast < tstart )
 80022cc:	69fa      	ldr	r2, [r7, #28]
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d201      	bcs.n	80022d8 <ES_WIFI_WaitServerConnection+0x2c>
  {
	   tstart=0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24

  do
  {
#if (ES_WIFI_USE_UART == 0)
    // mandatory to flush MR async messages
    memset(Obj->CmdData,0,sizeof(Obj->CmdData));
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80022de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80022e2:	2100      	movs	r1, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f007 fac1 	bl	800986c <memset>
    sprintf((char*)Obj->CmdData,"MR\r");
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80022f0:	4a71      	ldr	r2, [pc, #452]	; (80024b8 <ES_WIFI_WaitServerConnection+0x20c>)
 80022f2:	6810      	ldr	r0, [r2, #0]
 80022f4:	6018      	str	r0, [r3, #0]
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002302:	461a      	mov	r2, r3
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f7ff fc4d 	bl	8001ba4 <AT_ExecuteCommand>
 800230a:	4603      	mov	r3, r0
 800230c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if(ret == ES_WIFI_STATUS_OK)
 8002310:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002314:	2b00      	cmp	r3, #0
 8002316:	d136      	bne.n	8002386 <ES_WIFI_WaitServerConnection+0xda>
    {
      if((strstr((char *)Obj->CmdData, "[SOMA]")) && (strstr((char *)Obj->CmdData, "[EOMA]")))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800231e:	4967      	ldr	r1, [pc, #412]	; (80024bc <ES_WIFI_WaitServerConnection+0x210>)
 8002320:	4618      	mov	r0, r3
 8002322:	f007 fb7d 	bl	8009a20 <strstr>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d03b      	beq.n	80023a4 <ES_WIFI_WaitServerConnection+0xf8>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002332:	4963      	ldr	r1, [pc, #396]	; (80024c0 <ES_WIFI_WaitServerConnection+0x214>)
 8002334:	4618      	mov	r0, r3
 8002336:	f007 fb73 	bl	8009a20 <strstr>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d031      	beq.n	80023a4 <ES_WIFI_WaitServerConnection+0xf8>
      {
        if(strstr((char *)Obj->CmdData, "Accepted"))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002346:	495f      	ldr	r1, [pc, #380]	; (80024c4 <ES_WIFI_WaitServerConnection+0x218>)
 8002348:	4618      	mov	r0, r3
 800234a:	f007 fb69 	bl	8009a20 <strstr>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d127      	bne.n	80023a4 <ES_WIFI_WaitServerConnection+0xf8>
        {
         //printf("SOMA Accepted\n");
        }
        else if(!strstr((char *)Obj->CmdData,"[SOMA][EOMA]"))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800235a:	495b      	ldr	r1, [pc, #364]	; (80024c8 <ES_WIFI_WaitServerConnection+0x21c>)
 800235c:	4618      	mov	r0, r3
 800235e:	f007 fb5f 	bl	8009a20 <strstr>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d11d      	bne.n	80023a4 <ES_WIFI_WaitServerConnection+0xf8>
        {
          DEBUG("Bad MR stntax msg %s\n", Obj->CmdData);
 8002368:	f44f 62e8 	mov.w	r2, #1856	; 0x740
 800236c:	4957      	ldr	r1, [pc, #348]	; (80024cc <ES_WIFI_WaitServerConnection+0x220>)
 800236e:	4858      	ldr	r0, [pc, #352]	; (80024d0 <ES_WIFI_WaitServerConnection+0x224>)
 8002370:	f007 fa84 	bl	800987c <iprintf>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800237a:	4619      	mov	r1, r3
 800237c:	4855      	ldr	r0, [pc, #340]	; (80024d4 <ES_WIFI_WaitServerConnection+0x228>)
 800237e:	f007 fa7d 	bl	800987c <iprintf>
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8002382:	2302      	movs	r3, #2
 8002384:	e094      	b.n	80024b0 <ES_WIFI_WaitServerConnection+0x204>
        }
      }
    }
    else
    {
      DEBUG("MR command failed %s\n", Obj->CmdData);
 8002386:	f44f 62e9 	mov.w	r2, #1864	; 0x748
 800238a:	4950      	ldr	r1, [pc, #320]	; (80024cc <ES_WIFI_WaitServerConnection+0x220>)
 800238c:	4850      	ldr	r0, [pc, #320]	; (80024d0 <ES_WIFI_WaitServerConnection+0x224>)
 800238e:	f007 fa75 	bl	800987c <iprintf>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002398:	4619      	mov	r1, r3
 800239a:	484f      	ldr	r0, [pc, #316]	; (80024d8 <ES_WIFI_WaitServerConnection+0x22c>)
 800239c:	f007 fa6e 	bl	800987c <iprintf>
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_ERROR;
 80023a0:	2302      	movs	r3, #2
 80023a2:	e085      	b.n	80024b0 <ES_WIFI_WaitServerConnection+0x204>
    }
#endif

    memset(Obj->CmdData,0,sizeof(Obj->CmdData));
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80023aa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80023ae:	2100      	movs	r1, #0
 80023b0:	4618      	mov	r0, r3
 80023b2:	f007 fa5b 	bl	800986c <memset>
    sprintf((char*)Obj->CmdData,"P?\r");
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80023bc:	4a47      	ldr	r2, [pc, #284]	; (80024dc <ES_WIFI_WaitServerConnection+0x230>)
 80023be:	6810      	ldr	r0, [r2, #0]
 80023c0:	6018      	str	r0, [r3, #0]
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80023ce:	461a      	mov	r2, r3
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f7ff fbe7 	bl	8001ba4 <AT_ExecuteCommand>
 80023d6:	4603      	mov	r3, r0
 80023d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if(ret == ES_WIFI_STATUS_OK)
 80023dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d13f      	bne.n	8002464 <ES_WIFI_WaitServerConnection+0x1b8>
    {
      if (strncmp((char *)Obj->CmdData, "\r\n0,0.0.0.0,",12)!=0)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80023ea:	220c      	movs	r2, #12
 80023ec:	493c      	ldr	r1, [pc, #240]	; (80024e0 <ES_WIFI_WaitServerConnection+0x234>)
 80023ee:	4618      	mov	r0, r3
 80023f0:	f007 faef 	bl	80099d2 <strncmp>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d043      	beq.n	8002482 <ES_WIFI_WaitServerConnection+0x1d6>
      {
        ptr = strtok((char *)Obj->CmdData + 2, ",");
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002400:	3302      	adds	r3, #2
 8002402:	4938      	ldr	r1, [pc, #224]	; (80024e4 <ES_WIFI_WaitServerConnection+0x238>)
 8002404:	4618      	mov	r0, r3
 8002406:	f007 fb25 	bl	8009a54 <strtok>
 800240a:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); //port
 800240c:	4935      	ldr	r1, [pc, #212]	; (80024e4 <ES_WIFI_WaitServerConnection+0x238>)
 800240e:	2000      	movs	r0, #0
 8002410:	f007 fb20 	bl	8009a54 <strtok>
 8002414:	6178      	str	r0, [r7, #20]
        ParseIP((char *)ptr, conn->RemoteIP);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3306      	adds	r3, #6
 800241a:	4619      	mov	r1, r3
 800241c:	6978      	ldr	r0, [r7, #20]
 800241e:	f7ff fa5a 	bl	80018d6 <ParseIP>
        ptr = strtok(0, ","); //port
 8002422:	4930      	ldr	r1, [pc, #192]	; (80024e4 <ES_WIFI_WaitServerConnection+0x238>)
 8002424:	2000      	movs	r0, #0
 8002426:	f007 fb15 	bl	8009a54 <strtok>
 800242a:	6178      	str	r0, [r7, #20]
        conn->LocalPort=ParseNumber(ptr,0);
 800242c:	2100      	movs	r1, #0
 800242e:	6978      	ldr	r0, [r7, #20]
 8002430:	f7ff f9e3 	bl	80017fa <ParseNumber>
 8002434:	4603      	mov	r3, r0
 8002436:	b29a      	uxth	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	809a      	strh	r2, [r3, #4]
        ptr = strtok(0, ","); //ip
 800243c:	4929      	ldr	r1, [pc, #164]	; (80024e4 <ES_WIFI_WaitServerConnection+0x238>)
 800243e:	2000      	movs	r0, #0
 8002440:	f007 fb08 	bl	8009a54 <strtok>
 8002444:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); //remote port
 8002446:	4927      	ldr	r1, [pc, #156]	; (80024e4 <ES_WIFI_WaitServerConnection+0x238>)
 8002448:	2000      	movs	r0, #0
 800244a:	f007 fb03 	bl	8009a54 <strtok>
 800244e:	6178      	str	r0, [r7, #20]
        conn->RemotePort=ParseNumber(ptr,0);
 8002450:	2100      	movs	r1, #0
 8002452:	6978      	ldr	r0, [r7, #20]
 8002454:	f7ff f9d1 	bl	80017fa <ParseNumber>
 8002458:	4603      	mov	r3, r0
 800245a:	b29a      	uxth	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	805a      	strh	r2, [r3, #2]
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	e025      	b.n	80024b0 <ES_WIFI_WaitServerConnection+0x204>
      }
    }
    else
    {
      DEBUG("P? command failed %s\n", Obj->CmdData);
 8002464:	f240 7263 	movw	r2, #1891	; 0x763
 8002468:	4918      	ldr	r1, [pc, #96]	; (80024cc <ES_WIFI_WaitServerConnection+0x220>)
 800246a:	4819      	ldr	r0, [pc, #100]	; (80024d0 <ES_WIFI_WaitServerConnection+0x224>)
 800246c:	f007 fa06 	bl	800987c <iprintf>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002476:	4619      	mov	r1, r3
 8002478:	481b      	ldr	r0, [pc, #108]	; (80024e8 <ES_WIFI_WaitServerConnection+0x23c>)
 800247a:	f007 f9ff 	bl	800987c <iprintf>
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_ERROR;
 800247e:	2302      	movs	r3, #2
 8002480:	e016      	b.n	80024b0 <ES_WIFI_WaitServerConnection+0x204>
    }

    UNLOCK_WIFI();
    Obj->fops.IO_Delay(100);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8002488:	2064      	movs	r0, #100	; 0x64
 800248a:	4798      	blx	r3
    LOCK_WIFI();
    t = HAL_GetTick();
 800248c:	f002 fb70 	bl	8004b70 <HAL_GetTick>
 8002490:	61b8      	str	r0, [r7, #24]
  }
  while ((timeout==0) ||((t < tlast) || (t < tstart)));
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	2b00      	cmp	r3, #0
 8002496:	f43f af1f 	beq.w	80022d8 <ES_WIFI_WaitServerConnection+0x2c>
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	429a      	cmp	r2, r3
 80024a0:	f4ff af1a 	bcc.w	80022d8 <ES_WIFI_WaitServerConnection+0x2c>
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	429a      	cmp	r2, r3
 80024aa:	f4ff af15 	bcc.w	80022d8 <ES_WIFI_WaitServerConnection+0x2c>
  return ES_WIFI_STATUS_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3728      	adds	r7, #40	; 0x28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	0800ac60 	.word	0x0800ac60
 80024bc:	0800adb4 	.word	0x0800adb4
 80024c0:	0800adbc 	.word	0x0800adbc
 80024c4:	0800adc4 	.word	0x0800adc4
 80024c8:	0800add0 	.word	0x0800add0
 80024cc:	0800ade0 	.word	0x0800ade0
 80024d0:	0800adf8 	.word	0x0800adf8
 80024d4:	0800ae00 	.word	0x0800ae00
 80024d8:	0800ae18 	.word	0x0800ae18
 80024dc:	0800ae30 	.word	0x0800ae30
 80024e0:	0800ae34 	.word	0x0800ae34
 80024e4:	0800ac20 	.word	0x0800ac20
 80024e8:	0800ae44 	.word	0x0800ae44

080024ec <ES_WIFI_CloseServerConnection>:
  * @param  Obj: pointer to module handle
  * @param  socket:  server socket
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_CloseServerConnection(ES_WIFIObject_t *Obj, int socket)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();
  sprintf((char*)Obj->CmdData,"P0=%d\r", socket);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	4926      	ldr	r1, [pc, #152]	; (8002598 <ES_WIFI_CloseServerConnection+0xac>)
 8002500:	4618      	mov	r0, r3
 8002502:	f007 fa37 	bl	8009974 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002512:	461a      	mov	r2, r3
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff fb45 	bl	8001ba4 <AT_ExecuteCommand>
 800251a:	4603      	mov	r3, r0
 800251c:	73fb      	strb	r3, [r7, #15]
  if(ret != ES_WIFI_STATUS_OK)
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00e      	beq.n	8002542 <ES_WIFI_CloseServerConnection+0x56>
  {
    DEBUG(" Can not select socket %s\n", Obj->CmdData);
 8002524:	f240 727f 	movw	r2, #1919	; 0x77f
 8002528:	491c      	ldr	r1, [pc, #112]	; (800259c <ES_WIFI_CloseServerConnection+0xb0>)
 800252a:	481d      	ldr	r0, [pc, #116]	; (80025a0 <ES_WIFI_CloseServerConnection+0xb4>)
 800252c:	f007 f9a6 	bl	800987c <iprintf>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002536:	4619      	mov	r1, r3
 8002538:	481a      	ldr	r0, [pc, #104]	; (80025a4 <ES_WIFI_CloseServerConnection+0xb8>)
 800253a:	f007 f99f 	bl	800987c <iprintf>
    UNLOCK_WIFI();
    return ret;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	e026      	b.n	8002590 <ES_WIFI_CloseServerConnection+0xa4>
  }

  sprintf((char*)Obj->CmdData,"P5=10\r");
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002548:	4a17      	ldr	r2, [pc, #92]	; (80025a8 <ES_WIFI_CloseServerConnection+0xbc>)
 800254a:	6810      	ldr	r0, [r2, #0]
 800254c:	6018      	str	r0, [r3, #0]
 800254e:	8891      	ldrh	r1, [r2, #4]
 8002550:	7992      	ldrb	r2, [r2, #6]
 8002552:	8099      	strh	r1, [r3, #4]
 8002554:	719a      	strb	r2, [r3, #6]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002562:	461a      	mov	r2, r3
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f7ff fb1d 	bl	8001ba4 <AT_ExecuteCommand>
 800256a:	4603      	mov	r3, r0
 800256c:	73fb      	strb	r3, [r7, #15]
  if(ret != ES_WIFI_STATUS_OK)
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00c      	beq.n	800258e <ES_WIFI_CloseServerConnection+0xa2>
  {
    DEBUG(" Open next failed %s\n", Obj->CmdData);
 8002574:	f44f 62f1 	mov.w	r2, #1928	; 0x788
 8002578:	4908      	ldr	r1, [pc, #32]	; (800259c <ES_WIFI_CloseServerConnection+0xb0>)
 800257a:	4809      	ldr	r0, [pc, #36]	; (80025a0 <ES_WIFI_CloseServerConnection+0xb4>)
 800257c:	f007 f97e 	bl	800987c <iprintf>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002586:	4619      	mov	r1, r3
 8002588:	4808      	ldr	r0, [pc, #32]	; (80025ac <ES_WIFI_CloseServerConnection+0xc0>)
 800258a:	f007 f977 	bl	800987c <iprintf>
  }

  UNLOCK_WIFI();
  return ret;
 800258e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	0800ad50 	.word	0x0800ad50
 800259c:	0800ade0 	.word	0x0800ade0
 80025a0:	0800adf8 	.word	0x0800adf8
 80025a4:	0800ae5c 	.word	0x0800ae5c
 80025a8:	0800ae78 	.word	0x0800ae78
 80025ac:	0800ae80 	.word	0x0800ae80

080025b0 <ES_WIFI_StopServerSingleConn>:
  * @brief  Stop a Server.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopServerSingleConn(ES_WIFIObject_t *Obj, int socket)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();
  sprintf((char*)Obj->CmdData,"P0=%d\r", socket);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	4926      	ldr	r1, [pc, #152]	; (800265c <ES_WIFI_StopServerSingleConn+0xac>)
 80025c4:	4618      	mov	r0, r3
 80025c6:	f007 f9d5 	bl	8009974 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80025d6:	461a      	mov	r2, r3
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff fae3 	bl	8001ba4 <AT_ExecuteCommand>
 80025de:	4603      	mov	r3, r0
 80025e0:	73fb      	strb	r3, [r7, #15]
  if(ret != ES_WIFI_STATUS_OK)
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <ES_WIFI_StopServerSingleConn+0x56>
  {
    DEBUG("Selecting socket failed: %s\n", Obj->CmdData);
 80025e8:	f240 729e 	movw	r2, #1950	; 0x79e
 80025ec:	491c      	ldr	r1, [pc, #112]	; (8002660 <ES_WIFI_StopServerSingleConn+0xb0>)
 80025ee:	481d      	ldr	r0, [pc, #116]	; (8002664 <ES_WIFI_StopServerSingleConn+0xb4>)
 80025f0:	f007 f944 	bl	800987c <iprintf>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80025fa:	4619      	mov	r1, r3
 80025fc:	481a      	ldr	r0, [pc, #104]	; (8002668 <ES_WIFI_StopServerSingleConn+0xb8>)
 80025fe:	f007 f93d 	bl	800987c <iprintf>
    UNLOCK_WIFI();
    return ret;
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	e026      	b.n	8002654 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  sprintf((char*)Obj->CmdData,"P5=0\r");
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800260c:	4a17      	ldr	r2, [pc, #92]	; (800266c <ES_WIFI_StopServerSingleConn+0xbc>)
 800260e:	6810      	ldr	r0, [r2, #0]
 8002610:	6018      	str	r0, [r3, #0]
 8002612:	8892      	ldrh	r2, [r2, #4]
 8002614:	809a      	strh	r2, [r3, #4]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002622:	461a      	mov	r2, r3
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff fabd 	bl	8001ba4 <AT_ExecuteCommand>
 800262a:	4603      	mov	r3, r0
 800262c:	73fb      	strb	r3, [r7, #15]
  if(ret != ES_WIFI_STATUS_OK)
 800262e:	7bfb      	ldrb	r3, [r7, #15]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00e      	beq.n	8002652 <ES_WIFI_StopServerSingleConn+0xa2>
  {
    DEBUG("Stopping server failed %s\n", Obj->CmdData);
 8002634:	f240 72a7 	movw	r2, #1959	; 0x7a7
 8002638:	4909      	ldr	r1, [pc, #36]	; (8002660 <ES_WIFI_StopServerSingleConn+0xb0>)
 800263a:	480a      	ldr	r0, [pc, #40]	; (8002664 <ES_WIFI_StopServerSingleConn+0xb4>)
 800263c:	f007 f91e 	bl	800987c <iprintf>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002646:	4619      	mov	r1, r3
 8002648:	4809      	ldr	r0, [pc, #36]	; (8002670 <ES_WIFI_StopServerSingleConn+0xc0>)
 800264a:	f007 f917 	bl	800987c <iprintf>
    UNLOCK_WIFI();
    return ret;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	e000      	b.n	8002654 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  UNLOCK_WIFI();
  return ret;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	0800ad50 	.word	0x0800ad50
 8002660:	0800ade0 	.word	0x0800ade0
 8002664:	0800adf8 	.word	0x0800adf8
 8002668:	0800ae98 	.word	0x0800ae98
 800266c:	0800aeb8 	.word	0x0800aeb8
 8002670:	0800aec0 	.word	0x0800aec0

08002674 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af02      	add	r7, sp, #8
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	461a      	mov	r2, r3
 8002680:	460b      	mov	r3, r1
 8002682:	72fb      	strb	r3, [r7, #11]
 8002684:	4613      	mov	r3, r2
 8002686:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002688:	2302      	movs	r3, #2
 800268a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 800268c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268e:	2b00      	cmp	r3, #0
 8002690:	d102      	bne.n	8002698 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002692:	2301      	movs	r3, #1
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e001      	b.n	800269c <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 800269c:	893b      	ldrh	r3, [r7, #8]
 800269e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80026a2:	d302      	bcc.n	80026aa <ES_WIFI_SendData+0x36>
 80026a4:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 80026a8:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 80026aa:	6a3b      	ldr	r3, [r7, #32]
 80026ac:	893a      	ldrh	r2, [r7, #8]
 80026ae:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80026b6:	7afa      	ldrb	r2, [r7, #11]
 80026b8:	4942      	ldr	r1, [pc, #264]	; (80027c4 <ES_WIFI_SendData+0x150>)
 80026ba:	4618      	mov	r0, r3
 80026bc:	f007 f95a 	bl	8009974 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80026cc:	461a      	mov	r2, r3
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f7ff fa68 	bl	8001ba4 <AT_ExecuteCommand>
 80026d4:	4603      	mov	r3, r0
 80026d6:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d15e      	bne.n	800279c <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80026e4:	697a      	ldr	r2, [r7, #20]
 80026e6:	4938      	ldr	r1, [pc, #224]	; (80027c8 <ES_WIFI_SendData+0x154>)
 80026e8:	4618      	mov	r0, r3
 80026ea:	f007 f943 	bl	8009974 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80026fa:	461a      	mov	r2, r3
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f7ff fa51 	bl	8001ba4 <AT_ExecuteCommand>
 8002702:	4603      	mov	r3, r0
 8002704:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002706:	7cfb      	ldrb	r3, [r7, #19]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d13d      	bne.n	8002788 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002712:	893a      	ldrh	r2, [r7, #8]
 8002714:	492d      	ldr	r1, [pc, #180]	; (80027cc <ES_WIFI_SendData+0x158>)
 8002716:	4618      	mov	r0, r3
 8002718:	f007 f92c 	bl	8009974 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002728:	893a      	ldrh	r2, [r7, #8]
 800272a:	9300      	str	r3, [sp, #0]
 800272c:	4613      	mov	r3, r2
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fa9d 	bl	8001c70 <AT_RequestSendData>
 8002736:	4603      	mov	r3, r0
 8002738:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 800273a:	7cfb      	ldrb	r3, [r7, #19]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d119      	bne.n	8002774 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002746:	4922      	ldr	r1, [pc, #136]	; (80027d0 <ES_WIFI_SendData+0x15c>)
 8002748:	4618      	mov	r0, r3
 800274a:	f007 f969 	bl	8009a20 <strstr>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d02c      	beq.n	80027ae <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002754:	f640 025b 	movw	r2, #2139	; 0x85b
 8002758:	491e      	ldr	r1, [pc, #120]	; (80027d4 <ES_WIFI_SendData+0x160>)
 800275a:	481f      	ldr	r0, [pc, #124]	; (80027d8 <ES_WIFI_SendData+0x164>)
 800275c:	f007 f88e 	bl	800987c <iprintf>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002766:	4619      	mov	r1, r3
 8002768:	481c      	ldr	r0, [pc, #112]	; (80027dc <ES_WIFI_SendData+0x168>)
 800276a:	f007 f887 	bl	800987c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800276e:	2302      	movs	r3, #2
 8002770:	74fb      	strb	r3, [r7, #19]
 8002772:	e01c      	b.n	80027ae <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002774:	f640 0261 	movw	r2, #2145	; 0x861
 8002778:	4916      	ldr	r1, [pc, #88]	; (80027d4 <ES_WIFI_SendData+0x160>)
 800277a:	4817      	ldr	r0, [pc, #92]	; (80027d8 <ES_WIFI_SendData+0x164>)
 800277c:	f007 f87e 	bl	800987c <iprintf>
 8002780:	4817      	ldr	r0, [pc, #92]	; (80027e0 <ES_WIFI_SendData+0x16c>)
 8002782:	f007 f8ef 	bl	8009964 <puts>
 8002786:	e012      	b.n	80027ae <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002788:	f640 0266 	movw	r2, #2150	; 0x866
 800278c:	4911      	ldr	r1, [pc, #68]	; (80027d4 <ES_WIFI_SendData+0x160>)
 800278e:	4812      	ldr	r0, [pc, #72]	; (80027d8 <ES_WIFI_SendData+0x164>)
 8002790:	f007 f874 	bl	800987c <iprintf>
 8002794:	4813      	ldr	r0, [pc, #76]	; (80027e4 <ES_WIFI_SendData+0x170>)
 8002796:	f007 f8e5 	bl	8009964 <puts>
 800279a:	e008      	b.n	80027ae <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 800279c:	f640 026b 	movw	r2, #2155	; 0x86b
 80027a0:	490c      	ldr	r1, [pc, #48]	; (80027d4 <ES_WIFI_SendData+0x160>)
 80027a2:	480d      	ldr	r0, [pc, #52]	; (80027d8 <ES_WIFI_SendData+0x164>)
 80027a4:	f007 f86a 	bl	800987c <iprintf>
 80027a8:	480f      	ldr	r0, [pc, #60]	; (80027e8 <ES_WIFI_SendData+0x174>)
 80027aa:	f007 f8db 	bl	8009964 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 80027ae:	7cfb      	ldrb	r3, [r7, #19]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d102      	bne.n	80027ba <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	2200      	movs	r2, #0
 80027b8:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 80027ba:	7cfb      	ldrb	r3, [r7, #19]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	0800ad50 	.word	0x0800ad50
 80027c8:	0800af04 	.word	0x0800af04
 80027cc:	0800af0c 	.word	0x0800af0c
 80027d0:	0800af18 	.word	0x0800af18
 80027d4:	0800ade0 	.word	0x0800ade0
 80027d8:	0800adf8 	.word	0x0800adf8
 80027dc:	0800af20 	.word	0x0800af20
 80027e0:	0800af3c 	.word	0x0800af3c
 80027e4:	0800af58 	.word	0x0800af58
 80027e8:	0800af6c 	.word	0x0800af6c

080027ec <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	607a      	str	r2, [r7, #4]
 80027f6:	461a      	mov	r2, r3
 80027f8:	460b      	mov	r3, r1
 80027fa:	72fb      	strb	r3, [r7, #11]
 80027fc:	4613      	mov	r3, r2
 80027fe:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002800:	2302      	movs	r3, #2
 8002802:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	2b00      	cmp	r3, #0
 8002808:	d102      	bne.n	8002810 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 800280a:	2301      	movs	r3, #1
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e001      	b.n	8002814 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002814:	893b      	ldrh	r3, [r7, #8]
 8002816:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800281a:	f200 808a 	bhi.w	8002932 <ES_WIFI_ReceiveData+0x146>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002824:	7afa      	ldrb	r2, [r7, #11]
 8002826:	4945      	ldr	r1, [pc, #276]	; (800293c <ES_WIFI_ReceiveData+0x150>)
 8002828:	4618      	mov	r0, r3
 800282a:	f007 f8a3 	bl	8009974 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800283a:	461a      	mov	r2, r3
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f7ff f9b1 	bl	8001ba4 <AT_ExecuteCommand>
 8002842:	4603      	mov	r3, r0
 8002844:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002846:	7cfb      	ldrb	r3, [r7, #19]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d164      	bne.n	8002916 <ES_WIFI_ReceiveData+0x12a>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002852:	893a      	ldrh	r2, [r7, #8]
 8002854:	493a      	ldr	r1, [pc, #232]	; (8002940 <ES_WIFI_ReceiveData+0x154>)
 8002856:	4618      	mov	r0, r3
 8002858:	f007 f88c 	bl	8009974 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002868:	461a      	mov	r2, r3
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f7ff f99a 	bl	8001ba4 <AT_ExecuteCommand>
 8002870:	4603      	mov	r3, r0
 8002872:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8002874:	7cfb      	ldrb	r3, [r7, #19]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d140      	bne.n	80028fc <ES_WIFI_ReceiveData+0x110>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	4930      	ldr	r1, [pc, #192]	; (8002944 <ES_WIFI_ReceiveData+0x158>)
 8002884:	4618      	mov	r0, r3
 8002886:	f007 f875 	bl	8009974 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002896:	461a      	mov	r2, r3
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f7ff f983 	bl	8001ba4 <AT_ExecuteCommand>
 800289e:	4603      	mov	r3, r0
 80028a0:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 80028a2:	7cfb      	ldrb	r3, [r7, #19]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d11f      	bne.n	80028e8 <ES_WIFI_ReceiveData+0xfc>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80028ae:	4a26      	ldr	r2, [pc, #152]	; (8002948 <ES_WIFI_ReceiveData+0x15c>)
 80028b0:	6810      	ldr	r0, [r2, #0]
 80028b2:	6018      	str	r0, [r3, #0]
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80028ba:	893a      	ldrh	r2, [r7, #8]
 80028bc:	6a3b      	ldr	r3, [r7, #32]
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	4613      	mov	r3, r2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f7ff fa49 	bl	8001d5c <AT_RequestReceiveData>
 80028ca:	4603      	mov	r3, r0
 80028cc:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 80028ce:	7cfb      	ldrb	r3, [r7, #19]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d02e      	beq.n	8002932 <ES_WIFI_ReceiveData+0x146>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 80028d4:	f640 02fc 	movw	r2, #2300	; 0x8fc
 80028d8:	491c      	ldr	r1, [pc, #112]	; (800294c <ES_WIFI_ReceiveData+0x160>)
 80028da:	481d      	ldr	r0, [pc, #116]	; (8002950 <ES_WIFI_ReceiveData+0x164>)
 80028dc:	f006 ffce 	bl	800987c <iprintf>
 80028e0:	481c      	ldr	r0, [pc, #112]	; (8002954 <ES_WIFI_ReceiveData+0x168>)
 80028e2:	f007 f83f 	bl	8009964 <puts>
 80028e6:	e024      	b.n	8002932 <ES_WIFI_ReceiveData+0x146>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 80028e8:	f640 1201 	movw	r2, #2305	; 0x901
 80028ec:	4917      	ldr	r1, [pc, #92]	; (800294c <ES_WIFI_ReceiveData+0x160>)
 80028ee:	4818      	ldr	r0, [pc, #96]	; (8002950 <ES_WIFI_ReceiveData+0x164>)
 80028f0:	f006 ffc4 	bl	800987c <iprintf>
 80028f4:	4818      	ldr	r0, [pc, #96]	; (8002958 <ES_WIFI_ReceiveData+0x16c>)
 80028f6:	f007 f835 	bl	8009964 <puts>
 80028fa:	e01a      	b.n	8002932 <ES_WIFI_ReceiveData+0x146>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 80028fc:	f640 1206 	movw	r2, #2310	; 0x906
 8002900:	4912      	ldr	r1, [pc, #72]	; (800294c <ES_WIFI_ReceiveData+0x160>)
 8002902:	4813      	ldr	r0, [pc, #76]	; (8002950 <ES_WIFI_ReceiveData+0x164>)
 8002904:	f006 ffba 	bl	800987c <iprintf>
 8002908:	4814      	ldr	r0, [pc, #80]	; (800295c <ES_WIFI_ReceiveData+0x170>)
 800290a:	f007 f82b 	bl	8009964 <puts>
        *Receivedlen = 0;
 800290e:	6a3b      	ldr	r3, [r7, #32]
 8002910:	2200      	movs	r2, #0
 8002912:	801a      	strh	r2, [r3, #0]
 8002914:	e00d      	b.n	8002932 <ES_WIFI_ReceiveData+0x146>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8002916:	f640 120c 	movw	r2, #2316	; 0x90c
 800291a:	490c      	ldr	r1, [pc, #48]	; (800294c <ES_WIFI_ReceiveData+0x160>)
 800291c:	480c      	ldr	r0, [pc, #48]	; (8002950 <ES_WIFI_ReceiveData+0x164>)
 800291e:	f006 ffad 	bl	800987c <iprintf>
 8002922:	480f      	ldr	r0, [pc, #60]	; (8002960 <ES_WIFI_ReceiveData+0x174>)
 8002924:	f007 f81e 	bl	8009964 <puts>
      issue15++;
 8002928:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <ES_WIFI_ReceiveData+0x178>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <ES_WIFI_ReceiveData+0x178>)
 8002930:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002932:	7cfb      	ldrb	r3, [r7, #19]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	0800ad50 	.word	0x0800ad50
 8002940:	0800af90 	.word	0x0800af90
 8002944:	0800af98 	.word	0x0800af98
 8002948:	0800afa0 	.word	0x0800afa0
 800294c:	0800ade0 	.word	0x0800ade0
 8002950:	0800adf8 	.word	0x0800adf8
 8002954:	0800afa4 	.word	0x0800afa4
 8002958:	0800afc4 	.word	0x0800afc4
 800295c:	0800afdc 	.word	0x0800afdc
 8002960:	0800affc 	.word	0x0800affc
 8002964:	20000094 	.word	0x20000094

08002968 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08c      	sub	sp, #48	; 0x30
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8002970:	4b56      	ldr	r3, [pc, #344]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 8002972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002974:	4a55      	ldr	r2, [pc, #340]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 8002976:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800297a:	6593      	str	r3, [r2, #88]	; 0x58
 800297c:	4b53      	ldr	r3, [pc, #332]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 800297e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002980:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002984:	61bb      	str	r3, [r7, #24]
 8002986:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002988:	4b50      	ldr	r3, [pc, #320]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 800298a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298c:	4a4f      	ldr	r2, [pc, #316]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 800298e:	f043 0302 	orr.w	r3, r3, #2
 8002992:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002994:	4b4d      	ldr	r3, [pc, #308]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 8002996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a0:	4b4a      	ldr	r3, [pc, #296]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a4:	4a49      	ldr	r2, [pc, #292]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029a6:	f043 0304 	orr.w	r3, r3, #4
 80029aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ac:	4b47      	ldr	r3, [pc, #284]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	613b      	str	r3, [r7, #16]
 80029b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029b8:	4b44      	ldr	r3, [pc, #272]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029bc:	4a43      	ldr	r2, [pc, #268]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029be:	f043 0310 	orr.w	r3, r3, #16
 80029c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c4:	4b41      	ldr	r3, [pc, #260]	; (8002acc <SPI_WIFI_MspInit+0x164>)
 80029c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c8:	f003 0310 	and.w	r3, r3, #16
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80029d0:	2200      	movs	r2, #0
 80029d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029d6:	483e      	ldr	r0, [pc, #248]	; (8002ad0 <SPI_WIFI_MspInit+0x168>)
 80029d8:	f002 fc0a 	bl	80051f0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80029dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029e0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80029ee:	f107 031c 	add.w	r3, r7, #28
 80029f2:	4619      	mov	r1, r3
 80029f4:	4836      	ldr	r0, [pc, #216]	; (8002ad0 <SPI_WIFI_MspInit+0x168>)
 80029f6:	f002 fa3b 	bl	8004e70 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80029fa:	2302      	movs	r3, #2
 80029fc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80029fe:	4b35      	ldr	r3, [pc, #212]	; (8002ad4 <SPI_WIFI_MspInit+0x16c>)
 8002a00:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002a06:	2300      	movs	r3, #0
 8002a08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4831      	ldr	r0, [pc, #196]	; (8002ad8 <SPI_WIFI_MspInit+0x170>)
 8002a12:	f002 fa2d 	bl	8004e70 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8002a16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a1a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002a24:	2300      	movs	r3, #0
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4829      	ldr	r0, [pc, #164]	; (8002ad8 <SPI_WIFI_MspInit+0x170>)
 8002a34:	f002 fa1c 	bl	8004e70 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8002a38:	2201      	movs	r2, #1
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	4826      	ldr	r0, [pc, #152]	; (8002ad8 <SPI_WIFI_MspInit+0x170>)
 8002a3e:	f002 fbd7 	bl	80051f0 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002a42:	2301      	movs	r3, #1
 8002a44:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002a46:	2301      	movs	r3, #1
 8002a48:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8002a52:	f107 031c 	add.w	r3, r7, #28
 8002a56:	4619      	mov	r1, r3
 8002a58:	481f      	ldr	r0, [pc, #124]	; (8002ad8 <SPI_WIFI_MspInit+0x170>)
 8002a5a:	f002 fa09 	bl	8004e70 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8002a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a62:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002a64:	2302      	movs	r3, #2
 8002a66:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002a70:	2306      	movs	r3, #6
 8002a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8002a74:	f107 031c 	add.w	r3, r7, #28
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4818      	ldr	r0, [pc, #96]	; (8002adc <SPI_WIFI_MspInit+0x174>)
 8002a7c:	f002 f9f8 	bl	8004e70 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8002a80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a84:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002a92:	2306      	movs	r3, #6
 8002a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002a96:	f107 031c 	add.w	r3, r7, #28
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	480f      	ldr	r0, [pc, #60]	; (8002adc <SPI_WIFI_MspInit+0x174>)
 8002a9e:	f002 f9e7 	bl	8004e70 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8002aa2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002aa6:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002aac:	2301      	movs	r3, #1
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002ab4:	2306      	movs	r3, #6
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002ab8:	f107 031c 	add.w	r3, r7, #28
 8002abc:	4619      	mov	r1, r3
 8002abe:	4807      	ldr	r0, [pc, #28]	; (8002adc <SPI_WIFI_MspInit+0x174>)
 8002ac0:	f002 f9d6 	bl	8004e70 <HAL_GPIO_Init>
}
 8002ac4:	bf00      	nop
 8002ac6:	3730      	adds	r7, #48	; 0x30
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	48000400 	.word	0x48000400
 8002ad4:	10110000 	.word	0x10110000
 8002ad8:	48001000 	.word	0x48001000
 8002adc:	48000800 	.word	0x48000800

08002ae0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8002aee:	88fb      	ldrh	r3, [r7, #6]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d145      	bne.n	8002b80 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002af4:	4b27      	ldr	r3, [pc, #156]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002af6:	4a28      	ldr	r2, [pc, #160]	; (8002b98 <SPI_WIFI_Init+0xb8>)
 8002af8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002afa:	4826      	ldr	r0, [pc, #152]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002afc:	f7ff ff34 	bl	8002968 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002b00:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b02:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b06:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002b08:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b10:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8002b14:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002b16:	4b1f      	ldr	r3, [pc, #124]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002b1c:	4b1d      	ldr	r3, [pc, #116]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8002b22:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b28:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8002b2a:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b2c:	2210      	movs	r2, #16
 8002b2e:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002b30:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002b36:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002b3c:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002b42:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002b48:	4812      	ldr	r0, [pc, #72]	; (8002b94 <SPI_WIFI_Init+0xb4>)
 8002b4a:	f004 fbf1 	bl	8007330 <HAL_SPI_Init>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
 8002b58:	e018      	b.n	8002b8c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	2007      	movs	r0, #7
 8002b60:	f002 f90f 	bl	8004d82 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8002b64:	2007      	movs	r0, #7
 8002b66:	f002 f928 	bl	8004dba <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	2033      	movs	r0, #51	; 0x33
 8002b70:	f002 f907 	bl	8004d82 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8002b74:	2033      	movs	r0, #51	; 0x33
 8002b76:	f002 f920 	bl	8004dba <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8002b7a:	200a      	movs	r0, #10
 8002b7c:	f000 f9fe 	bl	8002f7c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8002b80:	f000 f80c 	bl	8002b9c <SPI_WIFI_ResetModule>
 8002b84:	4603      	mov	r3, r0
 8002b86:	73fb      	strb	r3, [r7, #15]

  return rc;
 8002b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	200007ec 	.word	0x200007ec
 8002b98:	40003c00 	.word	0x40003c00

08002b9c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8002ba2:	f001 ffe5 	bl	8004b70 <HAL_GetTick>
 8002ba6:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8002bac:	2200      	movs	r2, #0
 8002bae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bb2:	4830      	ldr	r0, [pc, #192]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002bb4:	f002 fb1c 	bl	80051f0 <HAL_GPIO_WritePin>
 8002bb8:	200a      	movs	r0, #10
 8002bba:	f001 ffe5 	bl	8004b88 <HAL_Delay>
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bc4:	482b      	ldr	r0, [pc, #172]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002bc6:	f002 fb13 	bl	80051f0 <HAL_GPIO_WritePin>
 8002bca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002bce:	f001 ffdb 	bl	8004b88 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	4827      	ldr	r0, [pc, #156]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002bd8:	f002 fb0a 	bl	80051f0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002bdc:	200f      	movs	r0, #15
 8002bde:	f000 f9cd 	bl	8002f7c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8002be2:	e020      	b.n	8002c26 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
 8002be6:	463a      	mov	r2, r7
 8002be8:	18d1      	adds	r1, r2, r3
 8002bea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4821      	ldr	r0, [pc, #132]	; (8002c78 <SPI_WIFI_ResetModule+0xdc>)
 8002bf2:	f004 fc63 	bl	80074bc <HAL_SPI_Receive>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8002c00:	f001 ffb6 	bl	8004b70 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c0e:	d202      	bcs.n	8002c16 <SPI_WIFI_ResetModule+0x7a>
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d007      	beq.n	8002c26 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8002c16:	2201      	movs	r2, #1
 8002c18:	2101      	movs	r1, #1
 8002c1a:	4816      	ldr	r0, [pc, #88]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002c1c:	f002 fae8 	bl	80051f0 <HAL_GPIO_WritePin>
      return -1;
 8002c20:	f04f 33ff 	mov.w	r3, #4294967295
 8002c24:	e021      	b.n	8002c6a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8002c26:	2102      	movs	r1, #2
 8002c28:	4812      	ldr	r0, [pc, #72]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002c2a:	f002 fac9 	bl	80051c0 <HAL_GPIO_ReadPin>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d0d7      	beq.n	8002be4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8002c34:	2201      	movs	r2, #1
 8002c36:	2101      	movs	r1, #1
 8002c38:	480e      	ldr	r0, [pc, #56]	; (8002c74 <SPI_WIFI_ResetModule+0xd8>)
 8002c3a:	f002 fad9 	bl	80051f0 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002c3e:	783b      	ldrb	r3, [r7, #0]
 8002c40:	2b15      	cmp	r3, #21
 8002c42:	d10e      	bne.n	8002c62 <SPI_WIFI_ResetModule+0xc6>
 8002c44:	787b      	ldrb	r3, [r7, #1]
 8002c46:	2b15      	cmp	r3, #21
 8002c48:	d10b      	bne.n	8002c62 <SPI_WIFI_ResetModule+0xc6>
 8002c4a:	78bb      	ldrb	r3, [r7, #2]
 8002c4c:	2b0d      	cmp	r3, #13
 8002c4e:	d108      	bne.n	8002c62 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002c50:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002c52:	2b0a      	cmp	r3, #10
 8002c54:	d105      	bne.n	8002c62 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002c56:	793b      	ldrb	r3, [r7, #4]
 8002c58:	2b3e      	cmp	r3, #62	; 0x3e
 8002c5a:	d102      	bne.n	8002c62 <SPI_WIFI_ResetModule+0xc6>
 8002c5c:	797b      	ldrb	r3, [r7, #5]
 8002c5e:	2b20      	cmp	r3, #32
 8002c60:	d002      	beq.n	8002c68 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
 8002c66:	e000      	b.n	8002c6a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	48001000 	.word	0x48001000
 8002c78:	200007ec 	.word	0x200007ec

08002c7c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8002c80:	4802      	ldr	r0, [pc, #8]	; (8002c8c <SPI_WIFI_DeInit+0x10>)
 8002c82:	f004 fbdf 	bl	8007444 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	200007ec 	.word	0x200007ec

08002c90 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8002c98:	f001 ff6a 	bl	8004b70 <HAL_GetTick>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8002ca0:	e00a      	b.n	8002cb8 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002ca2:	f001 ff65 	bl	8004b70 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1ad2      	subs	r2, r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d902      	bls.n	8002cb8 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	e007      	b.n	8002cc8 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 8002cb8:	2102      	movs	r1, #2
 8002cba:	4805      	ldr	r0, [pc, #20]	; (8002cd0 <wait_cmddata_rdy_high+0x40>)
 8002cbc:	f002 fa80 	bl	80051c0 <HAL_GPIO_ReadPin>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d1ed      	bne.n	8002ca2 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	48001000 	.word	0x48001000

08002cd4 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002cdc:	f001 ff48 	bl	8004b70 <HAL_GetTick>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8002ce4:	e00a      	b.n	8002cfc <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002ce6:	f001 ff43 	bl	8004b70 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad2      	subs	r2, r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d902      	bls.n	8002cfc <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	e004      	b.n	8002d06 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8002cfc:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <wait_cmddata_rdy_rising_event+0x3c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d0f0      	beq.n	8002ce6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8002d04:	2300      	movs	r3, #0
#endif
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	200000a0 	.word	0x200000a0

08002d14 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002d1c:	f001 ff28 	bl	8004b70 <HAL_GetTick>
 8002d20:	4603      	mov	r3, r0
 8002d22:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8002d24:	e00a      	b.n	8002d3c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002d26:	f001 ff23 	bl	8004b70 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1ad2      	subs	r2, r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d902      	bls.n	8002d3c <wait_spi_rx_event+0x28>
    {
      return -1;
 8002d36:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3a:	e004      	b.n	8002d46 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8002d3c:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <wait_spi_rx_event+0x3c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d0f0      	beq.n	8002d26 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8002d44:	2300      	movs	r3, #0
#endif
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000098 	.word	0x20000098

08002d54 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002d5c:	f001 ff08 	bl	8004b70 <HAL_GetTick>
 8002d60:	4603      	mov	r3, r0
 8002d62:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8002d64:	e00a      	b.n	8002d7c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8002d66:	f001 ff03 	bl	8004b70 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	1ad2      	subs	r2, r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d902      	bls.n	8002d7c <wait_spi_tx_event+0x28>
    {
      return -1;
 8002d76:	f04f 33ff 	mov.w	r3, #4294967295
 8002d7a:	e004      	b.n	8002d86 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8002d7c:	4b04      	ldr	r3, [pc, #16]	; (8002d90 <wait_spi_tx_event+0x3c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d0f0      	beq.n	8002d66 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8002d84:	2300      	movs	r3, #0
#endif
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	2000009c 	.word	0x2000009c

08002d94 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	607a      	str	r2, [r7, #4]
 8002da0:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 8002da6:	2201      	movs	r2, #1
 8002da8:	2101      	movs	r1, #1
 8002daa:	4834      	ldr	r0, [pc, #208]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002dac:	f002 fa20 	bl	80051f0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8002db0:	2003      	movs	r0, #3
 8002db2:	f000 f8e3 	bl	8002f7c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff8b 	bl	8002cd4 <wait_cmddata_rdy_rising_event>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	da02      	bge.n	8002dca <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8002dc4:	f06f 0302 	mvn.w	r3, #2
 8002dc8:	e054      	b.n	8002e74 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2101      	movs	r1, #1
 8002dce:	482b      	ldr	r0, [pc, #172]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002dd0:	f002 fa0e 	bl	80051f0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002dd4:	200f      	movs	r0, #15
 8002dd6:	f000 f8d1 	bl	8002f7c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8002dda:	e03d      	b.n	8002e58 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8002ddc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002de0:	897b      	ldrh	r3, [r7, #10]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	db02      	blt.n	8002dec <SPI_WIFI_ReceiveData+0x58>
 8002de6:	897b      	ldrh	r3, [r7, #10]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d13c      	bne.n	8002e66 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8002dec:	4b24      	ldr	r3, [pc, #144]	; (8002e80 <SPI_WIFI_ReceiveData+0xec>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8002df2:	f107 0314 	add.w	r3, r7, #20
 8002df6:	2201      	movs	r2, #1
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4822      	ldr	r0, [pc, #136]	; (8002e84 <SPI_WIFI_ReceiveData+0xf0>)
 8002dfc:	f004 ff20 	bl	8007c40 <HAL_SPI_Receive_IT>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8002e06:	2201      	movs	r2, #1
 8002e08:	2101      	movs	r1, #1
 8002e0a:	481c      	ldr	r0, [pc, #112]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002e0c:	f002 f9f0 	bl	80051f0 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
 8002e14:	e02e      	b.n	8002e74 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff7b 	bl	8002d14 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8002e1e:	7d3a      	ldrb	r2, [r7, #20]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3301      	adds	r3, #1
 8002e28:	7d7a      	ldrb	r2, [r7, #21]
 8002e2a:	701a      	strb	r2, [r3, #0]
      length += 2;
 8002e2c:	8afb      	ldrh	r3, [r7, #22]
 8002e2e:	3302      	adds	r3, #2
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	3302      	adds	r3, #2
 8002e38:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8002e3a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002e3e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002e42:	db09      	blt.n	8002e58 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8002e44:	2201      	movs	r2, #1
 8002e46:	2101      	movs	r1, #1
 8002e48:	480c      	ldr	r0, [pc, #48]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002e4a:	f002 f9d1 	bl	80051f0 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8002e4e:	f7ff fea5 	bl	8002b9c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8002e52:	f06f 0303 	mvn.w	r3, #3
 8002e56:	e00d      	b.n	8002e74 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002e58:	2102      	movs	r1, #2
 8002e5a:	4808      	ldr	r0, [pc, #32]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002e5c:	f002 f9b0 	bl	80051c0 <HAL_GPIO_ReadPin>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d0ba      	beq.n	8002ddc <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8002e66:	2201      	movs	r2, #1
 8002e68:	2101      	movs	r1, #1
 8002e6a:	4804      	ldr	r0, [pc, #16]	; (8002e7c <SPI_WIFI_ReceiveData+0xe8>)
 8002e6c:	f002 f9c0 	bl	80051f0 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002e70:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3718      	adds	r7, #24
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	48001000 	.word	0x48001000
 8002e80:	20000098 	.word	0x20000098
 8002e84:	200007ec 	.word	0x200007ec

08002e88 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	460b      	mov	r3, r1
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fef9 	bl	8002c90 <wait_cmddata_rdy_high>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	da02      	bge.n	8002eaa <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8002ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea8:	e04f      	b.n	8002f4a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8002eaa:	4b2a      	ldr	r3, [pc, #168]	; (8002f54 <SPI_WIFI_SendData+0xcc>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	4828      	ldr	r0, [pc, #160]	; (8002f58 <SPI_WIFI_SendData+0xd0>)
 8002eb6:	f002 f99b 	bl	80051f0 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002eba:	200f      	movs	r0, #15
 8002ebc:	f000 f85e 	bl	8002f7c <SPI_WIFI_DelayUs>
  if (len > 1)
 8002ec0:	897b      	ldrh	r3, [r7, #10]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d919      	bls.n	8002efa <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8002ec6:	4b25      	ldr	r3, [pc, #148]	; (8002f5c <SPI_WIFI_SendData+0xd4>)
 8002ec8:	2201      	movs	r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8002ecc:	897b      	ldrh	r3, [r7, #10]
 8002ece:	085b      	lsrs	r3, r3, #1
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	68f9      	ldr	r1, [r7, #12]
 8002ed6:	4822      	ldr	r0, [pc, #136]	; (8002f60 <SPI_WIFI_SendData+0xd8>)
 8002ed8:	f004 fe2c 	bl	8007b34 <HAL_SPI_Transmit_IT>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d007      	beq.n	8002ef2 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	481c      	ldr	r0, [pc, #112]	; (8002f58 <SPI_WIFI_SendData+0xd0>)
 8002ee8:	f002 f982 	bl	80051f0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002eec:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef0:	e02b      	b.n	8002f4a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff2d 	bl	8002d54 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8002efa:	897b      	ldrh	r3, [r7, #10]
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d020      	beq.n	8002f46 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8002f04:	897b      	ldrh	r3, [r7, #10]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8002f10:	230a      	movs	r3, #10
 8002f12:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8002f14:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <SPI_WIFI_SendData+0xd4>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8002f1a:	f107 0314 	add.w	r3, r7, #20
 8002f1e:	2201      	movs	r2, #1
 8002f20:	4619      	mov	r1, r3
 8002f22:	480f      	ldr	r0, [pc, #60]	; (8002f60 <SPI_WIFI_SendData+0xd8>)
 8002f24:	f004 fe06 	bl	8007b34 <HAL_SPI_Transmit_IT>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d007      	beq.n	8002f3e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8002f2e:	2201      	movs	r2, #1
 8002f30:	2101      	movs	r1, #1
 8002f32:	4809      	ldr	r0, [pc, #36]	; (8002f58 <SPI_WIFI_SendData+0xd0>)
 8002f34:	f002 f95c 	bl	80051f0 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002f38:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3c:	e005      	b.n	8002f4a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff ff07 	bl	8002d54 <wait_spi_tx_event>
    
  }
  return len;
 8002f46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	200000a0 	.word	0x200000a0
 8002f58:	48001000 	.word	0x48001000
 8002f5c:	2000009c 	.word	0x2000009c
 8002f60:	200007ec 	.word	0x200007ec

08002f64 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f001 fe0b 	bl	8004b88 <HAL_Delay>
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8002f8c:	4b20      	ldr	r3, [pc, #128]	; (8003010 <SPI_WIFI_DelayUs+0x94>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d122      	bne.n	8002fda <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8002f94:	4b1f      	ldr	r3, [pc, #124]	; (8003014 <SPI_WIFI_DelayUs+0x98>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a1f      	ldr	r2, [pc, #124]	; (8003018 <SPI_WIFI_DelayUs+0x9c>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8002faa:	f001 fde1 	bl	8004b70 <HAL_GetTick>
 8002fae:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8002fb0:	e002      	b.n	8002fb8 <SPI_WIFI_DelayUs+0x3c>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f9      	bne.n	8002fb2 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 8002fbe:	f001 fdd7 	bl	8004b70 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	4a11      	ldr	r2, [pc, #68]	; (8003010 <SPI_WIFI_DelayUs+0x94>)
 8002fca:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8002fcc:	4b10      	ldr	r3, [pc, #64]	; (8003010 <SPI_WIFI_DelayUs+0x94>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d102      	bne.n	8002fda <SPI_WIFI_DelayUs+0x5e>
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <SPI_WIFI_DelayUs+0x94>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <SPI_WIFI_DelayUs+0x98>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a0f      	ldr	r2, [pc, #60]	; (800301c <SPI_WIFI_DelayUs+0xa0>)
 8002fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe4:	0c9a      	lsrs	r2, r3, #18
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <SPI_WIFI_DelayUs+0x94>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fee:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	fb02 f303 	mul.w	r3, r2, r3
 8002ff8:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8002ffa:	e002      	b.n	8003002 <SPI_WIFI_DelayUs+0x86>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	60bb      	str	r3, [r7, #8]
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f9      	bne.n	8002ffc <SPI_WIFI_DelayUs+0x80>
  return;
 8003008:	bf00      	nop
}
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	200000a4 	.word	0x200000a4
 8003014:	20000008 	.word	0x20000008
 8003018:	10624dd3 	.word	0x10624dd3
 800301c:	431bde83 	.word	0x431bde83

08003020 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003028:	4b06      	ldr	r3, [pc, #24]	; (8003044 <HAL_SPI_RxCpltCallback+0x24>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d002      	beq.n	8003036 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <HAL_SPI_RxCpltCallback+0x24>)
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
  }
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	20000098 	.word	0x20000098

08003048 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003050:	4b06      	ldr	r3, [pc, #24]	; (800306c <HAL_SPI_TxCpltCallback+0x24>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8003058:	4b04      	ldr	r3, [pc, #16]	; (800306c <HAL_SPI_TxCpltCallback+0x24>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
  }
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	2000009c 	.word	0x2000009c

08003070 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <SPI_WIFI_ISR+0x1c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d102      	bne.n	8003082 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 800307c:	4b03      	ldr	r3, [pc, #12]	; (800308c <SPI_WIFI_ISR+0x1c>)
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
   }
}
 8003082:	bf00      	nop
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	200000a0 	.word	0x200000a0

08003090 <_Z12checkForBeatl>:

//  Heart Rate Monitor functions takes a sample value and the sample number
//  Returns true if a beat is detected
//  A running average of four samples is recommended for display on the screen.
bool checkForBeat(int32_t sample)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  bool beatDetected = false;
 8003098:	2300      	movs	r3, #0
 800309a:	73fb      	strb	r3, [r7, #15]

  //  Save current state
  IR_AC_Signal_Previous = IR_AC_Signal_Current;
 800309c:	4b5a      	ldr	r3, [pc, #360]	; (8003208 <_Z12checkForBeatl+0x178>)
 800309e:	f9b3 2000 	ldrsh.w	r2, [r3]
 80030a2:	4b5a      	ldr	r3, [pc, #360]	; (800320c <_Z12checkForBeatl+0x17c>)
 80030a4:	801a      	strh	r2, [r3, #0]
  //This is good to view for debugging
  //Serial.print("Signal_Current: ");
  //Serial.println(IR_AC_Signal_Current);

  //  Process next data sample
  IR_Average_Estimated = averageDCEstimator(&ir_avg_reg, sample);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	4619      	mov	r1, r3
 80030ac:	4858      	ldr	r0, [pc, #352]	; (8003210 <_Z12checkForBeatl+0x180>)
 80030ae:	f000 f8bf 	bl	8003230 <_Z18averageDCEstimatorPlt>
 80030b2:	4603      	mov	r3, r0
 80030b4:	461a      	mov	r2, r3
 80030b6:	4b57      	ldr	r3, [pc, #348]	; (8003214 <_Z12checkForBeatl+0x184>)
 80030b8:	801a      	strh	r2, [r3, #0]
  IR_AC_Signal_Current = lowPassFIRFilter(sample - IR_Average_Estimated);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	b29a      	uxth	r2, r3
 80030be:	4b55      	ldr	r3, [pc, #340]	; (8003214 <_Z12checkForBeatl+0x184>)
 80030c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	b21b      	sxth	r3, r3
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 f8cb 	bl	8003268 <_Z16lowPassFIRFilters>
 80030d2:	4603      	mov	r3, r0
 80030d4:	461a      	mov	r2, r3
 80030d6:	4b4c      	ldr	r3, [pc, #304]	; (8003208 <_Z12checkForBeatl+0x178>)
 80030d8:	801a      	strh	r2, [r3, #0]

  //  Detect positive zero crossing (rising edge)
  if ((IR_AC_Signal_Previous < 0) & (IR_AC_Signal_Current >= 0))
 80030da:	4b4c      	ldr	r3, [pc, #304]	; (800320c <_Z12checkForBeatl+0x17c>)
 80030dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	0bdb      	lsrs	r3, r3, #15
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4b48      	ldr	r3, [pc, #288]	; (8003208 <_Z12checkForBeatl+0x178>)
 80030e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	0bdb      	lsrs	r3, r3, #15
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	4013      	ands	r3, r2
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d034      	beq.n	8003166 <_Z12checkForBeatl+0xd6>
  {
  
    IR_AC_Max = IR_AC_Signal_max; //Adjust our AC max and min
 80030fc:	4b46      	ldr	r3, [pc, #280]	; (8003218 <_Z12checkForBeatl+0x188>)
 80030fe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003102:	4b46      	ldr	r3, [pc, #280]	; (800321c <_Z12checkForBeatl+0x18c>)
 8003104:	801a      	strh	r2, [r3, #0]
    IR_AC_Min = IR_AC_Signal_min;
 8003106:	4b46      	ldr	r3, [pc, #280]	; (8003220 <_Z12checkForBeatl+0x190>)
 8003108:	f9b3 2000 	ldrsh.w	r2, [r3]
 800310c:	4b45      	ldr	r3, [pc, #276]	; (8003224 <_Z12checkForBeatl+0x194>)
 800310e:	801a      	strh	r2, [r3, #0]

    positiveEdge = 1;
 8003110:	4b45      	ldr	r3, [pc, #276]	; (8003228 <_Z12checkForBeatl+0x198>)
 8003112:	2201      	movs	r2, #1
 8003114:	801a      	strh	r2, [r3, #0]
    negativeEdge = 0;
 8003116:	4b45      	ldr	r3, [pc, #276]	; (800322c <_Z12checkForBeatl+0x19c>)
 8003118:	2200      	movs	r2, #0
 800311a:	801a      	strh	r2, [r3, #0]
    IR_AC_Signal_max = 0;
 800311c:	4b3e      	ldr	r3, [pc, #248]	; (8003218 <_Z12checkForBeatl+0x188>)
 800311e:	2200      	movs	r2, #0
 8003120:	801a      	strh	r2, [r3, #0]

    //if ((IR_AC_Max - IR_AC_Min) > 100 & (IR_AC_Max - IR_AC_Min) < 1000)
    if ((IR_AC_Max - IR_AC_Min) > 20 & (IR_AC_Max - IR_AC_Min) < 1000)
 8003122:	4b3e      	ldr	r3, [pc, #248]	; (800321c <_Z12checkForBeatl+0x18c>)
 8003124:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003128:	461a      	mov	r2, r3
 800312a:	4b3e      	ldr	r3, [pc, #248]	; (8003224 <_Z12checkForBeatl+0x194>)
 800312c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b14      	cmp	r3, #20
 8003134:	bfcc      	ite	gt
 8003136:	2301      	movgt	r3, #1
 8003138:	2300      	movle	r3, #0
 800313a:	b2da      	uxtb	r2, r3
 800313c:	4b37      	ldr	r3, [pc, #220]	; (800321c <_Z12checkForBeatl+0x18c>)
 800313e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003142:	4619      	mov	r1, r3
 8003144:	4b37      	ldr	r3, [pc, #220]	; (8003224 <_Z12checkForBeatl+0x194>)
 8003146:	f9b3 3000 	ldrsh.w	r3, [r3]
 800314a:	1acb      	subs	r3, r1, r3
 800314c:	f240 31e7 	movw	r1, #999	; 0x3e7
 8003150:	428b      	cmp	r3, r1
 8003152:	bfd4      	ite	le
 8003154:	2301      	movle	r3, #1
 8003156:	2300      	movgt	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	4013      	ands	r3, r2
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <_Z12checkForBeatl+0xd6>
    {
      //Heart beat!!!
      beatDetected = true;
 8003162:	2301      	movs	r3, #1
 8003164:	73fb      	strb	r3, [r7, #15]
    }
  }

  //  Detect negative zero crossing (falling edge)
  if ((IR_AC_Signal_Previous > 0) & (IR_AC_Signal_Current <= 0))
 8003166:	4b29      	ldr	r3, [pc, #164]	; (800320c <_Z12checkForBeatl+0x17c>)
 8003168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800316c:	2b00      	cmp	r3, #0
 800316e:	bfcc      	ite	gt
 8003170:	2301      	movgt	r3, #1
 8003172:	2300      	movle	r3, #0
 8003174:	b2da      	uxtb	r2, r3
 8003176:	4b24      	ldr	r3, [pc, #144]	; (8003208 <_Z12checkForBeatl+0x178>)
 8003178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800317c:	2b00      	cmp	r3, #0
 800317e:	bfd4      	ite	le
 8003180:	2301      	movle	r3, #1
 8003182:	2300      	movgt	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	4013      	ands	r3, r2
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d008      	beq.n	80031a0 <_Z12checkForBeatl+0x110>
  {
    positiveEdge = 0;
 800318e:	4b26      	ldr	r3, [pc, #152]	; (8003228 <_Z12checkForBeatl+0x198>)
 8003190:	2200      	movs	r2, #0
 8003192:	801a      	strh	r2, [r3, #0]
    negativeEdge = 1;
 8003194:	4b25      	ldr	r3, [pc, #148]	; (800322c <_Z12checkForBeatl+0x19c>)
 8003196:	2201      	movs	r2, #1
 8003198:	801a      	strh	r2, [r3, #0]
    IR_AC_Signal_min = 0;
 800319a:	4b21      	ldr	r3, [pc, #132]	; (8003220 <_Z12checkForBeatl+0x190>)
 800319c:	2200      	movs	r2, #0
 800319e:	801a      	strh	r2, [r3, #0]
  }

  //  Find Maximum value in positive cycle
  if (positiveEdge & (IR_AC_Signal_Current > IR_AC_Signal_Previous))
 80031a0:	4b21      	ldr	r3, [pc, #132]	; (8003228 <_Z12checkForBeatl+0x198>)
 80031a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031a6:	4619      	mov	r1, r3
 80031a8:	4b17      	ldr	r3, [pc, #92]	; (8003208 <_Z12checkForBeatl+0x178>)
 80031aa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80031ae:	4b17      	ldr	r3, [pc, #92]	; (800320c <_Z12checkForBeatl+0x17c>)
 80031b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	bfcc      	ite	gt
 80031b8:	2301      	movgt	r3, #1
 80031ba:	2300      	movle	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	400b      	ands	r3, r1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <_Z12checkForBeatl+0x13e>
  {
    IR_AC_Signal_max = IR_AC_Signal_Current;
 80031c4:	4b10      	ldr	r3, [pc, #64]	; (8003208 <_Z12checkForBeatl+0x178>)
 80031c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80031ca:	4b13      	ldr	r3, [pc, #76]	; (8003218 <_Z12checkForBeatl+0x188>)
 80031cc:	801a      	strh	r2, [r3, #0]
  }

  //  Find Minimum value in negative cycle
  if (negativeEdge & (IR_AC_Signal_Current < IR_AC_Signal_Previous))
 80031ce:	4b17      	ldr	r3, [pc, #92]	; (800322c <_Z12checkForBeatl+0x19c>)
 80031d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031d4:	4619      	mov	r1, r3
 80031d6:	4b0c      	ldr	r3, [pc, #48]	; (8003208 <_Z12checkForBeatl+0x178>)
 80031d8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80031dc:	4b0b      	ldr	r3, [pc, #44]	; (800320c <_Z12checkForBeatl+0x17c>)
 80031de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	bfb4      	ite	lt
 80031e6:	2301      	movlt	r3, #1
 80031e8:	2300      	movge	r3, #0
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	400b      	ands	r3, r1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d004      	beq.n	80031fc <_Z12checkForBeatl+0x16c>
  {
    IR_AC_Signal_min = IR_AC_Signal_Current;
 80031f2:	4b05      	ldr	r3, [pc, #20]	; (8003208 <_Z12checkForBeatl+0x178>)
 80031f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80031f8:	4b09      	ldr	r3, [pc, #36]	; (8003220 <_Z12checkForBeatl+0x190>)
 80031fa:	801a      	strh	r2, [r3, #0]
  }
  
  return(beatDetected);
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	200000a8 	.word	0x200000a8
 800320c:	200000aa 	.word	0x200000aa
 8003210:	200000b8 	.word	0x200000b8
 8003214:	200000b0 	.word	0x200000b0
 8003218:	200000ae 	.word	0x200000ae
 800321c:	20000000 	.word	0x20000000
 8003220:	200000ac 	.word	0x200000ac
 8003224:	20000002 	.word	0x20000002
 8003228:	200000b2 	.word	0x200000b2
 800322c:	200000b4 	.word	0x200000b4

08003230 <_Z18averageDCEstimatorPlt>:

//  Average DC Estimator
int16_t averageDCEstimator(int32_t *p, uint16_t x)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	807b      	strh	r3, [r7, #2]
  *p += ((((long) x << 15) - *p) >> 4);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	887b      	ldrh	r3, [r7, #2]
 8003242:	03d9      	lsls	r1, r3, #15
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	1acb      	subs	r3, r1, r3
 800324a:	111b      	asrs	r3, r3, #4
 800324c:	441a      	add	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	601a      	str	r2, [r3, #0]
  return (*p >> 15);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	13db      	asrs	r3, r3, #15
 8003258:	b21b      	sxth	r3, r3
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
	...

08003268 <_Z16lowPassFIRFilters>:

//  Low Pass FIR Filter
int16_t lowPassFIRFilter(int16_t din)
{  
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	80fb      	strh	r3, [r7, #6]
  cbuf[offset] = din;
 8003272:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	4619      	mov	r1, r3
 8003278:	4a2b      	ldr	r2, [pc, #172]	; (8003328 <_Z16lowPassFIRFilters+0xc0>)
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]

  int32_t z = mul16(FIRCoeffs[11], cbuf[(offset - 11) & 0x1F]);
 8003280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003284:	b218      	sxth	r0, r3
 8003286:	4b27      	ldr	r3, [pc, #156]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	3b0b      	subs	r3, #11
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	4a25      	ldr	r2, [pc, #148]	; (8003328 <_Z16lowPassFIRFilters+0xc0>)
 8003292:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003296:	4619      	mov	r1, r3
 8003298:	f000 f84a 	bl	8003330 <_Z5mul16ss>
 800329c:	60f8      	str	r0, [r7, #12]
  
  for (uint8_t i = 0 ; i < 11 ; i++)
 800329e:	2300      	movs	r3, #0
 80032a0:	72fb      	strb	r3, [r7, #11]
 80032a2:	7afb      	ldrb	r3, [r7, #11]
 80032a4:	2b0a      	cmp	r3, #10
 80032a6:	d829      	bhi.n	80032fc <_Z16lowPassFIRFilters+0x94>
  {
    z += mul16(FIRCoeffs[i], cbuf[(offset - i) & 0x1F] + cbuf[(offset - 22 + i) & 0x1F]);
 80032a8:	7afb      	ldrb	r3, [r7, #11]
 80032aa:	4a20      	ldr	r2, [pc, #128]	; (800332c <_Z16lowPassFIRFilters+0xc4>)
 80032ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032b0:	b218      	sxth	r0, r3
 80032b2:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 80032b4:	781a      	ldrb	r2, [r3, #0]
 80032b6:	7afb      	ldrb	r3, [r7, #11]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	4a19      	ldr	r2, [pc, #100]	; (8003328 <_Z16lowPassFIRFilters+0xc0>)
 80032c2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	4b16      	ldr	r3, [pc, #88]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	f1a3 0116 	sub.w	r1, r3, #22
 80032d0:	7afb      	ldrb	r3, [r7, #11]
 80032d2:	440b      	add	r3, r1
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	4913      	ldr	r1, [pc, #76]	; (8003328 <_Z16lowPassFIRFilters+0xc0>)
 80032da:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	4413      	add	r3, r2
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	b21b      	sxth	r3, r3
 80032e6:	4619      	mov	r1, r3
 80032e8:	f000 f822 	bl	8003330 <_Z5mul16ss>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4413      	add	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]
  for (uint8_t i = 0 ; i < 11 ; i++)
 80032f4:	7afb      	ldrb	r3, [r7, #11]
 80032f6:	3301      	adds	r3, #1
 80032f8:	72fb      	strb	r3, [r7, #11]
 80032fa:	e7d2      	b.n	80032a2 <_Z16lowPassFIRFilters+0x3a>
  }

  offset++;
 80032fc:	4b09      	ldr	r3, [pc, #36]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	3301      	adds	r3, #1
 8003302:	b2da      	uxtb	r2, r3
 8003304:	4b07      	ldr	r3, [pc, #28]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 8003306:	701a      	strb	r2, [r3, #0]
  offset %= 32; //Wrap condition
 8003308:	4b06      	ldr	r3, [pc, #24]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	b2da      	uxtb	r2, r3
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <_Z16lowPassFIRFilters+0xbc>)
 8003314:	701a      	strb	r2, [r3, #0]

  return(z >> 15);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	13db      	asrs	r3, r3, #15
 800331a:	b21b      	sxth	r3, r3
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	200000fc 	.word	0x200000fc
 8003328:	200000bc 	.word	0x200000bc
 800332c:	0800b8b8 	.word	0x0800b8b8

08003330 <_Z5mul16ss>:

//  Integer multiplier
int32_t mul16(int16_t x, int16_t y)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	460a      	mov	r2, r1
 800333a:	80fb      	strh	r3, [r7, #6]
 800333c:	4613      	mov	r3, r2
 800333e:	80bb      	strh	r3, [r7, #4]
  return((long)x * (long)y);
 8003340:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003344:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003348:	fb02 f303 	mul.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <main>:
static  int wifi_start(void);
static  int wifi_connect(void);
static  bool WebServerProcess(void);

int main(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b092      	sub	sp, #72	; 0x48
 800335c:	af04      	add	r7, sp, #16

  // HAL and system clock init
  HAL_Init();
 800335e:	f001 fb9e 	bl	8004a9e <HAL_Init>
  SystemClock_Config();
 8003362:	f000 fc21 	bl	8003ba8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  // Initialize other peripherals
  MX_GPIO_Init();
 8003366:	f000 fd5b 	bl	8003e20 <_ZL12MX_GPIO_Initv>
  MX_I2C1_Init();
 800336a:	f000 fcab 	bl	8003cc4 <_ZL12MX_I2C1_Initv>
  MX_TIM16_Init();
 800336e:	f000 fcf7 	bl	8003d60 <_ZL13MX_TIM16_Initv>
  MX_USART1_UART_Init();
 8003372:	f000 fd21 	bl	8003db8 <_ZL19MX_USART1_UART_Initv>
  // The I2C read address of the heart rate sensor
  static const uint8_t MAX30102_READ_ADDRESS = 0xAF;

  // Starts the timer and enables interrupts (which trigger
  // depending on the timer's ARR)
  HAL_TIM_Base_Start(&htim16);
 8003376:	4815      	ldr	r0, [pc, #84]	; (80033cc <main+0x74>)
 8003378:	f005 fafe 	bl	8008978 <HAL_TIM_Base_Start>
  __HAL_TIM_ENABLE_IT(&htim16, TIM_IT_UPDATE );
 800337c:	4b13      	ldr	r3, [pc, #76]	; (80033cc <main+0x74>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68da      	ldr	r2, [r3, #12]
 8003382:	4b12      	ldr	r3, [pc, #72]	; (80033cc <main+0x74>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	60da      	str	r2, [r3, #12]

   // Initializes the heart-rate sensor
   particleSensor.begin(&hi2c1, MAX30102_READ_ADDRESS);
 800338c:	22af      	movs	r2, #175	; 0xaf
 800338e:	4910      	ldr	r1, [pc, #64]	; (80033d0 <main+0x78>)
 8003390:	4810      	ldr	r0, [pc, #64]	; (80033d4 <main+0x7c>)
 8003392:	f7fd fd1e 	bl	8000dd2 <_ZN8MAX301055beginEP19__I2C_HandleTypeDefh>
   particleSensor.setup();
 8003396:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800339a:	9302      	str	r3, [sp, #8]
 800339c:	f240 139b 	movw	r3, #411	; 0x19b
 80033a0:	9301      	str	r3, [sp, #4]
 80033a2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	2302      	movs	r3, #2
 80033aa:	2204      	movs	r2, #4
 80033ac:	211f      	movs	r1, #31
 80033ae:	4809      	ldr	r0, [pc, #36]	; (80033d4 <main+0x7c>)
 80033b0:	f7fd fea4 	bl	80010fc <_ZN8MAX301055setupEhhhiii>

    char bufferBad[50] = {0};
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	2232      	movs	r2, #50	; 0x32
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f006 fa56 	bl	800986c <memset>

    serialPrint("****** WIFI Web Server Initialization ****** \n\r");
 80033c0:	4805      	ldr	r0, [pc, #20]	; (80033d8 <main+0x80>)
 80033c2:	f000 ff5f 	bl	8004284 <_Z11serialPrintPc>

    // Calls the wifi server function -
    //
    // NOTE - once this is called, the server runs until it is stopped
    wifi_server();
 80033c6:	f000 f8c9 	bl	800355c <_ZL11wifi_serverv>

    while(1) {
 80033ca:	e7fe      	b.n	80033ca <main+0x72>
 80033cc:	200002d4 	.word	0x200002d4
 80033d0:	20000288 	.word	0x20000288
 80033d4:	200003a0 	.word	0x200003a0
 80033d8:	0800b0b0 	.word	0x0800b0b0

080033dc <_ZL10wifi_startv>:

}

// Wifi Stuff
static int wifi_start(void)
{
 80033dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033de:	b097      	sub	sp, #92	; 0x5c
 80033e0:	af04      	add	r7, sp, #16
uint8_t  MAC_Addr[6];

/*Initialize and use WIFI module */
if(WIFI_Init() ==  WIFI_STATUS_OK)
 80033e2:	f001 f9cd 	bl	8004780 <WIFI_Init>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	bf0c      	ite	eq
 80033ec:	2301      	moveq	r3, #1
 80033ee:	2300      	movne	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d03a      	beq.n	800346c <_ZL10wifi_startv+0x90>
{
  serialPrint("ES-WIFI Initialized.\n\r");
 80033f6:	4820      	ldr	r0, [pc, #128]	; (8003478 <_ZL10wifi_startv+0x9c>)
 80033f8:	f000 ff44 	bl	8004284 <_Z11serialPrintPc>
  if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80033fc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003400:	4618      	mov	r0, r3
 8003402:	f001 fa0b 	bl	800481c <WIFI_GetMAC_Address>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf0c      	ite	eq
 800340c:	2301      	moveq	r3, #1
 800340e:	2300      	movne	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d024      	beq.n	8003460 <_ZL10wifi_startv+0x84>
  {

    char macAdd[60] = {0};
 8003416:	1d3b      	adds	r3, r7, #4
 8003418:	223c      	movs	r2, #60	; 0x3c
 800341a:	2100      	movs	r1, #0
 800341c:	4618      	mov	r0, r3
 800341e:	f006 fa25 	bl	800986c <memset>
    sprintf(macAdd,"> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n\r",
            MAC_Addr[0],
 8003422:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
    sprintf(macAdd,"> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n\r",
 8003426:	461d      	mov	r5, r3
            MAC_Addr[1],
 8003428:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
    sprintf(macAdd,"> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n\r",
 800342c:	461e      	mov	r6, r3
            MAC_Addr[2],
 800342e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
            MAC_Addr[3],
 8003432:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
            MAC_Addr[4],
 8003436:	f897 1044 	ldrb.w	r1, [r7, #68]	; 0x44
            MAC_Addr[5]);
 800343a:	f897 0045 	ldrb.w	r0, [r7, #69]	; 0x45
    sprintf(macAdd,"> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n\r",
 800343e:	4604      	mov	r4, r0
 8003440:	1d38      	adds	r0, r7, #4
 8003442:	9403      	str	r4, [sp, #12]
 8003444:	9102      	str	r1, [sp, #8]
 8003446:	9201      	str	r2, [sp, #4]
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	4633      	mov	r3, r6
 800344c:	462a      	mov	r2, r5
 800344e:	490b      	ldr	r1, [pc, #44]	; (800347c <_ZL10wifi_startv+0xa0>)
 8003450:	f006 fa90 	bl	8009974 <siprintf>

    serialPrint(macAdd);
 8003454:	1d3b      	adds	r3, r7, #4
 8003456:	4618      	mov	r0, r3
 8003458:	f000 ff14 	bl	8004284 <_Z11serialPrintPc>
}
else
{
  return -1;
}
return 0;
 800345c:	2300      	movs	r3, #0
 800345e:	e007      	b.n	8003470 <_ZL10wifi_startv+0x94>
    serialPrint("> ERROR : CANNOT get MAC address\n\r");
 8003460:	4807      	ldr	r0, [pc, #28]	; (8003480 <_ZL10wifi_startv+0xa4>)
 8003462:	f000 ff0f 	bl	8004284 <_Z11serialPrintPc>
    return -1;
 8003466:	f04f 33ff 	mov.w	r3, #4294967295
 800346a:	e001      	b.n	8003470 <_ZL10wifi_startv+0x94>
  return -1;
 800346c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003470:	4618      	mov	r0, r3
 8003472:	374c      	adds	r7, #76	; 0x4c
 8003474:	46bd      	mov	sp, r7
 8003476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003478:	0800b0e0 	.word	0x0800b0e0
 800347c:	0800b0f8 	.word	0x0800b0f8
 8003480:	0800b12c 	.word	0x0800b12c

08003484 <_ZL12wifi_connectv>:


int wifi_connect(void)
{
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	b0b5      	sub	sp, #212	; 0xd4
 8003488:	af02      	add	r7, sp, #8

wifi_start();
 800348a:	f7ff ffa7 	bl	80033dc <_ZL10wifi_startv>

char connecting[100] = {0};
 800348e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003492:	2264      	movs	r2, #100	; 0x64
 8003494:	2100      	movs	r1, #0
 8003496:	4618      	mov	r0, r3
 8003498:	f006 f9e8 	bl	800986c <memset>
sprintf(connecting,"\nConnecting to %s , %s\n\r",SSID,PASSWORD);
 800349c:	f107 0064 	add.w	r0, r7, #100	; 0x64
 80034a0:	4b27      	ldr	r3, [pc, #156]	; (8003540 <_ZL12wifi_connectv+0xbc>)
 80034a2:	4a28      	ldr	r2, [pc, #160]	; (8003544 <_ZL12wifi_connectv+0xc0>)
 80034a4:	4928      	ldr	r1, [pc, #160]	; (8003548 <_ZL12wifi_connectv+0xc4>)
 80034a6:	f006 fa65 	bl	8009974 <siprintf>
serialPrint(connecting);
 80034aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fee8 	bl	8004284 <_Z11serialPrintPc>

if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 80034b4:	2203      	movs	r2, #3
 80034b6:	4922      	ldr	r1, [pc, #136]	; (8003540 <_ZL12wifi_connectv+0xbc>)
 80034b8:	4822      	ldr	r0, [pc, #136]	; (8003544 <_ZL12wifi_connectv+0xc0>)
 80034ba:	f001 f98d 	bl	80047d8 <WIFI_Connect>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	bf0c      	ite	eq
 80034c4:	2301      	moveq	r3, #1
 80034c6:	2300      	movne	r3, #0
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d02f      	beq.n	800352e <_ZL12wifi_connectv+0xaa>
{
  if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80034ce:	481f      	ldr	r0, [pc, #124]	; (800354c <_ZL12wifi_connectv+0xc8>)
 80034d0:	f001 f9ba 	bl	8004848 <WIFI_GetIP_Address>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	bf0c      	ite	eq
 80034da:	2301      	moveq	r3, #1
 80034dc:	2300      	movne	r3, #0
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d01e      	beq.n	8003522 <_ZL12wifi_connectv+0x9e>
  {

    char connectMes[100] = {0};
 80034e4:	463b      	mov	r3, r7
 80034e6:	2264      	movs	r2, #100	; 0x64
 80034e8:	2100      	movs	r1, #0
 80034ea:	4618      	mov	r0, r3
 80034ec:	f006 f9be 	bl	800986c <memset>
    sprintf(connectMes,"> es-wifi module connected: got IP Address : %d.%d.%d.%d\n\r",
            IP_Addr[0],
 80034f0:	4b16      	ldr	r3, [pc, #88]	; (800354c <_ZL12wifi_connectv+0xc8>)
 80034f2:	781b      	ldrb	r3, [r3, #0]
    sprintf(connectMes,"> es-wifi module connected: got IP Address : %d.%d.%d.%d\n\r",
 80034f4:	4619      	mov	r1, r3
            IP_Addr[1],
 80034f6:	4b15      	ldr	r3, [pc, #84]	; (800354c <_ZL12wifi_connectv+0xc8>)
 80034f8:	785b      	ldrb	r3, [r3, #1]
    sprintf(connectMes,"> es-wifi module connected: got IP Address : %d.%d.%d.%d\n\r",
 80034fa:	461c      	mov	r4, r3
            IP_Addr[2],
 80034fc:	4b13      	ldr	r3, [pc, #76]	; (800354c <_ZL12wifi_connectv+0xc8>)
 80034fe:	789b      	ldrb	r3, [r3, #2]
    sprintf(connectMes,"> es-wifi module connected: got IP Address : %d.%d.%d.%d\n\r",
 8003500:	461a      	mov	r2, r3
            IP_Addr[3]);
 8003502:	4b12      	ldr	r3, [pc, #72]	; (800354c <_ZL12wifi_connectv+0xc8>)
 8003504:	78db      	ldrb	r3, [r3, #3]
    sprintf(connectMes,"> es-wifi module connected: got IP Address : %d.%d.%d.%d\n\r",
 8003506:	4638      	mov	r0, r7
 8003508:	9301      	str	r3, [sp, #4]
 800350a:	9200      	str	r2, [sp, #0]
 800350c:	4623      	mov	r3, r4
 800350e:	460a      	mov	r2, r1
 8003510:	490f      	ldr	r1, [pc, #60]	; (8003550 <_ZL12wifi_connectv+0xcc>)
 8003512:	f006 fa2f 	bl	8009974 <siprintf>

    serialPrint(connectMes);
 8003516:	463b      	mov	r3, r7
 8003518:	4618      	mov	r0, r3
 800351a:	f000 feb3 	bl	8004284 <_Z11serialPrintPc>
else
{
		 serialPrint("ERROR : es-wifi module NOT connected\n\r");
   return -1;
}
return 0;
 800351e:	2300      	movs	r3, #0
 8003520:	e00a      	b.n	8003538 <_ZL12wifi_connectv+0xb4>
		  serialPrint(" ERROR : es-wifi module CANNOT get IP address\n\r");
 8003522:	480c      	ldr	r0, [pc, #48]	; (8003554 <_ZL12wifi_connectv+0xd0>)
 8003524:	f000 feae 	bl	8004284 <_Z11serialPrintPc>
    return -1;
 8003528:	f04f 33ff 	mov.w	r3, #4294967295
 800352c:	e004      	b.n	8003538 <_ZL12wifi_connectv+0xb4>
		 serialPrint("ERROR : es-wifi module NOT connected\n\r");
 800352e:	480a      	ldr	r0, [pc, #40]	; (8003558 <_ZL12wifi_connectv+0xd4>)
 8003530:	f000 fea8 	bl	8004284 <_Z11serialPrintPc>
   return -1;
 8003534:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003538:	4618      	mov	r0, r3
 800353a:	37cc      	adds	r7, #204	; 0xcc
 800353c:	46bd      	mov	sp, r7
 800353e:	bd90      	pop	{r4, r7, pc}
 8003540:	0800b150 	.word	0x0800b150
 8003544:	0800b15c 	.word	0x0800b15c
 8003548:	0800b168 	.word	0x0800b168
 800354c:	20000100 	.word	0x20000100
 8003550:	0800b184 	.word	0x0800b184
 8003554:	0800b1c0 	.word	0x0800b1c0
 8003558:	0800b1f0 	.word	0x0800b1f0

0800355c <_ZL11wifi_serverv>:


int wifi_server(void)
{
 800355c:	b5b0      	push	{r4, r5, r7, lr}
 800355e:	b0be      	sub	sp, #248	; 0xf8
 8003560:	af04      	add	r7, sp, #16
bool StopServer = false;
 8003562:	2300      	movs	r3, #0
 8003564:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

serialPrint("Running HTML Server test\n\r");
 8003568:	48be      	ldr	r0, [pc, #760]	; (8003864 <_ZL11wifi_serverv+0x308>)
 800356a:	f000 fe8b 	bl	8004284 <_Z11serialPrintPc>
if (wifi_connect()!=0) return -1;
 800356e:	f7ff ff89 	bl	8003484 <_ZL12wifi_connectv>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	bf14      	ite	ne
 8003578:	2301      	movne	r3, #1
 800357a:	2300      	moveq	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <_ZL11wifi_serverv+0x2c>
 8003582:	f04f 33ff 	mov.w	r3, #4294967295
 8003586:	e169      	b.n	800385c <_ZL11wifi_serverv+0x300>


if (WIFI_STATUS_OK!=WIFI_StartServer(SOCKET, WIFI_TCP_PROTOCOL, 1, "", PORT))
 8003588:	2350      	movs	r3, #80	; 0x50
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	4bb6      	ldr	r3, [pc, #728]	; (8003868 <_ZL11wifi_serverv+0x30c>)
 800358e:	2201      	movs	r2, #1
 8003590:	2100      	movs	r1, #0
 8003592:	2000      	movs	r0, #0
 8003594:	f001 f974 	bl	8004880 <WIFI_StartServer>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	bf14      	ite	ne
 800359e:	2301      	movne	r3, #1
 80035a0:	2300      	moveq	r3, #0
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d002      	beq.n	80035ae <_ZL11wifi_serverv+0x52>
{
  serialPrint("ERROR: Cannot start server.\n\r");
 80035a8:	48b0      	ldr	r0, [pc, #704]	; (800386c <_ZL11wifi_serverv+0x310>)
 80035aa:	f000 fe6b 	bl	8004284 <_Z11serialPrintPc>
}

char logMes[100] = {0};
 80035ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80035b2:	2264      	movs	r2, #100	; 0x64
 80035b4:	2100      	movs	r1, #0
 80035b6:	4618      	mov	r0, r3
 80035b8:	f006 f958 	bl	800986c <memset>
sprintf(logMes,"Server is running and waiting for an HTTP  Client connection to %d.%d.%d.%d\n\r",IP_Addr[0],IP_Addr[1],IP_Addr[2],IP_Addr[3]);
 80035bc:	4bac      	ldr	r3, [pc, #688]	; (8003870 <_ZL11wifi_serverv+0x314>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	4619      	mov	r1, r3
 80035c2:	4bab      	ldr	r3, [pc, #684]	; (8003870 <_ZL11wifi_serverv+0x314>)
 80035c4:	785b      	ldrb	r3, [r3, #1]
 80035c6:	461c      	mov	r4, r3
 80035c8:	4ba9      	ldr	r3, [pc, #676]	; (8003870 <_ZL11wifi_serverv+0x314>)
 80035ca:	789b      	ldrb	r3, [r3, #2]
 80035cc:	461a      	mov	r2, r3
 80035ce:	4ba8      	ldr	r3, [pc, #672]	; (8003870 <_ZL11wifi_serverv+0x314>)
 80035d0:	78db      	ldrb	r3, [r3, #3]
 80035d2:	f107 0074 	add.w	r0, r7, #116	; 0x74
 80035d6:	9301      	str	r3, [sp, #4]
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	4623      	mov	r3, r4
 80035dc:	460a      	mov	r2, r1
 80035de:	49a5      	ldr	r1, [pc, #660]	; (8003874 <_ZL11wifi_serverv+0x318>)
 80035e0:	f006 f9c8 	bl	8009974 <siprintf>
serialPrint(logMes);
 80035e4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 fe4b 	bl	8004284 <_Z11serialPrintPc>
do
{
  uint8_t RemoteIP[4];
  uint16_t RemotePort;

  while (WIFI_STATUS_OK != WIFI_WaitServerConnection(SOCKET,2,RemoteIP,&RemotePort))
 80035ee:	f107 036e 	add.w	r3, r7, #110	; 0x6e
 80035f2:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80035f6:	2102      	movs	r1, #2
 80035f8:	2000      	movs	r0, #0
 80035fa:	f001 f971 	bl	80048e0 <WIFI_WaitServerConnection>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	bf14      	ite	ne
 8003604:	2301      	movne	r3, #1
 8003606:	2300      	moveq	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80d7 	beq.w	80037be <_ZL11wifi_serverv+0x262>
  {

	  // Reset the damping count
	  int countTime = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

	  // This is a damping factor for the webserver process
	  // This causes the webserver to check for connections
	  // at a slower rate than normal, thus allowing more time for collecting
	  // optical IR samples, which needs to happened very rapidly
	  while (countTime < dampingFactor) {
 8003616:	4b98      	ldr	r3, [pc, #608]	; (8003878 <_ZL11wifi_serverv+0x31c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800361e:	429a      	cmp	r2, r3
 8003620:	dae5      	bge.n	80035ee <_ZL11wifi_serverv+0x92>

	  long irValue = particleSensor.getIR();
 8003622:	4896      	ldr	r0, [pc, #600]	; (800387c <_ZL11wifi_serverv+0x320>)
 8003624:	f7fd fe91 	bl	800134a <_ZN8MAX301055getIREv>
 8003628:	4603      	mov	r3, r0
 800362a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

	  	  if (checkForBeat(irValue) == true)
 800362e:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8003632:	f7ff fd2d 	bl	8003090 <_Z12checkForBeatl>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d078      	beq.n	800372e <_ZL11wifi_serverv+0x1d2>
	  	  {
	  	    //We sensed a beat!
	  	    long delta = HAL_GetTick() - lastBeat;
 800363c:	f001 fa98 	bl	8004b70 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	4b8f      	ldr	r3, [pc, #572]	; (8003880 <_ZL11wifi_serverv+0x324>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	  	    lastBeat = HAL_GetTick();
 800364c:	f001 fa90 	bl	8004b70 <HAL_GetTick>
 8003650:	4603      	mov	r3, r0
 8003652:	461a      	mov	r2, r3
 8003654:	4b8a      	ldr	r3, [pc, #552]	; (8003880 <_ZL11wifi_serverv+0x324>)
 8003656:	601a      	str	r2, [r3, #0]

	  	    beatsPerMinute = 60 / (delta / 1000.0);
 8003658:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800365c:	f7fc ff62 	bl	8000524 <__aeabi_i2d>
 8003660:	f04f 0200 	mov.w	r2, #0
 8003664:	4b87      	ldr	r3, [pc, #540]	; (8003884 <_ZL11wifi_serverv+0x328>)
 8003666:	f7fd f8f1 	bl	800084c <__aeabi_ddiv>
 800366a:	4603      	mov	r3, r0
 800366c:	460c      	mov	r4, r1
 800366e:	461a      	mov	r2, r3
 8003670:	4623      	mov	r3, r4
 8003672:	f04f 0000 	mov.w	r0, #0
 8003676:	4984      	ldr	r1, [pc, #528]	; (8003888 <_ZL11wifi_serverv+0x32c>)
 8003678:	f7fd f8e8 	bl	800084c <__aeabi_ddiv>
 800367c:	4603      	mov	r3, r0
 800367e:	460c      	mov	r4, r1
 8003680:	4618      	mov	r0, r3
 8003682:	4621      	mov	r1, r4
 8003684:	f7fd f9ca 	bl	8000a1c <__aeabi_d2f>
 8003688:	4602      	mov	r2, r0
 800368a:	4b80      	ldr	r3, [pc, #512]	; (800388c <_ZL11wifi_serverv+0x330>)
 800368c:	601a      	str	r2, [r3, #0]

	  	    if (beatsPerMinute < 255 && beatsPerMinute > 20)
 800368e:	4b7f      	ldr	r3, [pc, #508]	; (800388c <_ZL11wifi_serverv+0x330>)
 8003690:	edd3 7a00 	vldr	s15, [r3]
 8003694:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8003890 <_ZL11wifi_serverv+0x334>
 8003698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800369c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a0:	d545      	bpl.n	800372e <_ZL11wifi_serverv+0x1d2>
 80036a2:	4b7a      	ldr	r3, [pc, #488]	; (800388c <_ZL11wifi_serverv+0x330>)
 80036a4:	edd3 7a00 	vldr	s15, [r3]
 80036a8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80036ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b4:	dd3b      	ble.n	800372e <_ZL11wifi_serverv+0x1d2>
	  	    {
	  	      rates[rateSpot++] = (uint8_t)beatsPerMinute; //Store this reading in the array
 80036b6:	4b75      	ldr	r3, [pc, #468]	; (800388c <_ZL11wifi_serverv+0x330>)
 80036b8:	edd3 7a00 	vldr	s15, [r3]
 80036bc:	4b75      	ldr	r3, [pc, #468]	; (8003894 <_ZL11wifi_serverv+0x338>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	b2d1      	uxtb	r1, r2
 80036c4:	4a73      	ldr	r2, [pc, #460]	; (8003894 <_ZL11wifi_serverv+0x338>)
 80036c6:	7011      	strb	r1, [r2, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ce:	edc7 7a01 	vstr	s15, [r7, #4]
 80036d2:	793b      	ldrb	r3, [r7, #4]
 80036d4:	b2d9      	uxtb	r1, r3
 80036d6:	4b70      	ldr	r3, [pc, #448]	; (8003898 <_ZL11wifi_serverv+0x33c>)
 80036d8:	5499      	strb	r1, [r3, r2]
	  	      rateSpot %= RATE_SIZE; //Wrap variable
 80036da:	4b6e      	ldr	r3, [pc, #440]	; (8003894 <_ZL11wifi_serverv+0x338>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	f003 0303 	and.w	r3, r3, #3
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	4b6b      	ldr	r3, [pc, #428]	; (8003894 <_ZL11wifi_serverv+0x338>)
 80036e6:	701a      	strb	r2, [r3, #0]

	  	      //Take average of readings
	  	      beatAvg = 0;
 80036e8:	4b6c      	ldr	r3, [pc, #432]	; (800389c <_ZL11wifi_serverv+0x340>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	601a      	str	r2, [r3, #0]
	  	      for (uint8_t x = 0 ; x < RATE_SIZE ; x++)
 80036ee:	2300      	movs	r3, #0
 80036f0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 80036f4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d80f      	bhi.n	800371c <_ZL11wifi_serverv+0x1c0>
	  	        beatAvg += rates[x];
 80036fc:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8003700:	4a65      	ldr	r2, [pc, #404]	; (8003898 <_ZL11wifi_serverv+0x33c>)
 8003702:	5cd3      	ldrb	r3, [r2, r3]
 8003704:	461a      	mov	r2, r3
 8003706:	4b65      	ldr	r3, [pc, #404]	; (800389c <_ZL11wifi_serverv+0x340>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4413      	add	r3, r2
 800370c:	4a63      	ldr	r2, [pc, #396]	; (800389c <_ZL11wifi_serverv+0x340>)
 800370e:	6013      	str	r3, [r2, #0]
	  	      for (uint8_t x = 0 ; x < RATE_SIZE ; x++)
 8003710:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8003714:	3301      	adds	r3, #1
 8003716:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
 800371a:	e7eb      	b.n	80036f4 <_ZL11wifi_serverv+0x198>
	  	      beatAvg /= RATE_SIZE;
 800371c:	4b5f      	ldr	r3, [pc, #380]	; (800389c <_ZL11wifi_serverv+0x340>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	da00      	bge.n	8003726 <_ZL11wifi_serverv+0x1ca>
 8003724:	3303      	adds	r3, #3
 8003726:	109b      	asrs	r3, r3, #2
 8003728:	461a      	mov	r2, r3
 800372a:	4b5c      	ldr	r3, [pc, #368]	; (800389c <_ZL11wifi_serverv+0x340>)
 800372c:	601a      	str	r2, [r3, #0]
	  	  }

	  	  // Set the average beat count to 0 if there is no finger placed on the
	  	  // sensor. Under normal light conditions, the IR value is about 1000 with no
	  	  // finger on the sensor, but should never rise above 5000
	  	  if (irValue < 5000) {
 800372e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003732:	f241 3287 	movw	r2, #4999	; 0x1387
 8003736:	4293      	cmp	r3, r2
 8003738:	dc02      	bgt.n	8003740 <_ZL11wifi_serverv+0x1e4>

	  		  beatAvg = 0;
 800373a:	4b58      	ldr	r3, [pc, #352]	; (800389c <_ZL11wifi_serverv+0x340>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

	  	  }

	  	  // Lol, of your heart-rate fits in this condition, sound an alarm
	  	  if (((beatAvg < 40)||(beatAvg > 120)) && (beatAvg != 0)) {
 8003740:	4b56      	ldr	r3, [pc, #344]	; (800389c <_ZL11wifi_serverv+0x340>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b27      	cmp	r3, #39	; 0x27
 8003746:	dd03      	ble.n	8003750 <_ZL11wifi_serverv+0x1f4>
 8003748:	4b54      	ldr	r3, [pc, #336]	; (800389c <_ZL11wifi_serverv+0x340>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b78      	cmp	r3, #120	; 0x78
 800374e:	dd0a      	ble.n	8003766 <_ZL11wifi_serverv+0x20a>
 8003750:	4b52      	ldr	r3, [pc, #328]	; (800389c <_ZL11wifi_serverv+0x340>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d006      	beq.n	8003766 <_ZL11wifi_serverv+0x20a>

	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8003758:	2201      	movs	r2, #1
 800375a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800375e:	4850      	ldr	r0, [pc, #320]	; (80038a0 <_ZL11wifi_serverv+0x344>)
 8003760:	f001 fd46 	bl	80051f0 <HAL_GPIO_WritePin>
 8003764:	e005      	b.n	8003772 <_ZL11wifi_serverv+0x216>

	  	  }

	  	  else {

	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8003766:	2200      	movs	r2, #0
 8003768:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800376c:	484c      	ldr	r0, [pc, #304]	; (80038a0 <_ZL11wifi_serverv+0x344>)
 800376e:	f001 fd3f 	bl	80051f0 <HAL_GPIO_WritePin>

	  	  }

	  	  sprintf(bpmDisplay, "IR= %d , BPM= %d , Avg BPM= %d \n\r", irValue, (uint8_t)beatsPerMinute, (uint8_t)beatAvg);
 8003772:	4b46      	ldr	r3, [pc, #280]	; (800388c <_ZL11wifi_serverv+0x330>)
 8003774:	edd3 7a00 	vldr	s15, [r3]
 8003778:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800377c:	edc7 7a01 	vstr	s15, [r7, #4]
 8003780:	793b      	ldrb	r3, [r7, #4]
 8003782:	b2db      	uxtb	r3, r3
 8003784:	461a      	mov	r2, r3
 8003786:	4b45      	ldr	r3, [pc, #276]	; (800389c <_ZL11wifi_serverv+0x340>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	b2db      	uxtb	r3, r3
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	4613      	mov	r3, r2
 8003790:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003794:	4943      	ldr	r1, [pc, #268]	; (80038a4 <_ZL11wifi_serverv+0x348>)
 8003796:	4844      	ldr	r0, [pc, #272]	; (80038a8 <_ZL11wifi_serverv+0x34c>)
 8003798:	f006 f8ec 	bl	8009974 <siprintf>

	  	  HAL_UART_Transmit(&huart1, (uint8_t*)bpmDisplay , strlen(bpmDisplay), HAL_MAX_DELAY);
 800379c:	4842      	ldr	r0, [pc, #264]	; (80038a8 <_ZL11wifi_serverv+0x34c>)
 800379e:	f7fc fd17 	bl	80001d0 <strlen>
 80037a2:	4603      	mov	r3, r0
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	f04f 33ff 	mov.w	r3, #4294967295
 80037aa:	493f      	ldr	r1, [pc, #252]	; (80038a8 <_ZL11wifi_serverv+0x34c>)
 80037ac:	483f      	ldr	r0, [pc, #252]	; (80038ac <_ZL11wifi_serverv+0x350>)
 80037ae:	f005 fb99 	bl	8008ee4 <HAL_UART_Transmit>

	  	  countTime++;
 80037b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037b6:	3301      	adds	r3, #1
 80037b8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	  while (countTime < dampingFactor) {
 80037bc:	e72b      	b.n	8003616 <_ZL11wifi_serverv+0xba>

	  }

  }

  char conMes[100] = {0};
 80037be:	f107 0308 	add.w	r3, r7, #8
 80037c2:	2264      	movs	r2, #100	; 0x64
 80037c4:	2100      	movs	r1, #0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f006 f850 	bl	800986c <memset>
  sprintf(conMes,"Client connected %d.%d.%d.%d:%d\n\r",RemoteIP[0],RemoteIP[1],RemoteIP[2],RemoteIP[3],RemotePort);
 80037cc:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 80037d0:	461c      	mov	r4, r3
 80037d2:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80037d6:	461d      	mov	r5, r3
 80037d8:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80037dc:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 80037e0:	f8b7 106e 	ldrh.w	r1, [r7, #110]	; 0x6e
 80037e4:	f107 0008 	add.w	r0, r7, #8
 80037e8:	9102      	str	r1, [sp, #8]
 80037ea:	9201      	str	r2, [sp, #4]
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	462b      	mov	r3, r5
 80037f0:	4622      	mov	r2, r4
 80037f2:	492f      	ldr	r1, [pc, #188]	; (80038b0 <_ZL11wifi_serverv+0x354>)
 80037f4:	f006 f8be 	bl	8009974 <siprintf>
  serialPrint(conMes);
 80037f8:	f107 0308 	add.w	r3, r7, #8
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fd41 	bl	8004284 <_Z11serialPrintPc>

  StopServer=WebServerProcess();
 8003802:	f000 f85d 	bl	80038c0 <_ZL16WebServerProcessv>
 8003806:	4603      	mov	r3, r0
 8003808:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  if(WIFI_CloseServerConnection(SOCKET) != WIFI_STATUS_OK)
 800380c:	2000      	movs	r0, #0
 800380e:	f001 f8ab 	bl	8004968 <WIFI_CloseServerConnection>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf14      	ite	ne
 8003818:	2301      	movne	r3, #1
 800381a:	2300      	moveq	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d005      	beq.n	800382e <_ZL11wifi_serverv+0x2d2>
  {
    serialPrint("ERROR: failed to close current Server connection\n\r");
 8003822:	4824      	ldr	r0, [pc, #144]	; (80038b4 <_ZL11wifi_serverv+0x358>)
 8003824:	f000 fd2e 	bl	8004284 <_Z11serialPrintPc>
    return -1;
 8003828:	f04f 33ff 	mov.w	r3, #4294967295
 800382c:	e016      	b.n	800385c <_ZL11wifi_serverv+0x300>
  }
}
while(StopServer == false);
 800382e:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d100      	bne.n	8003838 <_ZL11wifi_serverv+0x2dc>
do
 8003836:	e6da      	b.n	80035ee <_ZL11wifi_serverv+0x92>

if (WIFI_STATUS_OK!=WIFI_StopServer(SOCKET))
 8003838:	2000      	movs	r0, #0
 800383a:	f001 f8ab 	bl	8004994 <WIFI_StopServer>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	bf14      	ite	ne
 8003844:	2301      	movne	r3, #1
 8003846:	2300      	moveq	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <_ZL11wifi_serverv+0x2f8>
{
  serialPrint("ERROR: Cannot stop server.\n\r");
 800384e:	481a      	ldr	r0, [pc, #104]	; (80038b8 <_ZL11wifi_serverv+0x35c>)
 8003850:	f000 fd18 	bl	8004284 <_Z11serialPrintPc>
}

serialPrint("Server is stop\n\r");
 8003854:	4819      	ldr	r0, [pc, #100]	; (80038bc <_ZL11wifi_serverv+0x360>)
 8003856:	f000 fd15 	bl	8004284 <_Z11serialPrintPc>
return 0;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	37e8      	adds	r7, #232	; 0xe8
 8003860:	46bd      	mov	sp, r7
 8003862:	bdb0      	pop	{r4, r5, r7, pc}
 8003864:	0800b218 	.word	0x0800b218
 8003868:	0800b234 	.word	0x0800b234
 800386c:	0800b238 	.word	0x0800b238
 8003870:	20000100 	.word	0x20000100
 8003874:	0800b258 	.word	0x0800b258
 8003878:	20000004 	.word	0x20000004
 800387c:	200003a0 	.word	0x200003a0
 8003880:	20000270 	.word	0x20000270
 8003884:	408f4000 	.word	0x408f4000
 8003888:	404e0000 	.word	0x404e0000
 800388c:	20000274 	.word	0x20000274
 8003890:	437f0000 	.word	0x437f0000
 8003894:	2000026c 	.word	0x2000026c
 8003898:	20000268 	.word	0x20000268
 800389c:	20000278 	.word	0x20000278
 80038a0:	48000400 	.word	0x48000400
 80038a4:	0800b2a8 	.word	0x0800b2a8
 80038a8:	20000108 	.word	0x20000108
 80038ac:	20000320 	.word	0x20000320
 80038b0:	0800b2cc 	.word	0x0800b2cc
 80038b4:	0800b2f0 	.word	0x0800b2f0
 80038b8:	0800b324 	.word	0x0800b324
 80038bc:	0800b344 	.word	0x0800b344

080038c0 <_ZL16WebServerProcessv>:

static bool WebServerProcess(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08e      	sub	sp, #56	; 0x38
 80038c4:	af02      	add	r7, sp, #8

uint16_t  respLen;

static   uint8_t resp[1024];
bool    stopserver=false;
 80038c6:	2300      	movs	r3, #0
 80038c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

if (WIFI_STATUS_OK == WIFI_ReceiveData(SOCKET, resp, 1000, &respLen, WIFI_READ_TIMEOUT))
 80038cc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80038d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	4613      	mov	r3, r2
 80038d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038dc:	4942      	ldr	r1, [pc, #264]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 80038de:	2000      	movs	r0, #0
 80038e0:	f001 f892 	bl	8004a08 <WIFI_ReceiveData>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf0c      	ite	eq
 80038ea:	2301      	moveq	r3, #1
 80038ec:	2300      	movne	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d070      	beq.n	80039d6 <_ZL16WebServerProcessv+0x116>
{

 char getByte[40] = {0};
 80038f4:	1d3b      	adds	r3, r7, #4
 80038f6:	2228      	movs	r2, #40	; 0x28
 80038f8:	2100      	movs	r1, #0
 80038fa:	4618      	mov	r0, r3
 80038fc:	f005 ffb6 	bl	800986c <memset>
 sprintf(getByte, "get %d byte(s) from server\n\r",respLen);
 8003900:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003902:	461a      	mov	r2, r3
 8003904:	1d3b      	adds	r3, r7, #4
 8003906:	4939      	ldr	r1, [pc, #228]	; (80039ec <_ZL16WebServerProcessv+0x12c>)
 8003908:	4618      	mov	r0, r3
 800390a:	f006 f833 	bl	8009974 <siprintf>
 serialPrint(getByte);
 800390e:	1d3b      	adds	r3, r7, #4
 8003910:	4618      	mov	r0, r3
 8003912:	f000 fcb7 	bl	8004284 <_Z11serialPrintPc>


 if( respLen > 0)
 8003916:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003918:	2b00      	cmp	r3, #0
 800391a:	d05f      	beq.n	80039dc <_ZL16WebServerProcessv+0x11c>
 {
    if(strstr((char *)resp, "GET")) /* GET: put web page */
 800391c:	4934      	ldr	r1, [pc, #208]	; (80039f0 <_ZL16WebServerProcessv+0x130>)
 800391e:	4832      	ldr	r0, [pc, #200]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 8003920:	f006 f87e 	bl	8009a20 <strstr>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d017      	beq.n	800395a <_ZL16WebServerProcessv+0x9a>
    {

      if(SendWebPage( currentTemp, currentDist) != WIFI_STATUS_OK)
 800392a:	4b32      	ldr	r3, [pc, #200]	; (80039f4 <_ZL16WebServerProcessv+0x134>)
 800392c:	781a      	ldrb	r2, [r3, #0]
 800392e:	4b32      	ldr	r3, [pc, #200]	; (80039f8 <_ZL16WebServerProcessv+0x138>)
 8003930:	881b      	ldrh	r3, [r3, #0]
 8003932:	4619      	mov	r1, r3
 8003934:	4610      	mov	r0, r2
 8003936:	f000 f873 	bl	8003a20 <_ZL11SendWebPageht>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	bf14      	ite	ne
 8003940:	2301      	movne	r3, #1
 8003942:	2300      	moveq	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <_ZL16WebServerProcessv+0x92>
      {
        serialPrint("> ERROR : Cannot send web page\n\r");
 800394a:	482c      	ldr	r0, [pc, #176]	; (80039fc <_ZL16WebServerProcessv+0x13c>)
 800394c:	f000 fc9a 	bl	8004284 <_Z11serialPrintPc>
 8003950:	e044      	b.n	80039dc <_ZL16WebServerProcessv+0x11c>
      }
      else
      {
        serialPrint("Send page after  GET command\n\r");
 8003952:	482b      	ldr	r0, [pc, #172]	; (8003a00 <_ZL16WebServerProcessv+0x140>)
 8003954:	f000 fc96 	bl	8004284 <_Z11serialPrintPc>
 8003958:	e040      	b.n	80039dc <_ZL16WebServerProcessv+0x11c>
      }
     }
     else if(strstr((char *)resp, "POST"))/* POST: received info */
 800395a:	492a      	ldr	r1, [pc, #168]	; (8003a04 <_ZL16WebServerProcessv+0x144>)
 800395c:	4822      	ldr	r0, [pc, #136]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 800395e:	f006 f85f 	bl	8009a20 <strstr>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d039      	beq.n	80039dc <_ZL16WebServerProcessv+0x11c>
     {
       serialPrint("Post request\n\r");
 8003968:	4827      	ldr	r0, [pc, #156]	; (8003a08 <_ZL16WebServerProcessv+0x148>)
 800396a:	f000 fc8b 	bl	8004284 <_Z11serialPrintPc>

		// Put stuff here for POST requests

       if(strstr((char *)resp, "stop_server"))
 800396e:	4927      	ldr	r1, [pc, #156]	; (8003a0c <_ZL16WebServerProcessv+0x14c>)
 8003970:	481d      	ldr	r0, [pc, #116]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 8003972:	f006 f855 	bl	8009a20 <strstr>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d014      	beq.n	80039a6 <_ZL16WebServerProcessv+0xe6>
       {
         if(strstr((char *)resp, "stop_server=0"))
 800397c:	4924      	ldr	r1, [pc, #144]	; (8003a10 <_ZL16WebServerProcessv+0x150>)
 800397e:	481a      	ldr	r0, [pc, #104]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 8003980:	f006 f84e 	bl	8009a20 <strstr>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <_ZL16WebServerProcessv+0xd2>
         {
           stopserver = false;
 800398a:	2300      	movs	r3, #0
 800398c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003990:	e009      	b.n	80039a6 <_ZL16WebServerProcessv+0xe6>
         }
         else if(strstr((char *)resp, "stop_server=1"))
 8003992:	4920      	ldr	r1, [pc, #128]	; (8003a14 <_ZL16WebServerProcessv+0x154>)
 8003994:	4814      	ldr	r0, [pc, #80]	; (80039e8 <_ZL16WebServerProcessv+0x128>)
 8003996:	f006 f843 	bl	8009a20 <strstr>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <_ZL16WebServerProcessv+0xe6>
         {
           stopserver = true;
 80039a0:	2301      	movs	r3, #1
 80039a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
         }
       }

       if(SendWebPage( currentTemp, currentDist) != WIFI_STATUS_OK)
 80039a6:	4b13      	ldr	r3, [pc, #76]	; (80039f4 <_ZL16WebServerProcessv+0x134>)
 80039a8:	781a      	ldrb	r2, [r3, #0]
 80039aa:	4b13      	ldr	r3, [pc, #76]	; (80039f8 <_ZL16WebServerProcessv+0x138>)
 80039ac:	881b      	ldrh	r3, [r3, #0]
 80039ae:	4619      	mov	r1, r3
 80039b0:	4610      	mov	r0, r2
 80039b2:	f000 f835 	bl	8003a20 <_ZL11SendWebPageht>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	bf14      	ite	ne
 80039bc:	2301      	movne	r3, #1
 80039be:	2300      	moveq	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d003      	beq.n	80039ce <_ZL16WebServerProcessv+0x10e>
       {
         serialPrint("> ERROR : Cannot send web page\n\r");
 80039c6:	480d      	ldr	r0, [pc, #52]	; (80039fc <_ZL16WebServerProcessv+0x13c>)
 80039c8:	f000 fc5c 	bl	8004284 <_Z11serialPrintPc>
 80039cc:	e006      	b.n	80039dc <_ZL16WebServerProcessv+0x11c>
       }
       else
       {
         serialPrint("Send Page after POST command\n\r");
 80039ce:	4812      	ldr	r0, [pc, #72]	; (8003a18 <_ZL16WebServerProcessv+0x158>)
 80039d0:	f000 fc58 	bl	8004284 <_Z11serialPrintPc>
 80039d4:	e002      	b.n	80039dc <_ZL16WebServerProcessv+0x11c>
     }
   }
}
else
{
  serialPrint("Client close connection\n\r");
 80039d6:	4811      	ldr	r0, [pc, #68]	; (8003a1c <_ZL16WebServerProcessv+0x15c>)
 80039d8:	f000 fc54 	bl	8004284 <_Z11serialPrintPc>
}
return stopserver;
 80039dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f

}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3730      	adds	r7, #48	; 0x30
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	200003e0 	.word	0x200003e0
 80039ec:	0800b358 	.word	0x0800b358
 80039f0:	0800b378 	.word	0x0800b378
 80039f4:	20000104 	.word	0x20000104
 80039f8:	20000106 	.word	0x20000106
 80039fc:	0800b37c 	.word	0x0800b37c
 8003a00:	0800b3a0 	.word	0x0800b3a0
 8003a04:	0800b3c0 	.word	0x0800b3c0
 8003a08:	0800b3c8 	.word	0x0800b3c8
 8003a0c:	0800b3d8 	.word	0x0800b3d8
 8003a10:	0800b3e4 	.word	0x0800b3e4
 8003a14:	0800b3f4 	.word	0x0800b3f4
 8003a18:	0800b404 	.word	0x0800b404
 8003a1c:	0800b424 	.word	0x0800b424

08003a20 <_ZL11SendWebPageht>:
// The javascript basically includes a 2-D representation of the previous 10 seconds of
// hear-rate readings. The javascript also includes a 1-second auto-refresh, which automatically
// requests more data every 1 second. After the browser requests new data, this function is called
// and it constructs the new graph and then sends using the wifi drivers
static WIFI_Status_t SendWebPage( uint8_t temperature, uint16_t proxData)
{
 8003a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a22:	f5ad 4d87 	sub.w	sp, sp, #17280	; 0x4380
 8003a26:	b087      	sub	sp, #28
 8003a28:	af08      	add	r7, sp, #32
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a30:	3b71      	subs	r3, #113	; 0x71
 8003a32:	701a      	strb	r2, [r3, #0]
 8003a34:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003a38:	3b74      	subs	r3, #116	; 0x74
 8003a3a:	460a      	mov	r2, r1
 8003a3c:	801a      	strh	r2, [r3, #0]

uint16_t SentDataLength;
WIFI_Status_t ret;

// Reset the webpage to 0
uint8_t http5[16384] = {0};
 8003a3e:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003a42:	3b04      	subs	r3, #4
 8003a44:	4618      	mov	r0, r3
 8003a46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	f005 ff0d 	bl	800986c <memset>

//char jScript[] = "<!DOCTYPE HTML>\r\n<html>\r\n <meta http-equiv=\"refresh\" content=\"1\">\r\n<head>\r\n<script>\r\nwindow.onload = function () {\r\n\r\nvar dps = [];\r\nvar chart = new CanvasJS.Chart(\"chartContainer\", {\r\n\texportEnabled: true,\r\n\ttitle :{\r\n\t\ttext: \"Heart Rate Over Time\"\r\n\t},\r\n  axisY :{\r\n\t\ttitle: \"Average Beats\",\r\n\t\tsuffix: \"bpm\"\r\n\t},\r\n  axisX :{\r\n\t\ttitle: \"Last 10 Seconds\",\r\n\t\tsuffix: \"s\"\r\n\t},\r\n\tdata: [{\r\n\t\ttype: \"spline\",\r\n\t\tmarkerSize: 0,\r\n\t\tdataPoints: dps \r\n\t}]\r\n});\r\n\r\nvar updateInterval = 1000000;\r\nvar dataLength = 10; \r\n\r\nvar updateChart = function (count) {\r\n\r\n  dps.push({ x:10 ,y:1});\r\n  dps.push({ x:9 ,y:1});\r\n  dps.push({ x:8 ,y:4});\r\n  dps.push({ x:7 ,y:5});\r\n  dps.push({ x:6 ,y:7});\r\n  dps.push({ x:5 ,y:8});\r\n  dps.push({ x:4 ,y:10});\r\n  dps.push({ x:3 ,y:1});\r\n  dps.push({ x:2 ,y:1});\r\n  dps.push({ x:1 ,y:4});\r\n  \r\n  chart.render();\r\n};\r\n\r\nupdateChart(dataLength); \r\nsetInterval(function(){ updateChart() }, updateInterval); \r\n\r\n}\r\n</script>\r\n</head>\r\n<body>\r\n<div id=\"chartContainer\" style=\"height: 300px; width: 100%;\"></div>\r\n<script src=\"https://canvasjs.com/assets/script/canvasjs.min.js\"></script> \r\n</body>\r\n</html>";

// This is the start of the graph javacript
char jScript[] = "<!DOCTYPE HTML>\r\n<html>\r\n <meta http-equiv=\"refresh\" content=\"1\">\r\n<head>\r\n<script>\r\nwindow.onload = function () {\r\n\r\nvar dps = [];\r\nvar chart = new CanvasJS.Chart(\"chartContainer\", {\r\n\texportEnabled: true,\r\n\ttitle :{\r\n\t\ttext: \"Heart Rate Over Time\"\r\n\t},\r\n  axisY :{\r\n\t\ttitle: \"Average Beats\",\r\n\t\tsuffix: \"bpm\"\r\n\t},\r\n  axisX :{\r\n\t\ttitle: \"Last 10 Seconds\",\r\n\t\tsuffix: \"s\"\r\n\t},\r\n\tdata: [{\r\n\t\ttype: \"spline\",\r\n\t\tmarkerSize: 0,\r\n\t\tdataPoints: dps \r\n\t}]\r\n});\r\n\r\nvar updateInterval = 1000000;\r\nvar dataLength = 10; \r\n\r\nvar updateChart = function (count) {\r\n\r\n  ";
 8003a52:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8003a56:	3b34      	subs	r3, #52	; 0x34
 8003a58:	4a4e      	ldr	r2, [pc, #312]	; (8003b94 <_ZL11SendWebPageht+0x174>)
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	f240 232d 	movw	r3, #557	; 0x22d
 8003a62:	461a      	mov	r2, r3
 8003a64:	f005 fef7 	bl	8009856 <memcpy>

// This is where the new values are spliced into the existing graph-infrastructure, everything else
// is the same. Basically, this sprintf line accesses the previous 10 samples and formats them in the correct positions
// so that the javascript plot will recognize them as valid points on the graph
sprintf(graphArray,"dps.push({ x:10 ,y:%d});\r\n  dps.push({ x:9 ,y:%d});\r\n  dps.push({ x:8 ,y:%d});\r\n  dps.push({ x:7 ,y:%d});\r\n  dps.push({ x:6 ,y:%d});\r\n  dps.push({ x:5 ,y:%d});\r\n  dps.push({ x:4 ,y:%d});\r\n  dps.push({ x:3 ,y:%d});\r\n  dps.push({ x:2 ,y:%d});\r\n  dps.push({ x:1 ,y:%d});\r\n",beatArray[0], beatArray[1],beatArray[2],beatArray[3],beatArray[4],beatArray[5],beatArray[6],beatArray[7],beatArray[8],beatArray[9]);
 8003a68:	4b4b      	ldr	r3, [pc, #300]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	469c      	mov	ip, r3
 8003a6e:	4b4a      	ldr	r3, [pc, #296]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a70:	785b      	ldrb	r3, [r3, #1]
 8003a72:	469e      	mov	lr, r3
 8003a74:	4b48      	ldr	r3, [pc, #288]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a76:	789b      	ldrb	r3, [r3, #2]
 8003a78:	461a      	mov	r2, r3
 8003a7a:	4b47      	ldr	r3, [pc, #284]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a7c:	78db      	ldrb	r3, [r3, #3]
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4b45      	ldr	r3, [pc, #276]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a82:	791b      	ldrb	r3, [r3, #4]
 8003a84:	4618      	mov	r0, r3
 8003a86:	4b44      	ldr	r3, [pc, #272]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a88:	795b      	ldrb	r3, [r3, #5]
 8003a8a:	461c      	mov	r4, r3
 8003a8c:	4b42      	ldr	r3, [pc, #264]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a8e:	799b      	ldrb	r3, [r3, #6]
 8003a90:	461d      	mov	r5, r3
 8003a92:	4b41      	ldr	r3, [pc, #260]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a94:	79db      	ldrb	r3, [r3, #7]
 8003a96:	461e      	mov	r6, r3
 8003a98:	4b3f      	ldr	r3, [pc, #252]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003a9a:	7a1b      	ldrb	r3, [r3, #8]
 8003a9c:	603b      	str	r3, [r7, #0]
 8003a9e:	4b3e      	ldr	r3, [pc, #248]	; (8003b98 <_ZL11SendWebPageht+0x178>)
 8003aa0:	7a5b      	ldrb	r3, [r3, #9]
 8003aa2:	9307      	str	r3, [sp, #28]
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	9306      	str	r3, [sp, #24]
 8003aa8:	9605      	str	r6, [sp, #20]
 8003aaa:	9504      	str	r5, [sp, #16]
 8003aac:	9403      	str	r4, [sp, #12]
 8003aae:	9002      	str	r0, [sp, #8]
 8003ab0:	9101      	str	r1, [sp, #4]
 8003ab2:	9200      	str	r2, [sp, #0]
 8003ab4:	4673      	mov	r3, lr
 8003ab6:	4662      	mov	r2, ip
 8003ab8:	4938      	ldr	r1, [pc, #224]	; (8003b9c <_ZL11SendWebPageht+0x17c>)
 8003aba:	4839      	ldr	r0, [pc, #228]	; (8003ba0 <_ZL11SendWebPageht+0x180>)
 8003abc:	f005 ff5a 	bl	8009974 <siprintf>

// Just the end of the plot javascript
char jScriptEnd[] = "  \r\n  chart.render();\r\n};\r\n\r\nupdateChart(dataLength); \r\nsetInterval(function(){ updateChart() }, updateInterval); \r\n\r\n}\r\n</script>\r\n</head>\r\n<body>\r\n<div id=\"chartContainer\" style=\"height: 300px; width: 100%;\"></div>\r\n<script src=\"https://canvasjs.com/assets/script/canvasjs.min.js\"></script> \r\n</body>\r\n</html>";
 8003ac0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003ac4:	3b6c      	subs	r3, #108	; 0x6c
 8003ac6:	4a37      	ldr	r2, [pc, #220]	; (8003ba4 <_ZL11SendWebPageht+0x184>)
 8003ac8:	4618      	mov	r0, r3
 8003aca:	4611      	mov	r1, r2
 8003acc:	f44f 739c 	mov.w	r3, #312	; 0x138
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	f005 fec0 	bl	8009856 <memcpy>

// These next 3 lines are string concatenation, which basically just copies the strings
// contents to the http5, which holds all the values for the webpage
strcat((char *)http5, jScript);
 8003ad6:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 8003ada:	3a34      	subs	r2, #52	; 0x34
 8003adc:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003ae0:	3b04      	subs	r3, #4
 8003ae2:	4611      	mov	r1, r2
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f005 ff65 	bl	80099b4 <strcat>
strcat((char *)http5, graphArray);
 8003aea:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003aee:	3b04      	subs	r3, #4
 8003af0:	492b      	ldr	r1, [pc, #172]	; (8003ba0 <_ZL11SendWebPageht+0x180>)
 8003af2:	4618      	mov	r0, r3
 8003af4:	f005 ff5e 	bl	80099b4 <strcat>
strcat((char *)http5, jScriptEnd);
 8003af8:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8003afc:	3a6c      	subs	r2, #108	; 0x6c
 8003afe:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003b02:	3b04      	subs	r3, #4
 8003b04:	4611      	mov	r1, r2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f005 ff54 	bl	80099b4 <strcat>


// Send the page off
ret = WIFI_SendData(0, (uint8_t *)http5, strlen((char *)http5), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8003b0c:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003b10:	3b04      	subs	r3, #4
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fc fb5c 	bl	80001d0 <strlen>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	f507 4086 	add.w	r0, r7, #17152	; 0x4300
 8003b20:	f100 0074 	add.w	r0, r0, #116	; 0x74
 8003b24:	f507 715e 	add.w	r1, r7, #888	; 0x378
 8003b28:	3904      	subs	r1, #4
 8003b2a:	f242 7310 	movw	r3, #10000	; 0x2710
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	4603      	mov	r3, r0
 8003b32:	2000      	movs	r0, #0
 8003b34:	f000 ff46 	bl	80049c4 <WIFI_SendData>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f507 4286 	add.w	r2, r7, #17152	; 0x4300
 8003b3e:	f102 0277 	add.w	r2, r2, #119	; 0x77
 8003b42:	7013      	strb	r3, [r2, #0]

if((ret == WIFI_STATUS_OK) && (SentDataLength != strlen((char *)http5)))
 8003b44:	f507 4386 	add.w	r3, r7, #17152	; 0x4300
 8003b48:	f103 0377 	add.w	r3, r3, #119	; 0x77
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d114      	bne.n	8003b7c <_ZL11SendWebPageht+0x15c>
 8003b52:	f507 4386 	add.w	r3, r7, #17152	; 0x4300
 8003b56:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	461c      	mov	r4, r3
 8003b5e:	f507 735e 	add.w	r3, r7, #888	; 0x378
 8003b62:	3b04      	subs	r3, #4
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fc fb33 	bl	80001d0 <strlen>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	429c      	cmp	r4, r3
 8003b6e:	d005      	beq.n	8003b7c <_ZL11SendWebPageht+0x15c>
{
  ret = WIFI_STATUS_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	f507 4286 	add.w	r2, r7, #17152	; 0x4300
 8003b76:	f102 0277 	add.w	r2, r2, #119	; 0x77
 8003b7a:	7013      	strb	r3, [r2, #0]
}

return ret;
 8003b7c:	f507 4386 	add.w	r3, r7, #17152	; 0x4300
 8003b80:	f103 0377 	add.w	r3, r3, #119	; 0x77
 8003b84:	781b      	ldrb	r3, [r3, #0]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	f507 4786 	add.w	r7, r7, #17152	; 0x4300
 8003b8c:	377c      	adds	r7, #124	; 0x7c
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b92:	bf00      	nop
 8003b94:	0800b550 	.word	0x0800b550
 8003b98:	2000027c 	.word	0x2000027c
 8003b9c:	0800b440 	.word	0x0800b440
 8003ba0:	2000013c 	.word	0x2000013c
 8003ba4:	0800b780 	.word	0x0800b780

08003ba8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b0b8      	sub	sp, #224	; 0xe0
 8003bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003bb2:	2244      	movs	r2, #68	; 0x44
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f005 fe58 	bl	800986c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bbc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	609a      	str	r2, [r3, #8]
 8003bc8:	60da      	str	r2, [r3, #12]
 8003bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bcc:	463b      	mov	r3, r7
 8003bce:	2288      	movs	r2, #136	; 0x88
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f005 fe4a 	bl	800986c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003bd8:	2310      	movs	r3, #16
 8003bda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003be4:	2300      	movs	r3, #0
 8003be6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003bea:	2360      	movs	r3, #96	; 0x60
 8003bec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003c02:	2328      	movs	r3, #40	; 0x28
 8003c04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003c08:	2307      	movs	r3, #7
 8003c0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003c14:	2302      	movs	r3, #2
 8003c16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c1a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f002 f8ec 	bl	8005dfc <HAL_RCC_OscConfig>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bf14      	ite	ne
 8003c2a:	2301      	movne	r3, #1
 8003c2c:	2300      	moveq	r3, #0
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <_Z18SystemClock_Configv+0x90>
  {
    Error_Handler();
 8003c34:	f000 fb6a 	bl	800430c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c38:	230f      	movs	r3, #15
 8003c3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c44:	2300      	movs	r3, #0
 8003c46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c50:	2300      	movs	r3, #0
 8003c52:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003c56:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f002 fcb3 	bl	80065c8 <HAL_RCC_ClockConfig>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf14      	ite	ne
 8003c68:	2301      	movne	r3, #1
 8003c6a:	2300      	moveq	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 8003c72:	f000 fb4b 	bl	800430c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8003c76:	2341      	movs	r3, #65	; 0x41
 8003c78:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c82:	463b      	mov	r3, r7
 8003c84:	4618      	mov	r0, r3
 8003c86:	f002 fea3 	bl	80069d0 <HAL_RCCEx_PeriphCLKConfig>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	bf14      	ite	ne
 8003c90:	2301      	movne	r3, #1
 8003c92:	2300      	moveq	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <_Z18SystemClock_Configv+0xf6>
  {
    Error_Handler();
 8003c9a:	f000 fb37 	bl	800430c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003c9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003ca2:	f002 f855 	bl	8005d50 <HAL_PWREx_ControlVoltageScaling>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bf14      	ite	ne
 8003cac:	2301      	movne	r3, #1
 8003cae:	2300      	moveq	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <_Z18SystemClock_Configv+0x112>
  {
    Error_Handler();
 8003cb6:	f000 fb29 	bl	800430c <Error_Handler>
  }
}
 8003cba:	bf00      	nop
 8003cbc:	37e0      	adds	r7, #224	; 0xe0
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003cc8:	4b22      	ldr	r3, [pc, #136]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cca:	4a23      	ldr	r2, [pc, #140]	; (8003d58 <_ZL12MX_I2C1_Initv+0x94>)
 8003ccc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8003cce:	4b21      	ldr	r3, [pc, #132]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cd0:	4a22      	ldr	r2, [pc, #136]	; (8003d5c <_ZL12MX_I2C1_Initv+0x98>)
 8003cd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003cd4:	4b1f      	ldr	r3, [pc, #124]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cda:	4b1e      	ldr	r3, [pc, #120]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cdc:	2201      	movs	r2, #1
 8003cde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ce0:	4b1c      	ldr	r3, [pc, #112]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003ce6:	4b1b      	ldr	r3, [pc, #108]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003cec:	4b19      	ldr	r3, [pc, #100]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003cf2:	4b18      	ldr	r3, [pc, #96]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cf8:	4b16      	ldr	r3, [pc, #88]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003cfe:	4815      	ldr	r0, [pc, #84]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003d00:	f001 faa6 	bl	8005250 <HAL_I2C_Init>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bf14      	ite	ne
 8003d0a:	2301      	movne	r3, #1
 8003d0c:	2300      	moveq	r3, #0
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8003d14:	f000 fafa 	bl	800430c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d18:	2100      	movs	r1, #0
 8003d1a:	480e      	ldr	r0, [pc, #56]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003d1c:	f001 ff72 	bl	8005c04 <HAL_I2CEx_ConfigAnalogFilter>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	bf14      	ite	ne
 8003d26:	2301      	movne	r3, #1
 8003d28:	2300      	moveq	r3, #0
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8003d30:	f000 faec 	bl	800430c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d34:	2100      	movs	r1, #0
 8003d36:	4807      	ldr	r0, [pc, #28]	; (8003d54 <_ZL12MX_I2C1_Initv+0x90>)
 8003d38:	f001 ffaf 	bl	8005c9a <HAL_I2CEx_ConfigDigitalFilter>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	bf14      	ite	ne
 8003d42:	2301      	movne	r3, #1
 8003d44:	2300      	moveq	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8003d4c:	f000 fade 	bl	800430c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d50:	bf00      	nop
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	20000288 	.word	0x20000288
 8003d58:	40005400 	.word	0x40005400
 8003d5c:	10909cec 	.word	0x10909cec

08003d60 <_ZL13MX_TIM16_Initv>:

// This timer is configured for 1 second intervals
static void MX_TIM16_Init(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d66:	4a13      	ldr	r2, [pc, #76]	; (8003db4 <_ZL13MX_TIM16_Initv+0x54>)
 8003d68:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 8003d6a:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d6c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8003d70:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d72:	4b0f      	ldr	r3, [pc, #60]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 8003d78:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d7a:	f242 720f 	movw	r2, #9999	; 0x270f
 8003d7e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d80:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003d86:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d8c:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003d92:	4807      	ldr	r0, [pc, #28]	; (8003db0 <_ZL13MX_TIM16_Initv+0x50>)
 8003d94:	f004 fd99 	bl	80088ca <HAL_TIM_Base_Init>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	bf14      	ite	ne
 8003d9e:	2301      	movne	r3, #1
 8003da0:	2300      	moveq	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <_ZL13MX_TIM16_Initv+0x4c>
  {
    Error_Handler();
 8003da8:	f000 fab0 	bl	800430c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003dac:	bf00      	nop
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	200002d4 	.word	0x200002d4
 8003db4:	40014400 	.word	0x40014400

08003db8 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003dbc:	4b16      	ldr	r3, [pc, #88]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dbe:	4a17      	ldr	r2, [pc, #92]	; (8003e1c <_ZL19MX_USART1_UART_Initv+0x64>)
 8003dc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003dc2:	4b15      	ldr	r3, [pc, #84]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003dc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003dca:	4b13      	ldr	r3, [pc, #76]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003dd0:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003dd6:	4b10      	ldr	r3, [pc, #64]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ddc:	4b0e      	ldr	r3, [pc, #56]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dde:	220c      	movs	r2, #12
 8003de0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003de2:	4b0d      	ldr	r3, [pc, #52]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003de8:	4b0b      	ldr	r3, [pc, #44]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003dee:	4b0a      	ldr	r3, [pc, #40]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003df4:	4b08      	ldr	r3, [pc, #32]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dfa:	4807      	ldr	r0, [pc, #28]	; (8003e18 <_ZL19MX_USART1_UART_Initv+0x60>)
 8003dfc:	f005 f824 	bl	8008e48 <HAL_UART_Init>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	bf14      	ite	ne
 8003e06:	2301      	movne	r3, #1
 8003e08:	2300      	moveq	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 8003e10:	f000 fa7c 	bl	800430c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003e14:	bf00      	nop
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20000320 	.word	0x20000320
 8003e1c:	40013800 	.word	0x40013800

08003e20 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e26:	f107 0314 	add.w	r3, r7, #20
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	605a      	str	r2, [r3, #4]
 8003e30:	609a      	str	r2, [r3, #8]
 8003e32:	60da      	str	r2, [r3, #12]
 8003e34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e36:	4bba      	ldr	r3, [pc, #744]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3a:	4ab9      	ldr	r2, [pc, #740]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e3c:	f043 0310 	orr.w	r3, r3, #16
 8003e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e42:	4bb7      	ldr	r3, [pc, #732]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e46:	f003 0310 	and.w	r3, r3, #16
 8003e4a:	613b      	str	r3, [r7, #16]
 8003e4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e4e:	4bb4      	ldr	r3, [pc, #720]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e52:	4ab3      	ldr	r2, [pc, #716]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e54:	f043 0304 	orr.w	r3, r3, #4
 8003e58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e5a:	4bb1      	ldr	r3, [pc, #708]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e66:	4bae      	ldr	r3, [pc, #696]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e6a:	4aad      	ldr	r2, [pc, #692]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e6c:	f043 0301 	orr.w	r3, r3, #1
 8003e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e72:	4bab      	ldr	r3, [pc, #684]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e7e:	4ba8      	ldr	r3, [pc, #672]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e82:	4aa7      	ldr	r2, [pc, #668]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e84:	f043 0302 	orr.w	r3, r3, #2
 8003e88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e8a:	4ba5      	ldr	r3, [pc, #660]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	607b      	str	r3, [r7, #4]
 8003e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e96:	4ba2      	ldr	r3, [pc, #648]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e9a:	4aa1      	ldr	r2, [pc, #644]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003e9c:	f043 0308 	orr.w	r3, r3, #8
 8003ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ea2:	4b9f      	ldr	r3, [pc, #636]	; (8004120 <_ZL12MX_GPIO_Initv+0x300>)
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f44f 718a 	mov.w	r1, #276	; 0x114
 8003eb4:	489b      	ldr	r0, [pc, #620]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 8003eb6:	f001 f99b 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f248 1104 	movw	r1, #33028	; 0x8104
 8003ec0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ec4:	f001 f994 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f24f 0114 	movw	r1, #61460	; 0xf014
 8003ece:	4896      	ldr	r0, [pc, #600]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 8003ed0:	f001 f98e 	bl	80051f0 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f241 0181 	movw	r1, #4225	; 0x1081
 8003eda:	4894      	ldr	r0, [pc, #592]	; (800412c <_ZL12MX_GPIO_Initv+0x30c>)
 8003edc:	f001 f988 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ee6:	4891      	ldr	r0, [pc, #580]	; (800412c <_ZL12MX_GPIO_Initv+0x30c>)
 8003ee8:	f001 f982 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003eec:	2200      	movs	r2, #0
 8003eee:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003ef2:	488f      	ldr	r0, [pc, #572]	; (8004130 <_ZL12MX_GPIO_Initv+0x310>)
 8003ef4:	f001 f97c 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003ef8:	2201      	movs	r2, #1
 8003efa:	2120      	movs	r1, #32
 8003efc:	488a      	ldr	r0, [pc, #552]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 8003efe:	f001 f977 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003f02:	2201      	movs	r2, #1
 8003f04:	2101      	movs	r1, #1
 8003f06:	4887      	ldr	r0, [pc, #540]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 8003f08:	f001 f972 	bl	80051f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003f0c:	f240 1315 	movw	r3, #277	; 0x115
 8003f10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f12:	2301      	movs	r3, #1
 8003f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f1e:	f107 0314 	add.w	r3, r7, #20
 8003f22:	4619      	mov	r1, r3
 8003f24:	487f      	ldr	r0, [pc, #508]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 8003f26:	f000 ffa3 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003f2a:	236a      	movs	r3, #106	; 0x6a
 8003f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f2e:	4b81      	ldr	r3, [pc, #516]	; (8004134 <_ZL12MX_GPIO_Initv+0x314>)
 8003f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f36:	f107 0314 	add.w	r3, r7, #20
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4879      	ldr	r0, [pc, #484]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 8003f3e:	f000 ff97 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8003f42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f48:	4b7b      	ldr	r3, [pc, #492]	; (8004138 <_ZL12MX_GPIO_Initv+0x318>)
 8003f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8003f50:	f107 0314 	add.w	r3, r7, #20
 8003f54:	4619      	mov	r1, r3
 8003f56:	4876      	ldr	r0, [pc, #472]	; (8004130 <_ZL12MX_GPIO_Initv+0x310>)
 8003f58:	f000 ff8a 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8003f5c:	233f      	movs	r3, #63	; 0x3f
 8003f5e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003f60:	230b      	movs	r3, #11
 8003f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f68:	f107 0314 	add.w	r3, r7, #20
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4870      	ldr	r0, [pc, #448]	; (8004130 <_ZL12MX_GPIO_Initv+0x310>)
 8003f70:	f000 ff7e 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8003f74:	2303      	movs	r3, #3
 8003f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f80:	2303      	movs	r3, #3
 8003f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003f84:	2308      	movs	r3, #8
 8003f86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f92:	f000 ff6d 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8003f96:	f248 1304 	movw	r3, #33028	; 0x8104
 8003f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa8:	f107 0314 	add.w	r3, r7, #20
 8003fac:	4619      	mov	r1, r3
 8003fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fb2:	f000 ff5d 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8003fb6:	2308      	movs	r3, #8
 8003fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fba:	2302      	movs	r3, #2
 8003fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8003fca:	f107 0314 	add.w	r3, r7, #20
 8003fce:	4619      	mov	r1, r3
 8003fd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fd4:	f000 ff4c 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8003fd8:	2310      	movs	r3, #16
 8003fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003fdc:	230b      	movs	r3, #11
 8003fde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8003fe4:	f107 0314 	add.w	r3, r7, #20
 8003fe8:	4619      	mov	r1, r3
 8003fea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fee:	f000 ff3f 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8003ff2:	23e0      	movs	r3, #224	; 0xe0
 8003ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ffe:	2303      	movs	r3, #3
 8004000:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004002:	2305      	movs	r3, #5
 8004004:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004006:	f107 0314 	add.w	r3, r7, #20
 800400a:	4619      	mov	r1, r3
 800400c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004010:	f000 ff2e 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8004014:	2301      	movs	r3, #1
 8004016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004018:	4b46      	ldr	r3, [pc, #280]	; (8004134 <_ZL12MX_GPIO_Initv+0x314>)
 800401a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800401c:	2300      	movs	r3, #0
 800401e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8004020:	f107 0314 	add.w	r3, r7, #20
 8004024:	4619      	mov	r1, r3
 8004026:	4840      	ldr	r0, [pc, #256]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 8004028:	f000 ff22 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800402c:	2302      	movs	r3, #2
 800402e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004030:	230b      	movs	r3, #11
 8004032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004034:	2300      	movs	r3, #0
 8004036:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004038:	f107 0314 	add.w	r3, r7, #20
 800403c:	4619      	mov	r1, r3
 800403e:	483a      	ldr	r0, [pc, #232]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 8004040:	f000 ff16 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004044:	f24f 0334 	movw	r3, #61492	; 0xf034
 8004048:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800404a:	2301      	movs	r3, #1
 800404c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004052:	2300      	movs	r3, #0
 8004054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4619      	mov	r1, r3
 800405c:	4832      	ldr	r0, [pc, #200]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 800405e:	f000 ff07 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8004062:	f44f 7320 	mov.w	r3, #640	; 0x280
 8004066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004068:	2302      	movs	r3, #2
 800406a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004070:	2300      	movs	r3, #0
 8004072:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8004074:	2306      	movs	r3, #6
 8004076:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004078:	f107 0314 	add.w	r3, r7, #20
 800407c:	4619      	mov	r1, r3
 800407e:	4829      	ldr	r0, [pc, #164]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 8004080:	f000 fef6 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8004084:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8004088:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004092:	2303      	movs	r3, #3
 8004094:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004096:	230a      	movs	r3, #10
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800409a:	f107 0314 	add.w	r3, r7, #20
 800409e:	4619      	mov	r1, r3
 80040a0:	4820      	ldr	r0, [pc, #128]	; (8004124 <_ZL12MX_GPIO_Initv+0x304>)
 80040a2:	f000 fee5 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_I2C2_SCL_Pin INTERNAL_I2C2_SDA_Pin */
  GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80040a6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80040aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040ac:	2312      	movs	r3, #18
 80040ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040b0:	2301      	movs	r3, #1
 80040b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040b4:	2303      	movs	r3, #3
 80040b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80040b8:	2304      	movs	r3, #4
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040bc:	f107 0314 	add.w	r3, r7, #20
 80040c0:	4619      	mov	r1, r3
 80040c2:	4819      	ldr	r0, [pc, #100]	; (8004128 <_ZL12MX_GPIO_Initv+0x308>)
 80040c4:	f000 fed4 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80040c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ce:	2302      	movs	r3, #2
 80040d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d2:	2300      	movs	r3, #0
 80040d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040d6:	2303      	movs	r3, #3
 80040d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80040da:	2307      	movs	r3, #7
 80040dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040de:	f107 0314 	add.w	r3, r7, #20
 80040e2:	4619      	mov	r1, r3
 80040e4:	4811      	ldr	r0, [pc, #68]	; (800412c <_ZL12MX_GPIO_Initv+0x30c>)
 80040e6:	f000 fec3 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80040ea:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80040ee:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80040f0:	4b10      	ldr	r3, [pc, #64]	; (8004134 <_ZL12MX_GPIO_Initv+0x314>)
 80040f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040f4:	2300      	movs	r3, #0
 80040f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040f8:	f107 0314 	add.w	r3, r7, #20
 80040fc:	4619      	mov	r1, r3
 80040fe:	480b      	ldr	r0, [pc, #44]	; (800412c <_ZL12MX_GPIO_Initv+0x30c>)
 8004100:	f000 feb6 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004104:	f243 0381 	movw	r3, #12417	; 0x3081
 8004108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800410a:	2301      	movs	r3, #1
 800410c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410e:	2300      	movs	r3, #0
 8004110:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004112:	2300      	movs	r3, #0
 8004114:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	4619      	mov	r1, r3
 800411c:	e00e      	b.n	800413c <_ZL12MX_GPIO_Initv+0x31c>
 800411e:	bf00      	nop
 8004120:	40021000 	.word	0x40021000
 8004124:	48001000 	.word	0x48001000
 8004128:	48000400 	.word	0x48000400
 800412c:	48000c00 	.word	0x48000c00
 8004130:	48000800 	.word	0x48000800
 8004134:	10110000 	.word	0x10110000
 8004138:	10210000 	.word	0x10210000
 800413c:	4841      	ldr	r0, [pc, #260]	; (8004244 <_ZL12MX_GPIO_Initv+0x424>)
 800413e:	f000 fe97 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004142:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004148:	2301      	movs	r3, #1
 800414a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414c:	2300      	movs	r3, #0
 800414e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004150:	2300      	movs	r3, #0
 8004152:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004154:	f107 0314 	add.w	r3, r7, #20
 8004158:	4619      	mov	r1, r3
 800415a:	483b      	ldr	r0, [pc, #236]	; (8004248 <_ZL12MX_GPIO_Initv+0x428>)
 800415c:	f000 fe88 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004160:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004166:	4b39      	ldr	r3, [pc, #228]	; (800424c <_ZL12MX_GPIO_Initv+0x42c>)
 8004168:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416a:	2300      	movs	r3, #0
 800416c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800416e:	f107 0314 	add.w	r3, r7, #20
 8004172:	4619      	mov	r1, r3
 8004174:	4834      	ldr	r0, [pc, #208]	; (8004248 <_ZL12MX_GPIO_Initv+0x428>)
 8004176:	f000 fe7b 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800417a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800417e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004180:	2300      	movs	r3, #0
 8004182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004184:	2300      	movs	r3, #0
 8004186:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	4619      	mov	r1, r3
 800418e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004192:	f000 fe6d 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8004196:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800419a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419c:	2302      	movs	r3, #2
 800419e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041a4:	2303      	movs	r3, #3
 80041a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80041a8:	230a      	movs	r3, #10
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ac:	f107 0314 	add.w	r3, r7, #20
 80041b0:	4619      	mov	r1, r3
 80041b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041b6:	f000 fe5b 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_SPI3_SCK_Pin INTERNAL_SPI3_MISO_Pin INTERNAL_SPI3_MOSI_Pin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80041ba:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80041be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c0:	2302      	movs	r3, #2
 80041c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c4:	2300      	movs	r3, #0
 80041c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041c8:	2303      	movs	r3, #3
 80041ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80041cc:	2306      	movs	r3, #6
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d0:	f107 0314 	add.w	r3, r7, #20
 80041d4:	4619      	mov	r1, r3
 80041d6:	481c      	ldr	r0, [pc, #112]	; (8004248 <_ZL12MX_GPIO_Initv+0x428>)
 80041d8:	f000 fe4a 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80041dc:	2302      	movs	r3, #2
 80041de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e0:	2302      	movs	r3, #2
 80041e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e4:	2300      	movs	r3, #0
 80041e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e8:	2303      	movs	r3, #3
 80041ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80041ec:	2305      	movs	r3, #5
 80041ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80041f0:	f107 0314 	add.w	r3, r7, #20
 80041f4:	4619      	mov	r1, r3
 80041f6:	4813      	ldr	r0, [pc, #76]	; (8004244 <_ZL12MX_GPIO_Initv+0x424>)
 80041f8:	f000 fe3a 	bl	8004e70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80041fc:	2378      	movs	r3, #120	; 0x78
 80041fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004200:	2302      	movs	r3, #2
 8004202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004204:	2300      	movs	r3, #0
 8004206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004208:	2303      	movs	r3, #3
 800420a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800420c:	2307      	movs	r3, #7
 800420e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004210:	f107 0314 	add.w	r3, r7, #20
 8004214:	4619      	mov	r1, r3
 8004216:	480b      	ldr	r0, [pc, #44]	; (8004244 <_ZL12MX_GPIO_Initv+0x424>)
 8004218:	f000 fe2a 	bl	8004e70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800421c:	2200      	movs	r2, #0
 800421e:	2100      	movs	r1, #0
 8004220:	2017      	movs	r0, #23
 8004222:	f000 fdae 	bl	8004d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004226:	2017      	movs	r0, #23
 8004228:	f000 fdc7 	bl	8004dba <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800422c:	2200      	movs	r2, #0
 800422e:	2100      	movs	r1, #0
 8004230:	2028      	movs	r0, #40	; 0x28
 8004232:	f000 fda6 	bl	8004d82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004236:	2028      	movs	r0, #40	; 0x28
 8004238:	f000 fdbf 	bl	8004dba <HAL_NVIC_EnableIRQ>

}
 800423c:	bf00      	nop
 800423e:	3728      	adds	r7, #40	; 0x28
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	48000c00 	.word	0x48000c00
 8004248:	48000800 	.word	0x48000800
 800424c:	10110000 	.word	0x10110000

08004250 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	4603      	mov	r3, r0
 8004258:	80fb      	strh	r3, [r7, #6]
switch (GPIO_Pin)
 800425a:	88fb      	ldrh	r3, [r7, #6]
 800425c:	2b02      	cmp	r3, #2
 800425e:	d000      	beq.n	8004262 <HAL_GPIO_EXTI_Callback+0x12>
      	//alarm = false;

  	}
  default:
  {
    break;
 8004260:	e002      	b.n	8004268 <HAL_GPIO_EXTI_Callback+0x18>
    SPI_WIFI_ISR();
 8004262:	f7fe ff05 	bl	8003070 <SPI_WIFI_ISR>
    break;
 8004266:	bf00      	nop
  }
}
}
 8004268:	bf00      	nop
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <SPI3_IRQHandler>:
* @brief  SPI3 line detection callback.
* @param  None
* @retval None
*/
void SPI3_IRQHandler(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
HAL_SPI_IRQHandler(&hspi);
 8004274:	4802      	ldr	r0, [pc, #8]	; (8004280 <SPI3_IRQHandler+0x10>)
 8004276:	f003 fe3b 	bl	8007ef0 <HAL_SPI_IRQHandler>
}
 800427a:	bf00      	nop
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	200007ec 	.word	0x200007ec

08004284 <_Z11serialPrintPc>:


// Made a function for printing over the USART, as I was tired of copy-pasting
// the obscenely long HAL transmit function
void serialPrint(char buffer[]) {
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart1, (uint8_t*)buffer , strlen(buffer), HAL_MAX_DELAY);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f7fb ff9f 	bl	80001d0 <strlen>
 8004292:	4603      	mov	r3, r0
 8004294:	b29a      	uxth	r2, r3
 8004296:	f04f 33ff 	mov.w	r3, #4294967295
 800429a:	6879      	ldr	r1, [r7, #4]
 800429c:	4803      	ldr	r0, [pc, #12]	; (80042ac <_Z11serialPrintPc+0x28>)
 800429e:	f004 fe21 	bl	8008ee4 <HAL_UART_Transmit>

}
 80042a2:	bf00      	nop
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000320 	.word	0x20000320

080042b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  // Check to make sure the correct timer called this interrupt
  if (htim == &htim16 )
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a11      	ldr	r2, [pc, #68]	; (8004300 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d118      	bne.n	80042f2 <HAL_TIM_PeriodElapsedCallback+0x42>
  {

	  //serialPrint("Interrupt works! \n\r");

	  // Catch the current avg beat value
	  uint8_t heartBeatAvg  = (uint8_t)beatAvg;
 80042c0:	4b10      	ldr	r3, [pc, #64]	; (8004304 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	72fb      	strb	r3, [r7, #11]

	  // Shift the beat array over by 1
	  for (int i=0; i<9;i++) {
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	dc0d      	bgt.n	80042ec <HAL_TIM_PeriodElapsedCallback+0x3c>

		  beatArray[9-i] = beatArray[8-i];
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f1c3 0208 	rsb	r2, r3, #8
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f1c3 0309 	rsb	r3, r3, #9
 80042dc:	490a      	ldr	r1, [pc, #40]	; (8004308 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80042de:	5c89      	ldrb	r1, [r1, r2]
 80042e0:	4a09      	ldr	r2, [pc, #36]	; (8004308 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80042e2:	54d1      	strb	r1, [r2, r3]
	  for (int i=0; i<9;i++) {
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3301      	adds	r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	e7ee      	b.n	80042ca <HAL_TIM_PeriodElapsedCallback+0x1a>

	  }

	  // Store the latest value
	  beatArray[0] = heartBeatAvg;
 80042ec:	4a06      	ldr	r2, [pc, #24]	; (8004308 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80042ee:	7afb      	ldrb	r3, [r7, #11]
 80042f0:	7013      	strb	r3, [r2, #0]

	  // The array has now been fully shifted by 1

  }

}
 80042f2:	bf00      	nop
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	200002d4 	.word	0x200002d4
 8004304:	20000278 	.word	0x20000278
 8004308:	2000027c 	.word	0x2000027c

0800430c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004310:	bf00      	nop
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <_Z41__static_initialization_and_destruction_0ii>:
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d107      	bne.n	800433c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004332:	4293      	cmp	r3, r2
 8004334:	d102      	bne.n	800433c <_Z41__static_initialization_and_destruction_0ii+0x20>
MAX30105 particleSensor;
 8004336:	4803      	ldr	r0, [pc, #12]	; (8004344 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8004338:	f7fc fd40 	bl	8000dbc <_ZN8MAX30105C1Ev>
}
 800433c:	bf00      	nop
 800433e:	3708      	adds	r7, #8
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	200003a0 	.word	0x200003a0

08004348 <_GLOBAL__sub_I_bufferBad>:
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
 800434c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004350:	2001      	movs	r0, #1
 8004352:	f7ff ffe3 	bl	800431c <_Z41__static_initialization_and_destruction_0ii>
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800435e:	4b0f      	ldr	r3, [pc, #60]	; (800439c <HAL_MspInit+0x44>)
 8004360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004362:	4a0e      	ldr	r2, [pc, #56]	; (800439c <HAL_MspInit+0x44>)
 8004364:	f043 0301 	orr.w	r3, r3, #1
 8004368:	6613      	str	r3, [r2, #96]	; 0x60
 800436a:	4b0c      	ldr	r3, [pc, #48]	; (800439c <HAL_MspInit+0x44>)
 800436c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004376:	4b09      	ldr	r3, [pc, #36]	; (800439c <HAL_MspInit+0x44>)
 8004378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800437a:	4a08      	ldr	r2, [pc, #32]	; (800439c <HAL_MspInit+0x44>)
 800437c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004380:	6593      	str	r3, [r2, #88]	; 0x58
 8004382:	4b06      	ldr	r3, [pc, #24]	; (800439c <HAL_MspInit+0x44>)
 8004384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40021000 	.word	0x40021000

080043a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08a      	sub	sp, #40	; 0x28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a8:	f107 0314 	add.w	r3, r7, #20
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	605a      	str	r2, [r3, #4]
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	60da      	str	r2, [r3, #12]
 80043b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a17      	ldr	r2, [pc, #92]	; (800441c <HAL_I2C_MspInit+0x7c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d128      	bne.n	8004414 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c2:	4b17      	ldr	r3, [pc, #92]	; (8004420 <HAL_I2C_MspInit+0x80>)
 80043c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c6:	4a16      	ldr	r2, [pc, #88]	; (8004420 <HAL_I2C_MspInit+0x80>)
 80043c8:	f043 0302 	orr.w	r3, r3, #2
 80043cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043ce:	4b14      	ldr	r3, [pc, #80]	; (8004420 <HAL_I2C_MspInit+0x80>)
 80043d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	613b      	str	r3, [r7, #16]
 80043d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80043da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80043de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043e0:	2312      	movs	r3, #18
 80043e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043e4:	2301      	movs	r3, #1
 80043e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e8:	2303      	movs	r3, #3
 80043ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043ec:	2304      	movs	r3, #4
 80043ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f0:	f107 0314 	add.w	r3, r7, #20
 80043f4:	4619      	mov	r1, r3
 80043f6:	480b      	ldr	r0, [pc, #44]	; (8004424 <HAL_I2C_MspInit+0x84>)
 80043f8:	f000 fd3a 	bl	8004e70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043fc:	4b08      	ldr	r3, [pc, #32]	; (8004420 <HAL_I2C_MspInit+0x80>)
 80043fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004400:	4a07      	ldr	r2, [pc, #28]	; (8004420 <HAL_I2C_MspInit+0x80>)
 8004402:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004406:	6593      	str	r3, [r2, #88]	; 0x58
 8004408:	4b05      	ldr	r3, [pc, #20]	; (8004420 <HAL_I2C_MspInit+0x80>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004414:	bf00      	nop
 8004416:	3728      	adds	r7, #40	; 0x28
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40005400 	.word	0x40005400
 8004420:	40021000 	.word	0x40021000
 8004424:	48000400 	.word	0x48000400

08004428 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a0d      	ldr	r2, [pc, #52]	; (800446c <HAL_TIM_Base_MspInit+0x44>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d113      	bne.n	8004462 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800443a:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <HAL_TIM_Base_MspInit+0x48>)
 800443c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800443e:	4a0c      	ldr	r2, [pc, #48]	; (8004470 <HAL_TIM_Base_MspInit+0x48>)
 8004440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004444:	6613      	str	r3, [r2, #96]	; 0x60
 8004446:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <HAL_TIM_Base_MspInit+0x48>)
 8004448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8004452:	2200      	movs	r2, #0
 8004454:	2100      	movs	r1, #0
 8004456:	2019      	movs	r0, #25
 8004458:	f000 fc93 	bl	8004d82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800445c:	2019      	movs	r0, #25
 800445e:	f000 fcac 	bl	8004dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8004462:	bf00      	nop
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40014400 	.word	0x40014400
 8004470:	40021000 	.word	0x40021000

08004474 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b08a      	sub	sp, #40	; 0x28
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800447c:	f107 0314 	add.w	r3, r7, #20
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	605a      	str	r2, [r3, #4]
 8004486:	609a      	str	r2, [r3, #8]
 8004488:	60da      	str	r2, [r3, #12]
 800448a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a17      	ldr	r2, [pc, #92]	; (80044f0 <HAL_UART_MspInit+0x7c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d127      	bne.n	80044e6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004496:	4b17      	ldr	r3, [pc, #92]	; (80044f4 <HAL_UART_MspInit+0x80>)
 8004498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800449a:	4a16      	ldr	r2, [pc, #88]	; (80044f4 <HAL_UART_MspInit+0x80>)
 800449c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044a0:	6613      	str	r3, [r2, #96]	; 0x60
 80044a2:	4b14      	ldr	r3, [pc, #80]	; (80044f4 <HAL_UART_MspInit+0x80>)
 80044a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044aa:	613b      	str	r3, [r7, #16]
 80044ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ae:	4b11      	ldr	r3, [pc, #68]	; (80044f4 <HAL_UART_MspInit+0x80>)
 80044b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b2:	4a10      	ldr	r2, [pc, #64]	; (80044f4 <HAL_UART_MspInit+0x80>)
 80044b4:	f043 0302 	orr.w	r3, r3, #2
 80044b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044ba:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <HAL_UART_MspInit+0x80>)
 80044bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	60fb      	str	r3, [r7, #12]
 80044c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80044c6:	23c0      	movs	r3, #192	; 0xc0
 80044c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ca:	2302      	movs	r3, #2
 80044cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044d2:	2303      	movs	r3, #3
 80044d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80044d6:	2307      	movs	r3, #7
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044da:	f107 0314 	add.w	r3, r7, #20
 80044de:	4619      	mov	r1, r3
 80044e0:	4805      	ldr	r0, [pc, #20]	; (80044f8 <HAL_UART_MspInit+0x84>)
 80044e2:	f000 fcc5 	bl	8004e70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80044e6:	bf00      	nop
 80044e8:	3728      	adds	r7, #40	; 0x28
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40013800 	.word	0x40013800
 80044f4:	40021000 	.word	0x40021000
 80044f8:	48000400 	.word	0x48000400

080044fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004500:	bf00      	nop
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800450a:	b480      	push	{r7}
 800450c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800450e:	e7fe      	b.n	800450e <HardFault_Handler+0x4>

08004510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004514:	e7fe      	b.n	8004514 <MemManage_Handler+0x4>

08004516 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004516:	b480      	push	{r7}
 8004518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800451a:	e7fe      	b.n	800451a <BusFault_Handler+0x4>

0800451c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004520:	e7fe      	b.n	8004520 <UsageFault_Handler+0x4>

08004522 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004522:	b480      	push	{r7}
 8004524:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004534:	bf00      	nop
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800453e:	b480      	push	{r7}
 8004540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004550:	f000 fafa 	bl	8004b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004554:	bf00      	nop
 8004556:	bd80      	pop	{r7, pc}

08004558 <EXTI1_IRQHandler>:
/* please refer to the startup file (startup_stm32l4xx.s).                    */
/******************************************************************************/

// Need this for SPI+WIFI
void EXTI1_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800455c:	2002      	movs	r0, #2
 800455e:	f000 fe5f 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
}
 8004562:	bf00      	nop
 8004564:	bd80      	pop	{r7, pc}

08004566 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800456a:	2020      	movs	r0, #32
 800456c:	f000 fe58 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004570:	2040      	movs	r0, #64	; 0x40
 8004572:	f000 fe55 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004576:	2080      	movs	r0, #128	; 0x80
 8004578:	f000 fe52 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800457c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004580:	f000 fe4e 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004584:	bf00      	nop
 8004586:	bd80      	pop	{r7, pc}

08004588 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800458c:	4802      	ldr	r0, [pc, #8]	; (8004598 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800458e:	f004 fa5b 	bl	8008a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	200002d4 	.word	0x200002d4

0800459c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80045a0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80045a4:	f000 fe3c 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80045a8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80045ac:	f000 fe38 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80045b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80045b4:	f000 fe34 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80045b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80045bc:	f000 fe30 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80045c0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80045c4:	f000 fe2c 	bl	8005220 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80045c8:	bf00      	nop
 80045ca:	bd80      	pop	{r7, pc}

080045cc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	e00a      	b.n	80045f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80045de:	f3af 8000 	nop.w
 80045e2:	4601      	mov	r1, r0
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	60ba      	str	r2, [r7, #8]
 80045ea:	b2ca      	uxtb	r2, r1
 80045ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	3301      	adds	r3, #1
 80045f2:	617b      	str	r3, [r7, #20]
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	dbf0      	blt.n	80045de <_read+0x12>
	}

return len;
 80045fc:	687b      	ldr	r3, [r7, #4]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3718      	adds	r7, #24
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b086      	sub	sp, #24
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	e009      	b.n	800462c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	60ba      	str	r2, [r7, #8]
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	4618      	mov	r0, r3
 8004622:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	3301      	adds	r3, #1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	dbf1      	blt.n	8004618 <_write+0x12>
	}
	return len;
 8004634:	687b      	ldr	r3, [r7, #4]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3718      	adds	r7, #24
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <_close>:

int _close(int file)
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
	return -1;
 8004646:	f04f 33ff 	mov.w	r3, #4294967295
}
 800464a:	4618      	mov	r0, r3
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
 800465e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004666:	605a      	str	r2, [r3, #4]
	return 0;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <_isatty>:

int _isatty(int file)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
	return 1;
 800467e:	2301      	movs	r3, #1
}
 8004680:	4618      	mov	r0, r3
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
	return 0;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046b0:	4a14      	ldr	r2, [pc, #80]	; (8004704 <_sbrk+0x5c>)
 80046b2:	4b15      	ldr	r3, [pc, #84]	; (8004708 <_sbrk+0x60>)
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046bc:	4b13      	ldr	r3, [pc, #76]	; (800470c <_sbrk+0x64>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d102      	bne.n	80046ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046c4:	4b11      	ldr	r3, [pc, #68]	; (800470c <_sbrk+0x64>)
 80046c6:	4a12      	ldr	r2, [pc, #72]	; (8004710 <_sbrk+0x68>)
 80046c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046ca:	4b10      	ldr	r3, [pc, #64]	; (800470c <_sbrk+0x64>)
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4413      	add	r3, r2
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d207      	bcs.n	80046e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80046d8:	f005 f884 	bl	80097e4 <__errno>
 80046dc:	4602      	mov	r2, r0
 80046de:	230c      	movs	r3, #12
 80046e0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80046e2:	f04f 33ff 	mov.w	r3, #4294967295
 80046e6:	e009      	b.n	80046fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80046e8:	4b08      	ldr	r3, [pc, #32]	; (800470c <_sbrk+0x64>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80046ee:	4b07      	ldr	r3, [pc, #28]	; (800470c <_sbrk+0x64>)
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4413      	add	r3, r2
 80046f6:	4a05      	ldr	r2, [pc, #20]	; (800470c <_sbrk+0x64>)
 80046f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80046fa:	68fb      	ldr	r3, [r7, #12]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3718      	adds	r7, #24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	20018000 	.word	0x20018000
 8004708:	00000400 	.word	0x00000400
 800470c:	200007e0 	.word	0x200007e0
 8004710:	20001158 	.word	0x20001158

08004714 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004718:	4b17      	ldr	r3, [pc, #92]	; (8004778 <SystemInit+0x64>)
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471e:	4a16      	ldr	r2, [pc, #88]	; (8004778 <SystemInit+0x64>)
 8004720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004728:	4b14      	ldr	r3, [pc, #80]	; (800477c <SystemInit+0x68>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a13      	ldr	r2, [pc, #76]	; (800477c <SystemInit+0x68>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004734:	4b11      	ldr	r3, [pc, #68]	; (800477c <SystemInit+0x68>)
 8004736:	2200      	movs	r2, #0
 8004738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800473a:	4b10      	ldr	r3, [pc, #64]	; (800477c <SystemInit+0x68>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a0f      	ldr	r2, [pc, #60]	; (800477c <SystemInit+0x68>)
 8004740:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004744:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800474a:	4b0c      	ldr	r3, [pc, #48]	; (800477c <SystemInit+0x68>)
 800474c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004750:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004752:	4b0a      	ldr	r3, [pc, #40]	; (800477c <SystemInit+0x68>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a09      	ldr	r2, [pc, #36]	; (800477c <SystemInit+0x68>)
 8004758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800475c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800475e:	4b07      	ldr	r3, [pc, #28]	; (800477c <SystemInit+0x68>)
 8004760:	2200      	movs	r2, #0
 8004762:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004764:	4b04      	ldr	r3, [pc, #16]	; (8004778 <SystemInit+0x64>)
 8004766:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800476a:	609a      	str	r2, [r3, #8]
#endif
}
 800476c:	bf00      	nop
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	e000ed00 	.word	0xe000ed00
 800477c:	40021000 	.word	0x40021000

08004780 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800478a:	4b0d      	ldr	r3, [pc, #52]	; (80047c0 <WIFI_Init+0x40>)
 800478c:	9301      	str	r3, [sp, #4]
 800478e:	4b0d      	ldr	r3, [pc, #52]	; (80047c4 <WIFI_Init+0x44>)
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	4b0d      	ldr	r3, [pc, #52]	; (80047c8 <WIFI_Init+0x48>)
 8004794:	4a0d      	ldr	r2, [pc, #52]	; (80047cc <WIFI_Init+0x4c>)
 8004796:	490e      	ldr	r1, [pc, #56]	; (80047d0 <WIFI_Init+0x50>)
 8004798:	480e      	ldr	r0, [pc, #56]	; (80047d4 <WIFI_Init+0x54>)
 800479a:	f7fd fba3 	bl	8001ee4 <ES_WIFI_RegisterBusIO>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d107      	bne.n	80047b4 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80047a4:	480b      	ldr	r0, [pc, #44]	; (80047d4 <WIFI_Init+0x54>)
 80047a6:	f7fd fb6f 	bl	8001e88 <ES_WIFI_Init>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 80047b0:	2300      	movs	r3, #0
 80047b2:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 80047b4:	79fb      	ldrb	r3, [r7, #7]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	08002d95 	.word	0x08002d95
 80047c4:	08002e89 	.word	0x08002e89
 80047c8:	08002f65 	.word	0x08002f65
 80047cc:	08002c7d 	.word	0x08002c7d
 80047d0:	08002ae1 	.word	0x08002ae1
 80047d4:	20000850 	.word	0x20000850

080047d8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	4613      	mov	r3, r2
 80047e4:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	68f9      	ldr	r1, [r7, #12]
 80047f0:	4809      	ldr	r0, [pc, #36]	; (8004818 <WIFI_Connect+0x40>)
 80047f2:	f7fd fbab 	bl	8001f4c <ES_WIFI_Connect>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80047fc:	4806      	ldr	r0, [pc, #24]	; (8004818 <WIFI_Connect+0x40>)
 80047fe:	f7fd fc47 	bl	8002090 <ES_WIFI_GetNetworkSettings>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800480c:	7dfb      	ldrb	r3, [r7, #23]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	20000850 	.word	0x20000850

0800481c <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4806      	ldr	r0, [pc, #24]	; (8004844 <WIFI_GetMAC_Address+0x28>)
 800482c:	f7fd fc5a 	bl	80020e4 <ES_WIFI_GetMACAddress>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800483a:	7bfb      	ldrb	r3, [r7, #15]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20000850 	.word	0x20000850

08004848 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8004854:	4809      	ldr	r0, [pc, #36]	; (800487c <WIFI_GetIP_Address+0x34>)
 8004856:	f7fd fbef 	bl	8002038 <ES_WIFI_IsConnected>
 800485a:	4603      	mov	r3, r0
 800485c:	2b01      	cmp	r3, #1
 800485e:	d107      	bne.n	8004870 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8004860:	4b06      	ldr	r3, [pc, #24]	; (800487c <WIFI_GetIP_Address+0x34>)
 8004862:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 8004866:	461a      	mov	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	20000850 	.word	0x20000850

08004880 <WIFI_StartServer>:
  * @param  name : name of the connection
  * @param  port : Remote port
  * @retval Operation status
  */
WIFI_Status_t WIFI_StartServer(uint32_t socket, WIFI_Protocol_t protocol, uint16_t backlog ,const char *name, uint16_t port)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08a      	sub	sp, #40	; 0x28
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	607b      	str	r3, [r7, #4]
 800488a:	460b      	mov	r3, r1
 800488c:	72fb      	strb	r3, [r7, #11]
 800488e:	4613      	mov	r3, r2
 8004890:	813b      	strh	r3, [r7, #8]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  conn.Number = socket;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	b2db      	uxtb	r3, r3
 800489c:	747b      	strb	r3, [r7, #17]
  conn.LocalPort = port;
 800489e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80048a0:	82bb      	strh	r3, [r7, #20]
  conn.Type = (protocol == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 80048a2:	7afb      	ldrb	r3, [r7, #11]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	bf14      	ite	ne
 80048a8:	2301      	movne	r3, #1
 80048aa:	2300      	moveq	r3, #0
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	743b      	strb	r3, [r7, #16]
  conn.Backlog = backlog;
 80048b0:	893b      	ldrh	r3, [r7, #8]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	f887 3020 	strb.w	r3, [r7, #32]
  if(ES_WIFI_StartServerSingleConn(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80048b8:	f107 0310 	add.w	r3, r7, #16
 80048bc:	4619      	mov	r1, r3
 80048be:	4807      	ldr	r0, [pc, #28]	; (80048dc <WIFI_StartServer+0x5c>)
 80048c0:	f7fd fc40 	bl	8002144 <ES_WIFI_StartServerSingleConn>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d102      	bne.n	80048d0 <WIFI_StartServer+0x50>
  {
    ret = WIFI_STATUS_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80048d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3728      	adds	r7, #40	; 0x28
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	20000850 	.word	0x20000850

080048e0 <WIFI_WaitServerConnection>:
  * @brief  Wait for a client connection to the server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_WaitServerConnection(int socket,uint32_t Timeout,uint8_t *RemoteIp,uint16_t *RemotePort)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08a      	sub	sp, #40	; 0x28
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
 80048ec:	603b      	str	r3, [r7, #0]
  ES_WIFI_Conn_t conn;
  ES_WIFI_Status_t ret;
  
  conn.Number = socket;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	747b      	strb	r3, [r7, #17]

  ret = ES_WIFI_WaitServerConnection(&EsWifiObj,Timeout,&conn);
 80048f4:	f107 0310 	add.w	r3, r7, #16
 80048f8:	461a      	mov	r2, r3
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	4819      	ldr	r0, [pc, #100]	; (8004964 <WIFI_WaitServerConnection+0x84>)
 80048fe:	f7fd fcd5 	bl	80022ac <ES_WIFI_WaitServerConnection>
 8004902:	4603      	mov	r3, r0
 8004904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ES_WIFI_STATUS_OK == ret)
 8004908:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10f      	bne.n	8004930 <WIFI_WaitServerConnection+0x50>
  {
    if (RemotePort) *RemotePort=conn.RemotePort;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d002      	beq.n	800491c <WIFI_WaitServerConnection+0x3c>
 8004916:	8a7a      	ldrh	r2, [r7, #18]
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	801a      	strh	r2, [r3, #0]
    if (RemoteIp)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d004      	beq.n	800492c <WIFI_WaitServerConnection+0x4c>
    {
      memcpy(RemoteIp,conn.RemoteIP,sizeof(conn.RemoteIP));
 8004922:	f8d7 3016 	ldr.w	r3, [r7, #22]
 8004926:	461a      	mov	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	601a      	str	r2, [r3, #0]
    }
    return  WIFI_STATUS_OK;
 800492c:	2300      	movs	r3, #0
 800492e:	e014      	b.n	800495a <WIFI_WaitServerConnection+0x7a>
  }
  
  if (ES_WIFI_STATUS_TIMEOUT ==ret)
 8004930:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004934:	2b03      	cmp	r3, #3
 8004936:	d10f      	bne.n	8004958 <WIFI_WaitServerConnection+0x78>
  {
    if (RemotePort) *RemotePort=0;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <WIFI_WaitServerConnection+0x64>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2200      	movs	r2, #0
 8004942:	801a      	strh	r2, [r3, #0]
    if (RemoteIp)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d004      	beq.n	8004954 <WIFI_WaitServerConnection+0x74>
    {
      memset(RemoteIp,0,sizeof(conn.RemoteIP));
 800494a:	2204      	movs	r2, #4
 800494c:	2100      	movs	r1, #0
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f004 ff8c 	bl	800986c <memset>
    }
    return  WIFI_STATUS_TIMEOUT;
 8004954:	2305      	movs	r3, #5
 8004956:	e000      	b.n	800495a <WIFI_WaitServerConnection+0x7a>
  }

  return WIFI_STATUS_ERROR;
 8004958:	2301      	movs	r3, #1
}
 800495a:	4618      	mov	r0, r3
 800495c:	3728      	adds	r7, #40	; 0x28
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20000850 	.word	0x20000850

08004968 <WIFI_CloseServerConnection>:
/**
  * @brief  Close current connection from a client  to the server
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseServerConnection(int socket)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
  if (ES_WIFI_STATUS_OK == ES_WIFI_CloseServerConnection(&EsWifiObj,socket))
 8004974:	6879      	ldr	r1, [r7, #4]
 8004976:	4806      	ldr	r0, [pc, #24]	; (8004990 <WIFI_CloseServerConnection+0x28>)
 8004978:	f7fd fdb8 	bl	80024ec <ES_WIFI_CloseServerConnection>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <WIFI_CloseServerConnection+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8004982:	2300      	movs	r3, #0
 8004984:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	20000850 	.word	0x20000850

08004994 <WIFI_StopServer>:
  * @brief  Stop a server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_StopServer(uint32_t socket)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_StopServerSingleConn(&EsWifiObj,socket)== ES_WIFI_STATUS_OK)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4619      	mov	r1, r3
 80049a4:	4806      	ldr	r0, [pc, #24]	; (80049c0 <WIFI_StopServer+0x2c>)
 80049a6:	f7fd fe03 	bl	80025b0 <ES_WIFI_StopServerSingleConn>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d101      	bne.n	80049b4 <WIFI_StopServer+0x20>
  {
    ret = WIFI_STATUS_OK;
 80049b0:	2300      	movs	r3, #0
 80049b2:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	20000850 	.word	0x20000850

080049c4 <WIFI_SendData>:
  * @param  SentDatalen : (OUT) length actually sent
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	60b9      	str	r1, [r7, #8]
 80049cc:	607b      	str	r3, [r7, #4]
 80049ce:	4603      	mov	r3, r0
 80049d0:	73fb      	strb	r3, [r7, #15]
 80049d2:	4613      	mov	r3, r2
 80049d4:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	75fb      	strb	r3, [r7, #23]

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80049da:	89ba      	ldrh	r2, [r7, #12]
 80049dc:	7bf9      	ldrb	r1, [r7, #15]
 80049de:	6a3b      	ldr	r3, [r7, #32]
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	4806      	ldr	r0, [pc, #24]	; (8004a04 <WIFI_SendData+0x40>)
 80049ec:	f7fd fe42 	bl	8002674 <ES_WIFI_SendData>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80049fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20000850 	.word	0x20000850

08004a08 <WIFI_ReceiveData>:
  * @param  RcvDatalen : (OUT) length of the data actually received
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen, uint32_t Timeout)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b088      	sub	sp, #32
 8004a0c:	af02      	add	r7, sp, #8
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607b      	str	r3, [r7, #4]
 8004a12:	4603      	mov	r3, r0
 8004a14:	73fb      	strb	r3, [r7, #15]
 8004a16:	4613      	mov	r3, r2
 8004a18:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8004a1e:	89ba      	ldrh	r2, [r7, #12]
 8004a20:	7bf9      	ldrb	r1, [r7, #15]
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	9300      	str	r3, [sp, #0]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	4806      	ldr	r0, [pc, #24]	; (8004a48 <WIFI_ReceiveData+0x40>)
 8004a30:	f7fd fedc 	bl	80027ec <ES_WIFI_ReceiveData>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8004a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000850 	.word	0x20000850

08004a4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004a50:	f7ff fe60 	bl	8004714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004a54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004a56:	e003      	b.n	8004a60 <LoopCopyDataInit>

08004a58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004a58:	4b0b      	ldr	r3, [pc, #44]	; (8004a88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004a5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004a5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004a5e:	3104      	adds	r1, #4

08004a60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004a60:	480a      	ldr	r0, [pc, #40]	; (8004a8c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004a62:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004a64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004a66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004a68:	d3f6      	bcc.n	8004a58 <CopyDataInit>
	ldr	r2, =_sbss
 8004a6a:	4a0a      	ldr	r2, [pc, #40]	; (8004a94 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004a6c:	e002      	b.n	8004a74 <LoopFillZerobss>

08004a6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004a6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004a70:	f842 3b04 	str.w	r3, [r2], #4

08004a74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004a74:	4b08      	ldr	r3, [pc, #32]	; (8004a98 <LoopForever+0x16>)
	cmp	r2, r3
 8004a76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004a78:	d3f9      	bcc.n	8004a6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004a7a:	f004 feb9 	bl	80097f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a7e:	f7fe fc6b 	bl	8003358 <main>

08004a82 <LoopForever>:

LoopForever:
    b LoopForever
 8004a82:	e7fe      	b.n	8004a82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004a84:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004a88:	0800b9c4 	.word	0x0800b9c4
	ldr	r0, =_sdata
 8004a8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004a90:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 8004a94:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 8004a98:	20001158 	.word	0x20001158

08004a9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a9c:	e7fe      	b.n	8004a9c <ADC1_2_IRQHandler>

08004a9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b082      	sub	sp, #8
 8004aa2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004aa8:	2003      	movs	r0, #3
 8004aaa:	f000 f95f 	bl	8004d6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004aae:	2000      	movs	r0, #0
 8004ab0:	f000 f80e 	bl	8004ad0 <HAL_InitTick>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d002      	beq.n	8004ac0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	71fb      	strb	r3, [r7, #7]
 8004abe:	e001      	b.n	8004ac4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004ac0:	f7ff fc4a 	bl	8004358 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
	...

08004ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004adc:	4b17      	ldr	r3, [pc, #92]	; (8004b3c <HAL_InitTick+0x6c>)
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d023      	beq.n	8004b2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004ae4:	4b16      	ldr	r3, [pc, #88]	; (8004b40 <HAL_InitTick+0x70>)
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	4b14      	ldr	r3, [pc, #80]	; (8004b3c <HAL_InitTick+0x6c>)
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	4619      	mov	r1, r3
 8004aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004af2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 f96b 	bl	8004dd6 <HAL_SYSTICK_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10f      	bne.n	8004b26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b0f      	cmp	r3, #15
 8004b0a:	d809      	bhi.n	8004b20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	6879      	ldr	r1, [r7, #4]
 8004b10:	f04f 30ff 	mov.w	r0, #4294967295
 8004b14:	f000 f935 	bl	8004d82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b18:	4a0a      	ldr	r2, [pc, #40]	; (8004b44 <HAL_InitTick+0x74>)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	e007      	b.n	8004b30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
 8004b24:	e004      	b.n	8004b30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
 8004b2a:	e001      	b.n	8004b30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	20000010 	.word	0x20000010
 8004b40:	20000008 	.word	0x20000008
 8004b44:	2000000c 	.word	0x2000000c

08004b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004b4c:	4b06      	ldr	r3, [pc, #24]	; (8004b68 <HAL_IncTick+0x20>)
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	4b06      	ldr	r3, [pc, #24]	; (8004b6c <HAL_IncTick+0x24>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4413      	add	r3, r2
 8004b58:	4a04      	ldr	r2, [pc, #16]	; (8004b6c <HAL_IncTick+0x24>)
 8004b5a:	6013      	str	r3, [r2, #0]
}
 8004b5c:	bf00      	nop
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	20000010 	.word	0x20000010
 8004b6c:	20001150 	.word	0x20001150

08004b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  return uwTick;
 8004b74:	4b03      	ldr	r3, [pc, #12]	; (8004b84 <HAL_GetTick+0x14>)
 8004b76:	681b      	ldr	r3, [r3, #0]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20001150 	.word	0x20001150

08004b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b90:	f7ff ffee 	bl	8004b70 <HAL_GetTick>
 8004b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba0:	d005      	beq.n	8004bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004ba2:	4b09      	ldr	r3, [pc, #36]	; (8004bc8 <HAL_Delay+0x40>)
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4413      	add	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004bae:	bf00      	nop
 8004bb0:	f7ff ffde 	bl	8004b70 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d8f7      	bhi.n	8004bb0 <HAL_Delay+0x28>
  {
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	20000010 	.word	0x20000010

08004bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <__NVIC_SetPriorityGrouping+0x44>)
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004be8:	4013      	ands	r3, r2
 8004bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bfe:	4a04      	ldr	r2, [pc, #16]	; (8004c10 <__NVIC_SetPriorityGrouping+0x44>)
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	60d3      	str	r3, [r2, #12]
}
 8004c04:	bf00      	nop
 8004c06:	3714      	adds	r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr
 8004c10:	e000ed00 	.word	0xe000ed00

08004c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c18:	4b04      	ldr	r3, [pc, #16]	; (8004c2c <__NVIC_GetPriorityGrouping+0x18>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	0a1b      	lsrs	r3, r3, #8
 8004c1e:	f003 0307 	and.w	r3, r3, #7
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr
 8004c2c:	e000ed00 	.word	0xe000ed00

08004c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	db0b      	blt.n	8004c5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	f003 021f 	and.w	r2, r3, #31
 8004c48:	4907      	ldr	r1, [pc, #28]	; (8004c68 <__NVIC_EnableIRQ+0x38>)
 8004c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4e:	095b      	lsrs	r3, r3, #5
 8004c50:	2001      	movs	r0, #1
 8004c52:	fa00 f202 	lsl.w	r2, r0, r2
 8004c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c5a:	bf00      	nop
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	e000e100 	.word	0xe000e100

08004c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	4603      	mov	r3, r0
 8004c74:	6039      	str	r1, [r7, #0]
 8004c76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	db0a      	blt.n	8004c96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	490c      	ldr	r1, [pc, #48]	; (8004cb8 <__NVIC_SetPriority+0x4c>)
 8004c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c8a:	0112      	lsls	r2, r2, #4
 8004c8c:	b2d2      	uxtb	r2, r2
 8004c8e:	440b      	add	r3, r1
 8004c90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c94:	e00a      	b.n	8004cac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	4908      	ldr	r1, [pc, #32]	; (8004cbc <__NVIC_SetPriority+0x50>)
 8004c9c:	79fb      	ldrb	r3, [r7, #7]
 8004c9e:	f003 030f 	and.w	r3, r3, #15
 8004ca2:	3b04      	subs	r3, #4
 8004ca4:	0112      	lsls	r2, r2, #4
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	440b      	add	r3, r1
 8004caa:	761a      	strb	r2, [r3, #24]
}
 8004cac:	bf00      	nop
 8004cae:	370c      	adds	r7, #12
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	e000e100 	.word	0xe000e100
 8004cbc:	e000ed00 	.word	0xe000ed00

08004cc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b089      	sub	sp, #36	; 0x24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f003 0307 	and.w	r3, r3, #7
 8004cd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	f1c3 0307 	rsb	r3, r3, #7
 8004cda:	2b04      	cmp	r3, #4
 8004cdc:	bf28      	it	cs
 8004cde:	2304      	movcs	r3, #4
 8004ce0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	2b06      	cmp	r3, #6
 8004ce8:	d902      	bls.n	8004cf0 <NVIC_EncodePriority+0x30>
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	3b03      	subs	r3, #3
 8004cee:	e000      	b.n	8004cf2 <NVIC_EncodePriority+0x32>
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43da      	mvns	r2, r3
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	401a      	ands	r2, r3
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d08:	f04f 31ff 	mov.w	r1, #4294967295
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d12:	43d9      	mvns	r1, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d18:	4313      	orrs	r3, r2
         );
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3724      	adds	r7, #36	; 0x24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
	...

08004d28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d38:	d301      	bcc.n	8004d3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e00f      	b.n	8004d5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d3e:	4a0a      	ldr	r2, [pc, #40]	; (8004d68 <SysTick_Config+0x40>)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d46:	210f      	movs	r1, #15
 8004d48:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4c:	f7ff ff8e 	bl	8004c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d50:	4b05      	ldr	r3, [pc, #20]	; (8004d68 <SysTick_Config+0x40>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d56:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <SysTick_Config+0x40>)
 8004d58:	2207      	movs	r2, #7
 8004d5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3708      	adds	r7, #8
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	e000e010 	.word	0xe000e010

08004d6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7ff ff29 	bl	8004bcc <__NVIC_SetPriorityGrouping>
}
 8004d7a:	bf00      	nop
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b086      	sub	sp, #24
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	4603      	mov	r3, r0
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	607a      	str	r2, [r7, #4]
 8004d8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004d90:	2300      	movs	r3, #0
 8004d92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d94:	f7ff ff3e 	bl	8004c14 <__NVIC_GetPriorityGrouping>
 8004d98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	68b9      	ldr	r1, [r7, #8]
 8004d9e:	6978      	ldr	r0, [r7, #20]
 8004da0:	f7ff ff8e 	bl	8004cc0 <NVIC_EncodePriority>
 8004da4:	4602      	mov	r2, r0
 8004da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004daa:	4611      	mov	r1, r2
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff ff5d 	bl	8004c6c <__NVIC_SetPriority>
}
 8004db2:	bf00      	nop
 8004db4:	3718      	adds	r7, #24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b082      	sub	sp, #8
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff ff31 	bl	8004c30 <__NVIC_EnableIRQ>
}
 8004dce:	bf00      	nop
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b082      	sub	sp, #8
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7ff ffa2 	bl	8004d28 <SysTick_Config>
 8004de4:	4603      	mov	r3, r0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}

08004dee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b02      	cmp	r3, #2
 8004e04:	d005      	beq.n	8004e12 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2204      	movs	r2, #4
 8004e0a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
 8004e10:	e029      	b.n	8004e66 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 020e 	bic.w	r2, r2, #14
 8004e20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0201 	bic.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e36:	f003 021c 	and.w	r2, r3, #28
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	2101      	movs	r1, #1
 8004e40:	fa01 f202 	lsl.w	r2, r1, r2
 8004e44:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	4798      	blx	r3
    }
  }
  return status;
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b087      	sub	sp, #28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e7e:	e17f      	b.n	8005180 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	2101      	movs	r1, #1
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	fa01 f303 	lsl.w	r3, r1, r3
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f000 8171 	beq.w	800517a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_GPIO_Init+0x48>
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d007      	beq.n	8004eb8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004eac:	2b11      	cmp	r3, #17
 8004eae:	d003      	beq.n	8004eb8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b12      	cmp	r3, #18
 8004eb6:	d130      	bne.n	8004f1a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec8:	43db      	mvns	r3, r3
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68da      	ldr	r2, [r3, #12]
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004eee:	2201      	movs	r2, #1
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef6:	43db      	mvns	r3, r3
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4013      	ands	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	091b      	lsrs	r3, r3, #4
 8004f04:	f003 0201 	and.w	r2, r3, #1
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	2b03      	cmp	r3, #3
 8004f24:	d118      	bne.n	8004f58 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	43db      	mvns	r3, r3
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	4013      	ands	r3, r2
 8004f3a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	08db      	lsrs	r3, r3, #3
 8004f42:	f003 0201 	and.w	r2, r3, #1
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	2203      	movs	r2, #3
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d003      	beq.n	8004f98 <HAL_GPIO_Init+0x128>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b12      	cmp	r3, #18
 8004f96:	d123      	bne.n	8004fe0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	08da      	lsrs	r2, r3, #3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	3208      	adds	r2, #8
 8004fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f003 0307 	and.w	r3, r3, #7
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	220f      	movs	r2, #15
 8004fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb4:	43db      	mvns	r3, r3
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	4013      	ands	r3, r2
 8004fba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	08da      	lsrs	r2, r3, #3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3208      	adds	r2, #8
 8004fda:	6939      	ldr	r1, [r7, #16]
 8004fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	2203      	movs	r2, #3
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f003 0203 	and.w	r2, r3, #3
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	fa02 f303 	lsl.w	r3, r2, r3
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 80ac 	beq.w	800517a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005022:	4b5e      	ldr	r3, [pc, #376]	; (800519c <HAL_GPIO_Init+0x32c>)
 8005024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005026:	4a5d      	ldr	r2, [pc, #372]	; (800519c <HAL_GPIO_Init+0x32c>)
 8005028:	f043 0301 	orr.w	r3, r3, #1
 800502c:	6613      	str	r3, [r2, #96]	; 0x60
 800502e:	4b5b      	ldr	r3, [pc, #364]	; (800519c <HAL_GPIO_Init+0x32c>)
 8005030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	60bb      	str	r3, [r7, #8]
 8005038:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800503a:	4a59      	ldr	r2, [pc, #356]	; (80051a0 <HAL_GPIO_Init+0x330>)
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	089b      	lsrs	r3, r3, #2
 8005040:	3302      	adds	r3, #2
 8005042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005046:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f003 0303 	and.w	r3, r3, #3
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	220f      	movs	r2, #15
 8005052:	fa02 f303 	lsl.w	r3, r2, r3
 8005056:	43db      	mvns	r3, r3
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4013      	ands	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005064:	d025      	beq.n	80050b2 <HAL_GPIO_Init+0x242>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a4e      	ldr	r2, [pc, #312]	; (80051a4 <HAL_GPIO_Init+0x334>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d01f      	beq.n	80050ae <HAL_GPIO_Init+0x23e>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a4d      	ldr	r2, [pc, #308]	; (80051a8 <HAL_GPIO_Init+0x338>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d019      	beq.n	80050aa <HAL_GPIO_Init+0x23a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a4c      	ldr	r2, [pc, #304]	; (80051ac <HAL_GPIO_Init+0x33c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d013      	beq.n	80050a6 <HAL_GPIO_Init+0x236>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a4b      	ldr	r2, [pc, #300]	; (80051b0 <HAL_GPIO_Init+0x340>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00d      	beq.n	80050a2 <HAL_GPIO_Init+0x232>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a4a      	ldr	r2, [pc, #296]	; (80051b4 <HAL_GPIO_Init+0x344>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d007      	beq.n	800509e <HAL_GPIO_Init+0x22e>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a49      	ldr	r2, [pc, #292]	; (80051b8 <HAL_GPIO_Init+0x348>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d101      	bne.n	800509a <HAL_GPIO_Init+0x22a>
 8005096:	2306      	movs	r3, #6
 8005098:	e00c      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 800509a:	2307      	movs	r3, #7
 800509c:	e00a      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 800509e:	2305      	movs	r3, #5
 80050a0:	e008      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 80050a2:	2304      	movs	r3, #4
 80050a4:	e006      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 80050a6:	2303      	movs	r3, #3
 80050a8:	e004      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e002      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 80050ae:	2301      	movs	r3, #1
 80050b0:	e000      	b.n	80050b4 <HAL_GPIO_Init+0x244>
 80050b2:	2300      	movs	r3, #0
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	f002 0203 	and.w	r2, r2, #3
 80050ba:	0092      	lsls	r2, r2, #2
 80050bc:	4093      	lsls	r3, r2
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050c4:	4936      	ldr	r1, [pc, #216]	; (80051a0 <HAL_GPIO_Init+0x330>)
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	089b      	lsrs	r3, r3, #2
 80050ca:	3302      	adds	r3, #2
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050d2:	4b3a      	ldr	r3, [pc, #232]	; (80051bc <HAL_GPIO_Init+0x34c>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	43db      	mvns	r3, r3
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	4013      	ands	r3, r2
 80050e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050f6:	4a31      	ldr	r2, [pc, #196]	; (80051bc <HAL_GPIO_Init+0x34c>)
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80050fc:	4b2f      	ldr	r3, [pc, #188]	; (80051bc <HAL_GPIO_Init+0x34c>)
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	43db      	mvns	r3, r3
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	4013      	ands	r3, r2
 800510a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d003      	beq.n	8005120 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	4313      	orrs	r3, r2
 800511e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005120:	4a26      	ldr	r2, [pc, #152]	; (80051bc <HAL_GPIO_Init+0x34c>)
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005126:	4b25      	ldr	r3, [pc, #148]	; (80051bc <HAL_GPIO_Init+0x34c>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	43db      	mvns	r3, r3
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	4013      	ands	r3, r2
 8005134:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d003      	beq.n	800514a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800514a:	4a1c      	ldr	r2, [pc, #112]	; (80051bc <HAL_GPIO_Init+0x34c>)
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005150:	4b1a      	ldr	r3, [pc, #104]	; (80051bc <HAL_GPIO_Init+0x34c>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	43db      	mvns	r3, r3
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4013      	ands	r3, r2
 800515e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	4313      	orrs	r3, r2
 8005172:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005174:	4a11      	ldr	r2, [pc, #68]	; (80051bc <HAL_GPIO_Init+0x34c>)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	3301      	adds	r3, #1
 800517e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	fa22 f303 	lsr.w	r3, r2, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	f47f ae78 	bne.w	8004e80 <HAL_GPIO_Init+0x10>
  }
}
 8005190:	bf00      	nop
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	40021000 	.word	0x40021000
 80051a0:	40010000 	.word	0x40010000
 80051a4:	48000400 	.word	0x48000400
 80051a8:	48000800 	.word	0x48000800
 80051ac:	48000c00 	.word	0x48000c00
 80051b0:	48001000 	.word	0x48001000
 80051b4:	48001400 	.word	0x48001400
 80051b8:	48001800 	.word	0x48001800
 80051bc:	40010400 	.word	0x40010400

080051c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	460b      	mov	r3, r1
 80051ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	887b      	ldrh	r3, [r7, #2]
 80051d2:	4013      	ands	r3, r2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051d8:	2301      	movs	r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
 80051dc:	e001      	b.n	80051e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051de:	2300      	movs	r3, #0
 80051e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	807b      	strh	r3, [r7, #2]
 80051fc:	4613      	mov	r3, r2
 80051fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005200:	787b      	ldrb	r3, [r7, #1]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d003      	beq.n	800520e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005206:	887a      	ldrh	r2, [r7, #2]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800520c:	e002      	b.n	8005214 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800520e:	887a      	ldrh	r2, [r7, #2]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	4603      	mov	r3, r0
 8005228:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800522a:	4b08      	ldr	r3, [pc, #32]	; (800524c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800522c:	695a      	ldr	r2, [r3, #20]
 800522e:	88fb      	ldrh	r3, [r7, #6]
 8005230:	4013      	ands	r3, r2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d006      	beq.n	8005244 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005236:	4a05      	ldr	r2, [pc, #20]	; (800524c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005238:	88fb      	ldrh	r3, [r7, #6]
 800523a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff f806 	bl	8004250 <HAL_GPIO_EXTI_Callback>
  }
}
 8005244:	bf00      	nop
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40010400 	.word	0x40010400

08005250 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d101      	bne.n	8005262 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e081      	b.n	8005366 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7ff f892 	bl	80043a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2224      	movs	r2, #36	; 0x24
 8005280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0201 	bic.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689a      	ldr	r2, [r3, #8]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d107      	bne.n	80052ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689a      	ldr	r2, [r3, #8]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052c6:	609a      	str	r2, [r3, #8]
 80052c8:	e006      	b.n	80052d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80052d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d104      	bne.n	80052ea <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	6812      	ldr	r2, [r2, #0]
 80052f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800530c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691a      	ldr	r2, [r3, #16]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695b      	ldr	r3, [r3, #20]
 8005316:	ea42 0103 	orr.w	r1, r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	021a      	lsls	r2, r3, #8
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69d9      	ldr	r1, [r3, #28]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a1a      	ldr	r2, [r3, #32]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2220      	movs	r2, #32
 8005352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b088      	sub	sp, #32
 8005374:	af02      	add	r7, sp, #8
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	4608      	mov	r0, r1
 800537a:	4611      	mov	r1, r2
 800537c:	461a      	mov	r2, r3
 800537e:	4603      	mov	r3, r0
 8005380:	817b      	strh	r3, [r7, #10]
 8005382:	460b      	mov	r3, r1
 8005384:	813b      	strh	r3, [r7, #8]
 8005386:	4613      	mov	r3, r2
 8005388:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b20      	cmp	r3, #32
 8005394:	f040 80f9 	bne.w	800558a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005398:	6a3b      	ldr	r3, [r7, #32]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d002      	beq.n	80053a4 <HAL_I2C_Mem_Write+0x34>
 800539e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d105      	bne.n	80053b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e0ed      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d101      	bne.n	80053be <HAL_I2C_Mem_Write+0x4e>
 80053ba:	2302      	movs	r3, #2
 80053bc:	e0e6      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80053c6:	f7ff fbd3 	bl	8004b70 <HAL_GetTick>
 80053ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	9300      	str	r3, [sp, #0]
 80053d0:	2319      	movs	r3, #25
 80053d2:	2201      	movs	r2, #1
 80053d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 fac3 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e0d1      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2221      	movs	r2, #33	; 0x21
 80053ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2240      	movs	r2, #64	; 0x40
 80053f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6a3a      	ldr	r2, [r7, #32]
 8005402:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005408:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005410:	88f8      	ldrh	r0, [r7, #6]
 8005412:	893a      	ldrh	r2, [r7, #8]
 8005414:	8979      	ldrh	r1, [r7, #10]
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	4603      	mov	r3, r0
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 f9d3 	bl	80057cc <I2C_RequestMemoryWrite>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e0a9      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543c:	b29b      	uxth	r3, r3
 800543e:	2bff      	cmp	r3, #255	; 0xff
 8005440:	d90e      	bls.n	8005460 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	22ff      	movs	r2, #255	; 0xff
 8005446:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800544c:	b2da      	uxtb	r2, r3
 800544e:	8979      	ldrh	r1, [r7, #10]
 8005450:	2300      	movs	r3, #0
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f000 fba5 	bl	8005ba8 <I2C_TransferConfig>
 800545e:	e00f      	b.n	8005480 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005464:	b29a      	uxth	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546e:	b2da      	uxtb	r2, r3
 8005470:	8979      	ldrh	r1, [r7, #10]
 8005472:	2300      	movs	r3, #0
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fb94 	bl	8005ba8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 faad 	bl	80059e4 <I2C_WaitOnTXISFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e07b      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	781a      	ldrb	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d034      	beq.n	8005538 <HAL_I2C_Mem_Write+0x1c8>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d130      	bne.n	8005538 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054dc:	2200      	movs	r2, #0
 80054de:	2180      	movs	r1, #128	; 0x80
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f000 fa3f 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e04d      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2bff      	cmp	r3, #255	; 0xff
 80054f8:	d90e      	bls.n	8005518 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	22ff      	movs	r2, #255	; 0xff
 80054fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005504:	b2da      	uxtb	r2, r3
 8005506:	8979      	ldrh	r1, [r7, #10]
 8005508:	2300      	movs	r3, #0
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005510:	68f8      	ldr	r0, [r7, #12]
 8005512:	f000 fb49 	bl	8005ba8 <I2C_TransferConfig>
 8005516:	e00f      	b.n	8005538 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005526:	b2da      	uxtb	r2, r3
 8005528:	8979      	ldrh	r1, [r7, #10]
 800552a:	2300      	movs	r3, #0
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 fb38 	bl	8005ba8 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553c:	b29b      	uxth	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d19e      	bne.n	8005480 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 fa8c 	bl	8005a64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e01a      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2220      	movs	r2, #32
 800555c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	6859      	ldr	r1, [r3, #4]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <HAL_I2C_Mem_Write+0x224>)
 800556a:	400b      	ands	r3, r1
 800556c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005586:	2300      	movs	r3, #0
 8005588:	e000      	b.n	800558c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800558a:	2302      	movs	r3, #2
  }
}
 800558c:	4618      	mov	r0, r3
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	fe00e800 	.word	0xfe00e800

08005598 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af02      	add	r7, sp, #8
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	4608      	mov	r0, r1
 80055a2:	4611      	mov	r1, r2
 80055a4:	461a      	mov	r2, r3
 80055a6:	4603      	mov	r3, r0
 80055a8:	817b      	strh	r3, [r7, #10]
 80055aa:	460b      	mov	r3, r1
 80055ac:	813b      	strh	r3, [r7, #8]
 80055ae:	4613      	mov	r3, r2
 80055b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	f040 80fd 	bne.w	80057ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80055c0:	6a3b      	ldr	r3, [r7, #32]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <HAL_I2C_Mem_Read+0x34>
 80055c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d105      	bne.n	80055d8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e0f1      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <HAL_I2C_Mem_Read+0x4e>
 80055e2:	2302      	movs	r3, #2
 80055e4:	e0ea      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055ee:	f7ff fabf 	bl	8004b70 <HAL_GetTick>
 80055f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	2319      	movs	r3, #25
 80055fa:	2201      	movs	r2, #1
 80055fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 f9af 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0d5      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2222      	movs	r2, #34	; 0x22
 8005614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2240      	movs	r2, #64	; 0x40
 800561c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6a3a      	ldr	r2, [r7, #32]
 800562a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005630:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005638:	88f8      	ldrh	r0, [r7, #6]
 800563a:	893a      	ldrh	r2, [r7, #8]
 800563c:	8979      	ldrh	r1, [r7, #10]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	4603      	mov	r3, r0
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f913 	bl	8005874 <I2C_RequestMemoryRead>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d005      	beq.n	8005660 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e0ad      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005664:	b29b      	uxth	r3, r3
 8005666:	2bff      	cmp	r3, #255	; 0xff
 8005668:	d90e      	bls.n	8005688 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	22ff      	movs	r2, #255	; 0xff
 800566e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005674:	b2da      	uxtb	r2, r3
 8005676:	8979      	ldrh	r1, [r7, #10]
 8005678:	4b52      	ldr	r3, [pc, #328]	; (80057c4 <HAL_I2C_Mem_Read+0x22c>)
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 fa91 	bl	8005ba8 <I2C_TransferConfig>
 8005686:	e00f      	b.n	80056a8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005696:	b2da      	uxtb	r2, r3
 8005698:	8979      	ldrh	r1, [r7, #10]
 800569a:	4b4a      	ldr	r3, [pc, #296]	; (80057c4 <HAL_I2C_Mem_Read+0x22c>)
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fa80 	bl	8005ba8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ae:	2200      	movs	r2, #0
 80056b0:	2104      	movs	r1, #4
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f956 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e07c      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	1c5a      	adds	r2, r3, #1
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	3b01      	subs	r3, #1
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d034      	beq.n	8005768 <HAL_I2C_Mem_Read+0x1d0>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005702:	2b00      	cmp	r3, #0
 8005704:	d130      	bne.n	8005768 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570c:	2200      	movs	r2, #0
 800570e:	2180      	movs	r1, #128	; 0x80
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f927 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e04d      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005724:	b29b      	uxth	r3, r3
 8005726:	2bff      	cmp	r3, #255	; 0xff
 8005728:	d90e      	bls.n	8005748 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	22ff      	movs	r2, #255	; 0xff
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005734:	b2da      	uxtb	r2, r3
 8005736:	8979      	ldrh	r1, [r7, #10]
 8005738:	2300      	movs	r3, #0
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 fa31 	bl	8005ba8 <I2C_TransferConfig>
 8005746:	e00f      	b.n	8005768 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005756:	b2da      	uxtb	r2, r3
 8005758:	8979      	ldrh	r1, [r7, #10]
 800575a:	2300      	movs	r3, #0
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 fa20 	bl	8005ba8 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d19a      	bne.n	80056a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f000 f974 	bl	8005a64 <I2C_WaitOnSTOPFlagUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d001      	beq.n	8005786 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e01a      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2220      	movs	r2, #32
 800578c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6859      	ldr	r1, [r3, #4]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <HAL_I2C_Mem_Read+0x230>)
 800579a:	400b      	ands	r3, r1
 800579c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	e000      	b.n	80057bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80057ba:	2302      	movs	r3, #2
  }
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3718      	adds	r7, #24
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	80002400 	.word	0x80002400
 80057c8:	fe00e800 	.word	0xfe00e800

080057cc <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	4608      	mov	r0, r1
 80057d6:	4611      	mov	r1, r2
 80057d8:	461a      	mov	r2, r3
 80057da:	4603      	mov	r3, r0
 80057dc:	817b      	strh	r3, [r7, #10]
 80057de:	460b      	mov	r3, r1
 80057e0:	813b      	strh	r3, [r7, #8]
 80057e2:	4613      	mov	r3, r2
 80057e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80057e6:	88fb      	ldrh	r3, [r7, #6]
 80057e8:	b2da      	uxtb	r2, r3
 80057ea:	8979      	ldrh	r1, [r7, #10]
 80057ec:	4b20      	ldr	r3, [pc, #128]	; (8005870 <I2C_RequestMemoryWrite+0xa4>)
 80057ee:	9300      	str	r3, [sp, #0]
 80057f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f000 f9d7 	bl	8005ba8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057fa:	69fa      	ldr	r2, [r7, #28]
 80057fc:	69b9      	ldr	r1, [r7, #24]
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 f8f0 	bl	80059e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e02c      	b.n	8005868 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d105      	bne.n	8005820 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005814:	893b      	ldrh	r3, [r7, #8]
 8005816:	b2da      	uxtb	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	629a      	str	r2, [r3, #40]	; 0x28
 800581e:	e015      	b.n	800584c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005820:	893b      	ldrh	r3, [r7, #8]
 8005822:	0a1b      	lsrs	r3, r3, #8
 8005824:	b29b      	uxth	r3, r3
 8005826:	b2da      	uxtb	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	69b9      	ldr	r1, [r7, #24]
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f8d6 	bl	80059e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e012      	b.n	8005868 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005842:	893b      	ldrh	r3, [r7, #8]
 8005844:	b2da      	uxtb	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	2200      	movs	r2, #0
 8005854:	2180      	movs	r1, #128	; 0x80
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f884 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e000      	b.n	8005868 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005866:	2300      	movs	r3, #0
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	80002000 	.word	0x80002000

08005874 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af02      	add	r7, sp, #8
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	4608      	mov	r0, r1
 800587e:	4611      	mov	r1, r2
 8005880:	461a      	mov	r2, r3
 8005882:	4603      	mov	r3, r0
 8005884:	817b      	strh	r3, [r7, #10]
 8005886:	460b      	mov	r3, r1
 8005888:	813b      	strh	r3, [r7, #8]
 800588a:	4613      	mov	r3, r2
 800588c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800588e:	88fb      	ldrh	r3, [r7, #6]
 8005890:	b2da      	uxtb	r2, r3
 8005892:	8979      	ldrh	r1, [r7, #10]
 8005894:	4b20      	ldr	r3, [pc, #128]	; (8005918 <I2C_RequestMemoryRead+0xa4>)
 8005896:	9300      	str	r3, [sp, #0]
 8005898:	2300      	movs	r3, #0
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f984 	bl	8005ba8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a0:	69fa      	ldr	r2, [r7, #28]
 80058a2:	69b9      	ldr	r1, [r7, #24]
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f000 f89d 	bl	80059e4 <I2C_WaitOnTXISFlagUntilTimeout>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e02c      	b.n	800590e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058b4:	88fb      	ldrh	r3, [r7, #6]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d105      	bne.n	80058c6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058ba:	893b      	ldrh	r3, [r7, #8]
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	629a      	str	r2, [r3, #40]	; 0x28
 80058c4:	e015      	b.n	80058f2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058c6:	893b      	ldrh	r3, [r7, #8]
 80058c8:	0a1b      	lsrs	r3, r3, #8
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	b2da      	uxtb	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058d4:	69fa      	ldr	r2, [r7, #28]
 80058d6:	69b9      	ldr	r1, [r7, #24]
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f883 	bl	80059e4 <I2C_WaitOnTXISFlagUntilTimeout>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e012      	b.n	800590e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058e8:	893b      	ldrh	r3, [r7, #8]
 80058ea:	b2da      	uxtb	r2, r3
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	2200      	movs	r2, #0
 80058fa:	2140      	movs	r1, #64	; 0x40
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f000 f831 	bl	8005964 <I2C_WaitOnFlagUntilTimeout>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d001      	beq.n	800590c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e000      	b.n	800590e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	80002000 	.word	0x80002000

0800591c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b02      	cmp	r3, #2
 8005930:	d103      	bne.n	800593a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2200      	movs	r2, #0
 8005938:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b01      	cmp	r3, #1
 8005946:	d007      	beq.n	8005958 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	619a      	str	r2, [r3, #24]
  }
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	4613      	mov	r3, r2
 8005972:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005974:	e022      	b.n	80059bc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597c:	d01e      	beq.n	80059bc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800597e:	f7ff f8f7 	bl	8004b70 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d302      	bcc.n	8005994 <I2C_WaitOnFlagUntilTimeout+0x30>
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d113      	bne.n	80059bc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005998:	f043 0220 	orr.w	r2, r3, #32
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e00f      	b.n	80059dc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699a      	ldr	r2, [r3, #24]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	4013      	ands	r3, r2
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	bf0c      	ite	eq
 80059cc:	2301      	moveq	r3, #1
 80059ce:	2300      	movne	r3, #0
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	461a      	mov	r2, r3
 80059d4:	79fb      	ldrb	r3, [r7, #7]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d0cd      	beq.n	8005976 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059f0:	e02c      	b.n	8005a4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	68b9      	ldr	r1, [r7, #8]
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 f870 	bl	8005adc <I2C_IsAcknowledgeFailed>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e02a      	b.n	8005a5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0c:	d01e      	beq.n	8005a4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0e:	f7ff f8af 	bl	8004b70 <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d302      	bcc.n	8005a24 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d113      	bne.n	8005a4c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a28:	f043 0220 	orr.w	r2, r3, #32
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e007      	b.n	8005a5c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d1cb      	bne.n	80059f2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a70:	e028      	b.n	8005ac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	68b9      	ldr	r1, [r7, #8]
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 f830 	bl	8005adc <I2C_IsAcknowledgeFailed>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e026      	b.n	8005ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a86:	f7ff f873 	bl	8004b70 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d302      	bcc.n	8005a9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d113      	bne.n	8005ac4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa0:	f043 0220 	orr.w	r2, r3, #32
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e007      	b.n	8005ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	f003 0320 	and.w	r3, r3, #32
 8005ace:	2b20      	cmp	r3, #32
 8005ad0:	d1cf      	bne.n	8005a72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	f003 0310 	and.w	r3, r3, #16
 8005af2:	2b10      	cmp	r3, #16
 8005af4:	d151      	bne.n	8005b9a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005af6:	e022      	b.n	8005b3e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afe:	d01e      	beq.n	8005b3e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b00:	f7ff f836 	bl	8004b70 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d302      	bcc.n	8005b16 <I2C_IsAcknowledgeFailed+0x3a>
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d113      	bne.n	8005b3e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1a:	f043 0220 	orr.w	r2, r3, #32
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e02e      	b.n	8005b9c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	f003 0320 	and.w	r3, r3, #32
 8005b48:	2b20      	cmp	r3, #32
 8005b4a:	d1d5      	bne.n	8005af8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2210      	movs	r2, #16
 8005b52:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f7ff fedd 	bl	800591c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6859      	ldr	r1, [r3, #4]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ba4 <I2C_IsAcknowledgeFailed+0xc8>)
 8005b6e:	400b      	ands	r3, r1
 8005b70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b76:	f043 0204 	orr.w	r2, r3, #4
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2220      	movs	r2, #32
 8005b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e000      	b.n	8005b9c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	fe00e800 	.word	0xfe00e800

08005ba8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	607b      	str	r3, [r7, #4]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	817b      	strh	r3, [r7, #10]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685a      	ldr	r2, [r3, #4]
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	0d5b      	lsrs	r3, r3, #21
 8005bc4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005bc8:	4b0d      	ldr	r3, [pc, #52]	; (8005c00 <I2C_TransferConfig+0x58>)
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	ea02 0103 	and.w	r1, r2, r3
 8005bd2:	897b      	ldrh	r3, [r7, #10]
 8005bd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005bd8:	7a7b      	ldrb	r3, [r7, #9]
 8005bda:	041b      	lsls	r3, r3, #16
 8005bdc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005be0:	431a      	orrs	r2, r3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	431a      	orrs	r2, r3
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	431a      	orrs	r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005bf2:	bf00      	nop
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	03ff63ff 	.word	0x03ff63ff

08005c04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b20      	cmp	r3, #32
 8005c18:	d138      	bne.n	8005c8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e032      	b.n	8005c8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2224      	movs	r2, #36	; 0x24
 8005c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 0201 	bic.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6819      	ldr	r1, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 0201 	orr.w	r2, r2, #1
 8005c76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	e000      	b.n	8005c8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c8c:	2302      	movs	r3, #2
  }
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	370c      	adds	r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b085      	sub	sp, #20
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
 8005ca2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	d139      	bne.n	8005d24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d101      	bne.n	8005cbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cba:	2302      	movs	r3, #2
 8005cbc:	e033      	b.n	8005d26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2224      	movs	r2, #36	; 0x24
 8005cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f022 0201 	bic.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005cec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	021b      	lsls	r3, r3, #8
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f042 0201 	orr.w	r2, r2, #1
 8005d0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	e000      	b.n	8005d26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d24:	2302      	movs	r3, #2
  }
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
	...

08005d34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005d38:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <HAL_PWREx_GetVoltageRange+0x18>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	40007000 	.word	0x40007000

08005d50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d5e:	d130      	bne.n	8005dc2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d60:	4b23      	ldr	r3, [pc, #140]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005d68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d6c:	d038      	beq.n	8005de0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d6e:	4b20      	ldr	r3, [pc, #128]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005d76:	4a1e      	ldr	r2, [pc, #120]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005d7e:	4b1d      	ldr	r3, [pc, #116]	; (8005df4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2232      	movs	r2, #50	; 0x32
 8005d84:	fb02 f303 	mul.w	r3, r2, r3
 8005d88:	4a1b      	ldr	r2, [pc, #108]	; (8005df8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8e:	0c9b      	lsrs	r3, r3, #18
 8005d90:	3301      	adds	r3, #1
 8005d92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d94:	e002      	b.n	8005d9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005d9c:	4b14      	ldr	r3, [pc, #80]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da8:	d102      	bne.n	8005db0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1f2      	bne.n	8005d96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005db0:	4b0f      	ldr	r3, [pc, #60]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005db8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dbc:	d110      	bne.n	8005de0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e00f      	b.n	8005de2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005dc2:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005dca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dce:	d007      	beq.n	8005de0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005dd0:	4b07      	ldr	r3, [pc, #28]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005dd8:	4a05      	ldr	r2, [pc, #20]	; (8005df0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005dde:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3714      	adds	r7, #20
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop
 8005df0:	40007000 	.word	0x40007000
 8005df4:	20000008 	.word	0x20000008
 8005df8:	431bde83 	.word	0x431bde83

08005dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e3d4      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e0e:	4ba1      	ldr	r3, [pc, #644]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e18:	4b9e      	ldr	r3, [pc, #632]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f003 0303 	and.w	r3, r3, #3
 8005e20:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0310 	and.w	r3, r3, #16
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 80e4 	beq.w	8005ff8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_RCC_OscConfig+0x4a>
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b0c      	cmp	r3, #12
 8005e3a:	f040 808b 	bne.w	8005f54 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	f040 8087 	bne.w	8005f54 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005e46:	4b93      	ldr	r3, [pc, #588]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_RCC_OscConfig+0x62>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e3ac      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1a      	ldr	r2, [r3, #32]
 8005e62:	4b8c      	ldr	r3, [pc, #560]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0308 	and.w	r3, r3, #8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d004      	beq.n	8005e78 <HAL_RCC_OscConfig+0x7c>
 8005e6e:	4b89      	ldr	r3, [pc, #548]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e76:	e005      	b.n	8005e84 <HAL_RCC_OscConfig+0x88>
 8005e78:	4b86      	ldr	r3, [pc, #536]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e7e:	091b      	lsrs	r3, r3, #4
 8005e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d223      	bcs.n	8005ed0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 fd3f 	bl	8006910 <RCC_SetFlashLatencyFromMSIRange>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d001      	beq.n	8005e9c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e38d      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e9c:	4b7d      	ldr	r3, [pc, #500]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a7c      	ldr	r2, [pc, #496]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ea2:	f043 0308 	orr.w	r3, r3, #8
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	4b7a      	ldr	r3, [pc, #488]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	4977      	ldr	r1, [pc, #476]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005eba:	4b76      	ldr	r3, [pc, #472]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	021b      	lsls	r3, r3, #8
 8005ec8:	4972      	ldr	r1, [pc, #456]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	604b      	str	r3, [r1, #4]
 8005ece:	e025      	b.n	8005f1c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ed0:	4b70      	ldr	r3, [pc, #448]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a6f      	ldr	r2, [pc, #444]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ed6:	f043 0308 	orr.w	r3, r3, #8
 8005eda:	6013      	str	r3, [r2, #0]
 8005edc:	4b6d      	ldr	r3, [pc, #436]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	496a      	ldr	r1, [pc, #424]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005eee:	4b69      	ldr	r3, [pc, #420]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	69db      	ldr	r3, [r3, #28]
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	4965      	ldr	r1, [pc, #404]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d109      	bne.n	8005f1c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a1b      	ldr	r3, [r3, #32]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f000 fcff 	bl	8006910 <RCC_SetFlashLatencyFromMSIRange>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d001      	beq.n	8005f1c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e34d      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f1c:	f000 fc36 	bl	800678c <HAL_RCC_GetSysClockFreq>
 8005f20:	4601      	mov	r1, r0
 8005f22:	4b5c      	ldr	r3, [pc, #368]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	091b      	lsrs	r3, r3, #4
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	4a5a      	ldr	r2, [pc, #360]	; (8006098 <HAL_RCC_OscConfig+0x29c>)
 8005f2e:	5cd3      	ldrb	r3, [r2, r3]
 8005f30:	f003 031f 	and.w	r3, r3, #31
 8005f34:	fa21 f303 	lsr.w	r3, r1, r3
 8005f38:	4a58      	ldr	r2, [pc, #352]	; (800609c <HAL_RCC_OscConfig+0x2a0>)
 8005f3a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005f3c:	4b58      	ldr	r3, [pc, #352]	; (80060a0 <HAL_RCC_OscConfig+0x2a4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f7fe fdc5 	bl	8004ad0 <HAL_InitTick>
 8005f46:	4603      	mov	r3, r0
 8005f48:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d052      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	e331      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d032      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005f5c:	4b4d      	ldr	r3, [pc, #308]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a4c      	ldr	r2, [pc, #304]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f62:	f043 0301 	orr.w	r3, r3, #1
 8005f66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f68:	f7fe fe02 	bl	8004b70 <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f70:	f7fe fdfe 	bl	8004b70 <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e31a      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f82:	4b44      	ldr	r3, [pc, #272]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0f0      	beq.n	8005f70 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f8e:	4b41      	ldr	r3, [pc, #260]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a40      	ldr	r2, [pc, #256]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f94:	f043 0308 	orr.w	r3, r3, #8
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	4b3e      	ldr	r3, [pc, #248]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	493b      	ldr	r1, [pc, #236]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fac:	4b39      	ldr	r3, [pc, #228]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	021b      	lsls	r3, r3, #8
 8005fba:	4936      	ldr	r1, [pc, #216]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	604b      	str	r3, [r1, #4]
 8005fc0:	e01a      	b.n	8005ff8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005fc2:	4b34      	ldr	r3, [pc, #208]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a33      	ldr	r2, [pc, #204]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fc8:	f023 0301 	bic.w	r3, r3, #1
 8005fcc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005fce:	f7fe fdcf 	bl	8004b70 <HAL_GetTick>
 8005fd2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005fd4:	e008      	b.n	8005fe8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005fd6:	f7fe fdcb 	bl	8004b70 <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d901      	bls.n	8005fe8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e2e7      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005fe8:	4b2a      	ldr	r3, [pc, #168]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1f0      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x1da>
 8005ff4:	e000      	b.n	8005ff8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ff6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	d074      	beq.n	80060ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b08      	cmp	r3, #8
 8006008:	d005      	beq.n	8006016 <HAL_RCC_OscConfig+0x21a>
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	2b0c      	cmp	r3, #12
 800600e:	d10e      	bne.n	800602e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	2b03      	cmp	r3, #3
 8006014:	d10b      	bne.n	800602e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006016:	4b1f      	ldr	r3, [pc, #124]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d064      	beq.n	80060ec <HAL_RCC_OscConfig+0x2f0>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d160      	bne.n	80060ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e2c4      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006036:	d106      	bne.n	8006046 <HAL_RCC_OscConfig+0x24a>
 8006038:	4b16      	ldr	r3, [pc, #88]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 800603e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006042:	6013      	str	r3, [r2, #0]
 8006044:	e01d      	b.n	8006082 <HAL_RCC_OscConfig+0x286>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800604e:	d10c      	bne.n	800606a <HAL_RCC_OscConfig+0x26e>
 8006050:	4b10      	ldr	r3, [pc, #64]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a0f      	ldr	r2, [pc, #60]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006056:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800605a:	6013      	str	r3, [r2, #0]
 800605c:	4b0d      	ldr	r3, [pc, #52]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a0c      	ldr	r2, [pc, #48]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	e00b      	b.n	8006082 <HAL_RCC_OscConfig+0x286>
 800606a:	4b0a      	ldr	r3, [pc, #40]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a09      	ldr	r2, [pc, #36]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	4b07      	ldr	r3, [pc, #28]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a06      	ldr	r2, [pc, #24]	; (8006094 <HAL_RCC_OscConfig+0x298>)
 800607c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006080:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d01c      	beq.n	80060c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800608a:	f7fe fd71 	bl	8004b70 <HAL_GetTick>
 800608e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006090:	e011      	b.n	80060b6 <HAL_RCC_OscConfig+0x2ba>
 8006092:	bf00      	nop
 8006094:	40021000 	.word	0x40021000
 8006098:	0800b8d0 	.word	0x0800b8d0
 800609c:	20000008 	.word	0x20000008
 80060a0:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060a4:	f7fe fd64 	bl	8004b70 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b64      	cmp	r3, #100	; 0x64
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e280      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060b6:	4baf      	ldr	r3, [pc, #700]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0f0      	beq.n	80060a4 <HAL_RCC_OscConfig+0x2a8>
 80060c2:	e014      	b.n	80060ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c4:	f7fe fd54 	bl	8004b70 <HAL_GetTick>
 80060c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060ca:	e008      	b.n	80060de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060cc:	f7fe fd50 	bl	8004b70 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	2b64      	cmp	r3, #100	; 0x64
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e26c      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060de:	4ba5      	ldr	r3, [pc, #660]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1f0      	bne.n	80060cc <HAL_RCC_OscConfig+0x2d0>
 80060ea:	e000      	b.n	80060ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d060      	beq.n	80061bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d005      	beq.n	800610c <HAL_RCC_OscConfig+0x310>
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	2b0c      	cmp	r3, #12
 8006104:	d119      	bne.n	800613a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2b02      	cmp	r3, #2
 800610a:	d116      	bne.n	800613a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800610c:	4b99      	ldr	r3, [pc, #612]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006114:	2b00      	cmp	r3, #0
 8006116:	d005      	beq.n	8006124 <HAL_RCC_OscConfig+0x328>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e249      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006124:	4b93      	ldr	r3, [pc, #588]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	061b      	lsls	r3, r3, #24
 8006132:	4990      	ldr	r1, [pc, #576]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006134:	4313      	orrs	r3, r2
 8006136:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006138:	e040      	b.n	80061bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d023      	beq.n	800618a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006142:	4b8c      	ldr	r3, [pc, #560]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a8b      	ldr	r2, [pc, #556]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800614c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800614e:	f7fe fd0f 	bl	8004b70 <HAL_GetTick>
 8006152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006154:	e008      	b.n	8006168 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006156:	f7fe fd0b 	bl	8004b70 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	2b02      	cmp	r3, #2
 8006162:	d901      	bls.n	8006168 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e227      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006168:	4b82      	ldr	r3, [pc, #520]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006170:	2b00      	cmp	r3, #0
 8006172:	d0f0      	beq.n	8006156 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006174:	4b7f      	ldr	r3, [pc, #508]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	061b      	lsls	r3, r3, #24
 8006182:	497c      	ldr	r1, [pc, #496]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006184:	4313      	orrs	r3, r2
 8006186:	604b      	str	r3, [r1, #4]
 8006188:	e018      	b.n	80061bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800618a:	4b7a      	ldr	r3, [pc, #488]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a79      	ldr	r2, [pc, #484]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006190:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006196:	f7fe fceb 	bl	8004b70 <HAL_GetTick>
 800619a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800619c:	e008      	b.n	80061b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800619e:	f7fe fce7 	bl	8004b70 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d901      	bls.n	80061b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e203      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061b0:	4b70      	ldr	r3, [pc, #448]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d1f0      	bne.n	800619e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0308 	and.w	r3, r3, #8
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d03c      	beq.n	8006242 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d01c      	beq.n	800620a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061d0:	4b68      	ldr	r3, [pc, #416]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80061d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061d6:	4a67      	ldr	r2, [pc, #412]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80061d8:	f043 0301 	orr.w	r3, r3, #1
 80061dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061e0:	f7fe fcc6 	bl	8004b70 <HAL_GetTick>
 80061e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80061e6:	e008      	b.n	80061fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061e8:	f7fe fcc2 	bl	8004b70 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e1de      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80061fa:	4b5e      	ldr	r3, [pc, #376]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80061fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006200:	f003 0302 	and.w	r3, r3, #2
 8006204:	2b00      	cmp	r3, #0
 8006206:	d0ef      	beq.n	80061e8 <HAL_RCC_OscConfig+0x3ec>
 8006208:	e01b      	b.n	8006242 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800620a:	4b5a      	ldr	r3, [pc, #360]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 800620c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006210:	4a58      	ldr	r2, [pc, #352]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006212:	f023 0301 	bic.w	r3, r3, #1
 8006216:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800621a:	f7fe fca9 	bl	8004b70 <HAL_GetTick>
 800621e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006220:	e008      	b.n	8006234 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006222:	f7fe fca5 	bl	8004b70 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b02      	cmp	r3, #2
 800622e:	d901      	bls.n	8006234 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e1c1      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006234:	4b4f      	ldr	r3, [pc, #316]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1ef      	bne.n	8006222 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0304 	and.w	r3, r3, #4
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 80a6 	beq.w	800639c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006250:	2300      	movs	r3, #0
 8006252:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006254:	4b47      	ldr	r3, [pc, #284]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10d      	bne.n	800627c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006260:	4b44      	ldr	r3, [pc, #272]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006264:	4a43      	ldr	r2, [pc, #268]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800626a:	6593      	str	r3, [r2, #88]	; 0x58
 800626c:	4b41      	ldr	r3, [pc, #260]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 800626e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006274:	60bb      	str	r3, [r7, #8]
 8006276:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006278:	2301      	movs	r3, #1
 800627a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800627c:	4b3e      	ldr	r3, [pc, #248]	; (8006378 <HAL_RCC_OscConfig+0x57c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006284:	2b00      	cmp	r3, #0
 8006286:	d118      	bne.n	80062ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006288:	4b3b      	ldr	r3, [pc, #236]	; (8006378 <HAL_RCC_OscConfig+0x57c>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a3a      	ldr	r2, [pc, #232]	; (8006378 <HAL_RCC_OscConfig+0x57c>)
 800628e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006292:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006294:	f7fe fc6c 	bl	8004b70 <HAL_GetTick>
 8006298:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800629a:	e008      	b.n	80062ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800629c:	f7fe fc68 	bl	8004b70 <HAL_GetTick>
 80062a0:	4602      	mov	r2, r0
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e184      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062ae:	4b32      	ldr	r3, [pc, #200]	; (8006378 <HAL_RCC_OscConfig+0x57c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0f0      	beq.n	800629c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d108      	bne.n	80062d4 <HAL_RCC_OscConfig+0x4d8>
 80062c2:	4b2c      	ldr	r3, [pc, #176]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c8:	4a2a      	ldr	r2, [pc, #168]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062ca:	f043 0301 	orr.w	r3, r3, #1
 80062ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80062d2:	e024      	b.n	800631e <HAL_RCC_OscConfig+0x522>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	2b05      	cmp	r3, #5
 80062da:	d110      	bne.n	80062fe <HAL_RCC_OscConfig+0x502>
 80062dc:	4b25      	ldr	r3, [pc, #148]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062e2:	4a24      	ldr	r2, [pc, #144]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062e4:	f043 0304 	orr.w	r3, r3, #4
 80062e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80062ec:	4b21      	ldr	r3, [pc, #132]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062f2:	4a20      	ldr	r2, [pc, #128]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 80062f4:	f043 0301 	orr.w	r3, r3, #1
 80062f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80062fc:	e00f      	b.n	800631e <HAL_RCC_OscConfig+0x522>
 80062fe:	4b1d      	ldr	r3, [pc, #116]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006304:	4a1b      	ldr	r2, [pc, #108]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006306:	f023 0301 	bic.w	r3, r3, #1
 800630a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800630e:	4b19      	ldr	r3, [pc, #100]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006314:	4a17      	ldr	r2, [pc, #92]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006316:	f023 0304 	bic.w	r3, r3, #4
 800631a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d016      	beq.n	8006354 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006326:	f7fe fc23 	bl	8004b70 <HAL_GetTick>
 800632a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800632c:	e00a      	b.n	8006344 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800632e:	f7fe fc1f 	bl	8004b70 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	f241 3288 	movw	r2, #5000	; 0x1388
 800633c:	4293      	cmp	r3, r2
 800633e:	d901      	bls.n	8006344 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e139      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006344:	4b0b      	ldr	r3, [pc, #44]	; (8006374 <HAL_RCC_OscConfig+0x578>)
 8006346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800634a:	f003 0302 	and.w	r3, r3, #2
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0ed      	beq.n	800632e <HAL_RCC_OscConfig+0x532>
 8006352:	e01a      	b.n	800638a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006354:	f7fe fc0c 	bl	8004b70 <HAL_GetTick>
 8006358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800635a:	e00f      	b.n	800637c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800635c:	f7fe fc08 	bl	8004b70 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	f241 3288 	movw	r2, #5000	; 0x1388
 800636a:	4293      	cmp	r3, r2
 800636c:	d906      	bls.n	800637c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e122      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
 8006372:	bf00      	nop
 8006374:	40021000 	.word	0x40021000
 8006378:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800637c:	4b90      	ldr	r3, [pc, #576]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800637e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006382:	f003 0302 	and.w	r3, r3, #2
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1e8      	bne.n	800635c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800638a:	7ffb      	ldrb	r3, [r7, #31]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d105      	bne.n	800639c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006390:	4b8b      	ldr	r3, [pc, #556]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006394:	4a8a      	ldr	r2, [pc, #552]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006396:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800639a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 8108 	beq.w	80065b6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	f040 80d0 	bne.w	8006550 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80063b0:	4b83      	ldr	r3, [pc, #524]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f003 0203 	and.w	r2, r3, #3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d130      	bne.n	8006426 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ce:	3b01      	subs	r3, #1
 80063d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d127      	bne.n	8006426 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d11f      	bne.n	8006426 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80063f0:	2a07      	cmp	r2, #7
 80063f2:	bf14      	ite	ne
 80063f4:	2201      	movne	r2, #1
 80063f6:	2200      	moveq	r2, #0
 80063f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d113      	bne.n	8006426 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006408:	085b      	lsrs	r3, r3, #1
 800640a:	3b01      	subs	r3, #1
 800640c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800640e:	429a      	cmp	r2, r3
 8006410:	d109      	bne.n	8006426 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641c:	085b      	lsrs	r3, r3, #1
 800641e:	3b01      	subs	r3, #1
 8006420:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006422:	429a      	cmp	r2, r3
 8006424:	d06e      	beq.n	8006504 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	2b0c      	cmp	r3, #12
 800642a:	d069      	beq.n	8006500 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800642c:	4b64      	ldr	r3, [pc, #400]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d105      	bne.n	8006444 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006438:	4b61      	ldr	r3, [pc, #388]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e0b7      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006448:	4b5d      	ldr	r3, [pc, #372]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a5c      	ldr	r2, [pc, #368]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800644e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006452:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006454:	f7fe fb8c 	bl	8004b70 <HAL_GetTick>
 8006458:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800645a:	e008      	b.n	800646e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800645c:	f7fe fb88 	bl	8004b70 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	2b02      	cmp	r3, #2
 8006468:	d901      	bls.n	800646e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e0a4      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800646e:	4b54      	ldr	r3, [pc, #336]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1f0      	bne.n	800645c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800647a:	4b51      	ldr	r3, [pc, #324]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	4b51      	ldr	r3, [pc, #324]	; (80065c4 <HAL_RCC_OscConfig+0x7c8>)
 8006480:	4013      	ands	r3, r2
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800648a:	3a01      	subs	r2, #1
 800648c:	0112      	lsls	r2, r2, #4
 800648e:	4311      	orrs	r1, r2
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006494:	0212      	lsls	r2, r2, #8
 8006496:	4311      	orrs	r1, r2
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800649c:	0852      	lsrs	r2, r2, #1
 800649e:	3a01      	subs	r2, #1
 80064a0:	0552      	lsls	r2, r2, #21
 80064a2:	4311      	orrs	r1, r2
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064a8:	0852      	lsrs	r2, r2, #1
 80064aa:	3a01      	subs	r2, #1
 80064ac:	0652      	lsls	r2, r2, #25
 80064ae:	4311      	orrs	r1, r2
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064b4:	0912      	lsrs	r2, r2, #4
 80064b6:	0452      	lsls	r2, r2, #17
 80064b8:	430a      	orrs	r2, r1
 80064ba:	4941      	ldr	r1, [pc, #260]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064bc:	4313      	orrs	r3, r2
 80064be:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80064c0:	4b3f      	ldr	r3, [pc, #252]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a3e      	ldr	r2, [pc, #248]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80064cc:	4b3c      	ldr	r3, [pc, #240]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	4a3b      	ldr	r2, [pc, #236]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80064d8:	f7fe fb4a 	bl	8004b70 <HAL_GetTick>
 80064dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064de:	e008      	b.n	80064f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064e0:	f7fe fb46 	bl	8004b70 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e062      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064f2:	4b33      	ldr	r3, [pc, #204]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d0f0      	beq.n	80064e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064fe:	e05a      	b.n	80065b6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e059      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006504:	4b2e      	ldr	r3, [pc, #184]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d152      	bne.n	80065b6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006510:	4b2b      	ldr	r3, [pc, #172]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a2a      	ldr	r2, [pc, #168]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800651a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800651c:	4b28      	ldr	r3, [pc, #160]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	4a27      	ldr	r2, [pc, #156]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006526:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006528:	f7fe fb22 	bl	8004b70 <HAL_GetTick>
 800652c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800652e:	e008      	b.n	8006542 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006530:	f7fe fb1e 	bl	8004b70 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	2b02      	cmp	r3, #2
 800653c:	d901      	bls.n	8006542 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e03a      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006542:	4b1f      	ldr	r3, [pc, #124]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0f0      	beq.n	8006530 <HAL_RCC_OscConfig+0x734>
 800654e:	e032      	b.n	80065b6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	2b0c      	cmp	r3, #12
 8006554:	d02d      	beq.n	80065b2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006556:	4b1a      	ldr	r3, [pc, #104]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a19      	ldr	r2, [pc, #100]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800655c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006560:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006562:	4b17      	ldr	r3, [pc, #92]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d105      	bne.n	800657a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800656e:	4b14      	ldr	r3, [pc, #80]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	4a13      	ldr	r2, [pc, #76]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006574:	f023 0303 	bic.w	r3, r3, #3
 8006578:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800657a:	4b11      	ldr	r3, [pc, #68]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	4a10      	ldr	r2, [pc, #64]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 8006580:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006588:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800658a:	f7fe faf1 	bl	8004b70 <HAL_GetTick>
 800658e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006590:	e008      	b.n	80065a4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006592:	f7fe faed 	bl	8004b70 <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d901      	bls.n	80065a4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e009      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065a4:	4b06      	ldr	r3, [pc, #24]	; (80065c0 <HAL_RCC_OscConfig+0x7c4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1f0      	bne.n	8006592 <HAL_RCC_OscConfig+0x796>
 80065b0:	e001      	b.n	80065b6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e000      	b.n	80065b8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3720      	adds	r7, #32
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40021000 	.word	0x40021000
 80065c4:	f99d808c 	.word	0xf99d808c

080065c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d101      	bne.n	80065dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e0c8      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80065dc:	4b66      	ldr	r3, [pc, #408]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 0307 	and.w	r3, r3, #7
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d910      	bls.n	800660c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065ea:	4b63      	ldr	r3, [pc, #396]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f023 0207 	bic.w	r2, r3, #7
 80065f2:	4961      	ldr	r1, [pc, #388]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80065fa:	4b5f      	ldr	r3, [pc, #380]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0307 	and.w	r3, r3, #7
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d001      	beq.n	800660c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e0b0      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b00      	cmp	r3, #0
 8006616:	d04c      	beq.n	80066b2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	2b03      	cmp	r3, #3
 800661e:	d107      	bne.n	8006630 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006620:	4b56      	ldr	r3, [pc, #344]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d121      	bne.n	8006670 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e09e      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	2b02      	cmp	r3, #2
 8006636:	d107      	bne.n	8006648 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006638:	4b50      	ldr	r3, [pc, #320]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d115      	bne.n	8006670 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e092      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d107      	bne.n	8006660 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006650:	4b4a      	ldr	r3, [pc, #296]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d109      	bne.n	8006670 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e086      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006660:	4b46      	ldr	r3, [pc, #280]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e07e      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006670:	4b42      	ldr	r3, [pc, #264]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f023 0203 	bic.w	r2, r3, #3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	493f      	ldr	r1, [pc, #252]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800667e:	4313      	orrs	r3, r2
 8006680:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006682:	f7fe fa75 	bl	8004b70 <HAL_GetTick>
 8006686:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006688:	e00a      	b.n	80066a0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800668a:	f7fe fa71 	bl	8004b70 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	f241 3288 	movw	r2, #5000	; 0x1388
 8006698:	4293      	cmp	r3, r2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e066      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066a0:	4b36      	ldr	r3, [pc, #216]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f003 020c 	and.w	r2, r3, #12
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d1eb      	bne.n	800668a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0302 	and.w	r3, r3, #2
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d008      	beq.n	80066d0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066be:	4b2f      	ldr	r3, [pc, #188]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	492c      	ldr	r1, [pc, #176]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80066d0:	4b29      	ldr	r3, [pc, #164]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0307 	and.w	r3, r3, #7
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d210      	bcs.n	8006700 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066de:	4b26      	ldr	r3, [pc, #152]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f023 0207 	bic.w	r2, r3, #7
 80066e6:	4924      	ldr	r1, [pc, #144]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066ee:	4b22      	ldr	r3, [pc, #136]	; (8006778 <HAL_RCC_ClockConfig+0x1b0>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0307 	and.w	r3, r3, #7
 80066f6:	683a      	ldr	r2, [r7, #0]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d001      	beq.n	8006700 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e036      	b.n	800676e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b00      	cmp	r3, #0
 800670a:	d008      	beq.n	800671e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800670c:	4b1b      	ldr	r3, [pc, #108]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	4918      	ldr	r1, [pc, #96]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800671a:	4313      	orrs	r3, r2
 800671c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0308 	and.w	r3, r3, #8
 8006726:	2b00      	cmp	r3, #0
 8006728:	d009      	beq.n	800673e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800672a:	4b14      	ldr	r3, [pc, #80]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	00db      	lsls	r3, r3, #3
 8006738:	4910      	ldr	r1, [pc, #64]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 800673a:	4313      	orrs	r3, r2
 800673c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800673e:	f000 f825 	bl	800678c <HAL_RCC_GetSysClockFreq>
 8006742:	4601      	mov	r1, r0
 8006744:	4b0d      	ldr	r3, [pc, #52]	; (800677c <HAL_RCC_ClockConfig+0x1b4>)
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	091b      	lsrs	r3, r3, #4
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	4a0c      	ldr	r2, [pc, #48]	; (8006780 <HAL_RCC_ClockConfig+0x1b8>)
 8006750:	5cd3      	ldrb	r3, [r2, r3]
 8006752:	f003 031f 	and.w	r3, r3, #31
 8006756:	fa21 f303 	lsr.w	r3, r1, r3
 800675a:	4a0a      	ldr	r2, [pc, #40]	; (8006784 <HAL_RCC_ClockConfig+0x1bc>)
 800675c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800675e:	4b0a      	ldr	r3, [pc, #40]	; (8006788 <HAL_RCC_ClockConfig+0x1c0>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4618      	mov	r0, r3
 8006764:	f7fe f9b4 	bl	8004ad0 <HAL_InitTick>
 8006768:	4603      	mov	r3, r0
 800676a:	72fb      	strb	r3, [r7, #11]

  return status;
 800676c:	7afb      	ldrb	r3, [r7, #11]
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	40022000 	.word	0x40022000
 800677c:	40021000 	.word	0x40021000
 8006780:	0800b8d0 	.word	0x0800b8d0
 8006784:	20000008 	.word	0x20000008
 8006788:	2000000c 	.word	0x2000000c

0800678c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800678c:	b480      	push	{r7}
 800678e:	b089      	sub	sp, #36	; 0x24
 8006790:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	61fb      	str	r3, [r7, #28]
 8006796:	2300      	movs	r3, #0
 8006798:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800679a:	4b3d      	ldr	r3, [pc, #244]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f003 030c 	and.w	r3, r3, #12
 80067a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80067a4:	4b3a      	ldr	r3, [pc, #232]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	f003 0303 	and.w	r3, r3, #3
 80067ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <HAL_RCC_GetSysClockFreq+0x34>
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	2b0c      	cmp	r3, #12
 80067b8:	d121      	bne.n	80067fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d11e      	bne.n	80067fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80067c0:	4b33      	ldr	r3, [pc, #204]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d107      	bne.n	80067dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80067cc:	4b30      	ldr	r3, [pc, #192]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 80067ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80067d2:	0a1b      	lsrs	r3, r3, #8
 80067d4:	f003 030f 	and.w	r3, r3, #15
 80067d8:	61fb      	str	r3, [r7, #28]
 80067da:	e005      	b.n	80067e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80067dc:	4b2c      	ldr	r3, [pc, #176]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	091b      	lsrs	r3, r3, #4
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80067e8:	4a2a      	ldr	r2, [pc, #168]	; (8006894 <HAL_RCC_GetSysClockFreq+0x108>)
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10d      	bne.n	8006814 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80067fc:	e00a      	b.n	8006814 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	2b04      	cmp	r3, #4
 8006802:	d102      	bne.n	800680a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006804:	4b24      	ldr	r3, [pc, #144]	; (8006898 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006806:	61bb      	str	r3, [r7, #24]
 8006808:	e004      	b.n	8006814 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b08      	cmp	r3, #8
 800680e:	d101      	bne.n	8006814 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006810:	4b22      	ldr	r3, [pc, #136]	; (800689c <HAL_RCC_GetSysClockFreq+0x110>)
 8006812:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	2b0c      	cmp	r3, #12
 8006818:	d133      	bne.n	8006882 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800681a:	4b1d      	ldr	r3, [pc, #116]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	2b02      	cmp	r3, #2
 8006828:	d002      	beq.n	8006830 <HAL_RCC_GetSysClockFreq+0xa4>
 800682a:	2b03      	cmp	r3, #3
 800682c:	d003      	beq.n	8006836 <HAL_RCC_GetSysClockFreq+0xaa>
 800682e:	e005      	b.n	800683c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006830:	4b19      	ldr	r3, [pc, #100]	; (8006898 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006832:	617b      	str	r3, [r7, #20]
      break;
 8006834:	e005      	b.n	8006842 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006836:	4b19      	ldr	r3, [pc, #100]	; (800689c <HAL_RCC_GetSysClockFreq+0x110>)
 8006838:	617b      	str	r3, [r7, #20]
      break;
 800683a:	e002      	b.n	8006842 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	617b      	str	r3, [r7, #20]
      break;
 8006840:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006842:	4b13      	ldr	r3, [pc, #76]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	091b      	lsrs	r3, r3, #4
 8006848:	f003 0307 	and.w	r3, r3, #7
 800684c:	3301      	adds	r3, #1
 800684e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006850:	4b0f      	ldr	r3, [pc, #60]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	0a1b      	lsrs	r3, r3, #8
 8006856:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	fb02 f203 	mul.w	r2, r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	fbb2 f3f3 	udiv	r3, r2, r3
 8006866:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006868:	4b09      	ldr	r3, [pc, #36]	; (8006890 <HAL_RCC_GetSysClockFreq+0x104>)
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	0e5b      	lsrs	r3, r3, #25
 800686e:	f003 0303 	and.w	r3, r3, #3
 8006872:	3301      	adds	r3, #1
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006878:	697a      	ldr	r2, [r7, #20]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006880:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006882:	69bb      	ldr	r3, [r7, #24]
}
 8006884:	4618      	mov	r0, r3
 8006886:	3724      	adds	r7, #36	; 0x24
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	40021000 	.word	0x40021000
 8006894:	0800b8e8 	.word	0x0800b8e8
 8006898:	00f42400 	.word	0x00f42400
 800689c:	007a1200 	.word	0x007a1200

080068a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068a0:	b480      	push	{r7}
 80068a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068a4:	4b03      	ldr	r3, [pc, #12]	; (80068b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80068a6:	681b      	ldr	r3, [r3, #0]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	20000008 	.word	0x20000008

080068b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80068bc:	f7ff fff0 	bl	80068a0 <HAL_RCC_GetHCLKFreq>
 80068c0:	4601      	mov	r1, r0
 80068c2:	4b06      	ldr	r3, [pc, #24]	; (80068dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	0a1b      	lsrs	r3, r3, #8
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	4a04      	ldr	r2, [pc, #16]	; (80068e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80068ce:	5cd3      	ldrb	r3, [r2, r3]
 80068d0:	f003 031f 	and.w	r3, r3, #31
 80068d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80068d8:	4618      	mov	r0, r3
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	40021000 	.word	0x40021000
 80068e0:	0800b8e0 	.word	0x0800b8e0

080068e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80068e8:	f7ff ffda 	bl	80068a0 <HAL_RCC_GetHCLKFreq>
 80068ec:	4601      	mov	r1, r0
 80068ee:	4b06      	ldr	r3, [pc, #24]	; (8006908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	0adb      	lsrs	r3, r3, #11
 80068f4:	f003 0307 	and.w	r3, r3, #7
 80068f8:	4a04      	ldr	r2, [pc, #16]	; (800690c <HAL_RCC_GetPCLK2Freq+0x28>)
 80068fa:	5cd3      	ldrb	r3, [r2, r3]
 80068fc:	f003 031f 	and.w	r3, r3, #31
 8006900:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006904:	4618      	mov	r0, r3
 8006906:	bd80      	pop	{r7, pc}
 8006908:	40021000 	.word	0x40021000
 800690c:	0800b8e0 	.word	0x0800b8e0

08006910 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006918:	2300      	movs	r3, #0
 800691a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800691c:	4b2a      	ldr	r3, [pc, #168]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800691e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006928:	f7ff fa04 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 800692c:	6178      	str	r0, [r7, #20]
 800692e:	e014      	b.n	800695a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006930:	4b25      	ldr	r3, [pc, #148]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006932:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006934:	4a24      	ldr	r2, [pc, #144]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800693a:	6593      	str	r3, [r2, #88]	; 0x58
 800693c:	4b22      	ldr	r3, [pc, #136]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800693e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006944:	60fb      	str	r3, [r7, #12]
 8006946:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006948:	f7ff f9f4 	bl	8005d34 <HAL_PWREx_GetVoltageRange>
 800694c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800694e:	4b1e      	ldr	r3, [pc, #120]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006952:	4a1d      	ldr	r2, [pc, #116]	; (80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006954:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006958:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006960:	d10b      	bne.n	800697a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b80      	cmp	r3, #128	; 0x80
 8006966:	d919      	bls.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2ba0      	cmp	r3, #160	; 0xa0
 800696c:	d902      	bls.n	8006974 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800696e:	2302      	movs	r3, #2
 8006970:	613b      	str	r3, [r7, #16]
 8006972:	e013      	b.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006974:	2301      	movs	r3, #1
 8006976:	613b      	str	r3, [r7, #16]
 8006978:	e010      	b.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b80      	cmp	r3, #128	; 0x80
 800697e:	d902      	bls.n	8006986 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006980:	2303      	movs	r3, #3
 8006982:	613b      	str	r3, [r7, #16]
 8006984:	e00a      	b.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b80      	cmp	r3, #128	; 0x80
 800698a:	d102      	bne.n	8006992 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800698c:	2302      	movs	r3, #2
 800698e:	613b      	str	r3, [r7, #16]
 8006990:	e004      	b.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2b70      	cmp	r3, #112	; 0x70
 8006996:	d101      	bne.n	800699c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006998:	2301      	movs	r3, #1
 800699a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800699c:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f023 0207 	bic.w	r2, r3, #7
 80069a4:	4909      	ldr	r1, [pc, #36]	; (80069cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80069ac:	4b07      	ldr	r3, [pc, #28]	; (80069cc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0307 	and.w	r3, r3, #7
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d001      	beq.n	80069be <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e000      	b.n	80069c0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3718      	adds	r7, #24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	40021000 	.word	0x40021000
 80069cc:	40022000 	.word	0x40022000

080069d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80069d8:	2300      	movs	r3, #0
 80069da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80069dc:	2300      	movs	r3, #0
 80069de:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d03f      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069f4:	d01c      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80069f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069fa:	d802      	bhi.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00e      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006a00:	e01f      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006a02:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a06:	d003      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006a08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006a0c:	d01c      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006a0e:	e018      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a10:	4b85      	ldr	r3, [pc, #532]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	4a84      	ldr	r2, [pc, #528]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a1a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a1c:	e015      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	3304      	adds	r3, #4
 8006a22:	2100      	movs	r1, #0
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 fab9 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a2e:	e00c      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	3320      	adds	r3, #32
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 fba0 	bl	800717c <RCCEx_PLLSAI2_Config>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a40:	e003      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	74fb      	strb	r3, [r7, #19]
      break;
 8006a46:	e000      	b.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006a48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a4a:	7cfb      	ldrb	r3, [r7, #19]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d10b      	bne.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a50:	4b75      	ldr	r3, [pc, #468]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a56:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a5e:	4972      	ldr	r1, [pc, #456]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a60:	4313      	orrs	r3, r2
 8006a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006a66:	e001      	b.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a68:	7cfb      	ldrb	r3, [r7, #19]
 8006a6a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d03f      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a80:	d01c      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006a82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a86:	d802      	bhi.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00e      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0xda>
 8006a8c:	e01f      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006a8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a92:	d003      	beq.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8006a94:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006a98:	d01c      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8006a9a:	e018      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a9c:	4b62      	ldr	r3, [pc, #392]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	4a61      	ldr	r2, [pc, #388]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006aa6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006aa8:	e015      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3304      	adds	r3, #4
 8006aae:	2100      	movs	r1, #0
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 fa73 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006aba:	e00c      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	3320      	adds	r3, #32
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f000 fb5a 	bl	800717c <RCCEx_PLLSAI2_Config>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006acc:	e003      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	74fb      	strb	r3, [r7, #19]
      break;
 8006ad2:	e000      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006ad4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ad6:	7cfb      	ldrb	r3, [r7, #19]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d10b      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006adc:	4b52      	ldr	r3, [pc, #328]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ae2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006aea:	494f      	ldr	r1, [pc, #316]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006af2:	e001      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af4:	7cfb      	ldrb	r3, [r7, #19]
 8006af6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 80a0 	beq.w	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b06:	2300      	movs	r3, #0
 8006b08:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b0a:	4b47      	ldr	r3, [pc, #284]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d101      	bne.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006b16:	2301      	movs	r3, #1
 8006b18:	e000      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00d      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b20:	4b41      	ldr	r3, [pc, #260]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b24:	4a40      	ldr	r2, [pc, #256]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b2a:	6593      	str	r3, [r2, #88]	; 0x58
 8006b2c:	4b3e      	ldr	r3, [pc, #248]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b34:	60bb      	str	r3, [r7, #8]
 8006b36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b3c:	4b3b      	ldr	r3, [pc, #236]	; (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a3a      	ldr	r2, [pc, #232]	; (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b48:	f7fe f812 	bl	8004b70 <HAL_GetTick>
 8006b4c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b4e:	e009      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b50:	f7fe f80e 	bl	8004b70 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d902      	bls.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	74fb      	strb	r3, [r7, #19]
        break;
 8006b62:	e005      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b64:	4b31      	ldr	r3, [pc, #196]	; (8006c2c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0ef      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8006b70:	7cfb      	ldrb	r3, [r7, #19]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d15c      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b76:	4b2c      	ldr	r3, [pc, #176]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b80:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d01f      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d019      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b94:	4b24      	ldr	r3, [pc, #144]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b9e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ba0:	4b21      	ldr	r3, [pc, #132]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ba6:	4a20      	ldr	r2, [pc, #128]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bb0:	4b1d      	ldr	r3, [pc, #116]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb6:	4a1c      	ldr	r2, [pc, #112]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bc0:	4a19      	ldr	r2, [pc, #100]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d016      	beq.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd2:	f7fd ffcd 	bl	8004b70 <HAL_GetTick>
 8006bd6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bd8:	e00b      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bda:	f7fd ffc9 	bl	8004b70 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d902      	bls.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	74fb      	strb	r3, [r7, #19]
            break;
 8006bf0:	e006      	b.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bf2:	4b0d      	ldr	r3, [pc, #52]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bf8:	f003 0302 	and.w	r3, r3, #2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d0ec      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8006c00:	7cfb      	ldrb	r3, [r7, #19]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10c      	bne.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c06:	4b08      	ldr	r3, [pc, #32]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c16:	4904      	ldr	r1, [pc, #16]	; (8006c28 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006c1e:	e009      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c20:	7cfb      	ldrb	r3, [r7, #19]
 8006c22:	74bb      	strb	r3, [r7, #18]
 8006c24:	e006      	b.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8006c26:	bf00      	nop
 8006c28:	40021000 	.word	0x40021000
 8006c2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c30:	7cfb      	ldrb	r3, [r7, #19]
 8006c32:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c34:	7c7b      	ldrb	r3, [r7, #17]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d105      	bne.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c3a:	4b9e      	ldr	r3, [pc, #632]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c3e:	4a9d      	ldr	r2, [pc, #628]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c44:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c52:	4b98      	ldr	r3, [pc, #608]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c58:	f023 0203 	bic.w	r2, r3, #3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c60:	4994      	ldr	r1, [pc, #592]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d00a      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c74:	4b8f      	ldr	r3, [pc, #572]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c7a:	f023 020c 	bic.w	r2, r3, #12
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c82:	498c      	ldr	r1, [pc, #560]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 0304 	and.w	r3, r3, #4
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00a      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006c96:	4b87      	ldr	r3, [pc, #540]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca4:	4983      	ldr	r1, [pc, #524]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0308 	and.w	r3, r3, #8
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00a      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006cb8:	4b7e      	ldr	r3, [pc, #504]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cbe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cc6:	497b      	ldr	r1, [pc, #492]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0310 	and.w	r3, r3, #16
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d00a      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006cda:	4b76      	ldr	r3, [pc, #472]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ce8:	4972      	ldr	r1, [pc, #456]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0320 	and.w	r3, r3, #32
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cfc:	4b6d      	ldr	r3, [pc, #436]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d02:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d0a:	496a      	ldr	r1, [pc, #424]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00a      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d1e:	4b65      	ldr	r3, [pc, #404]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d24:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d2c:	4961      	ldr	r1, [pc, #388]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00a      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d40:	4b5c      	ldr	r3, [pc, #368]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d4e:	4959      	ldr	r1, [pc, #356]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d62:	4b54      	ldr	r3, [pc, #336]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d70:	4950      	ldr	r1, [pc, #320]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00a      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d84:	4b4b      	ldr	r3, [pc, #300]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d8a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d92:	4948      	ldr	r1, [pc, #288]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00a      	beq.n	8006dbc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006da6:	4b43      	ldr	r3, [pc, #268]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006db4:	493f      	ldr	r1, [pc, #252]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006db6:	4313      	orrs	r3, r2
 8006db8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d028      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dc8:	4b3a      	ldr	r3, [pc, #232]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dd6:	4937      	ldr	r1, [pc, #220]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006de2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006de6:	d106      	bne.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006de8:	4b32      	ldr	r3, [pc, #200]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	4a31      	ldr	r2, [pc, #196]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006df2:	60d3      	str	r3, [r2, #12]
 8006df4:	e011      	b.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006dfe:	d10c      	bne.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3304      	adds	r3, #4
 8006e04:	2101      	movs	r1, #1
 8006e06:	4618      	mov	r0, r3
 8006e08:	f000 f8c8 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e10:	7cfb      	ldrb	r3, [r7, #19]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8006e16:	7cfb      	ldrb	r3, [r7, #19]
 8006e18:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d028      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e26:	4b23      	ldr	r3, [pc, #140]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e34:	491f      	ldr	r1, [pc, #124]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e44:	d106      	bne.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e46:	4b1b      	ldr	r3, [pc, #108]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	4a1a      	ldr	r2, [pc, #104]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e50:	60d3      	str	r3, [r2, #12]
 8006e52:	e011      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e5c:	d10c      	bne.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	3304      	adds	r3, #4
 8006e62:	2101      	movs	r1, #1
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 f899 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e6e:	7cfb      	ldrb	r3, [r7, #19]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d001      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8006e74:	7cfb      	ldrb	r3, [r7, #19]
 8006e76:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d02b      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e84:	4b0b      	ldr	r3, [pc, #44]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e92:	4908      	ldr	r1, [pc, #32]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ea2:	d109      	bne.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ea4:	4b03      	ldr	r3, [pc, #12]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	4a02      	ldr	r2, [pc, #8]	; (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006eaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006eae:	60d3      	str	r3, [r2, #12]
 8006eb0:	e014      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8006eb2:	bf00      	nop
 8006eb4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ebc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ec0:	d10c      	bne.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	3304      	adds	r3, #4
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f000 f867 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ed2:	7cfb      	ldrb	r3, [r7, #19]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8006ed8:	7cfb      	ldrb	r3, [r7, #19]
 8006eda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d02f      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ee8:	4b2b      	ldr	r3, [pc, #172]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ef6:	4928      	ldr	r1, [pc, #160]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f06:	d10d      	bne.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	3304      	adds	r3, #4
 8006f0c:	2102      	movs	r1, #2
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f000 f844 	bl	8006f9c <RCCEx_PLLSAI1_Config>
 8006f14:	4603      	mov	r3, r0
 8006f16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f18:	7cfb      	ldrb	r3, [r7, #19]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d014      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006f1e:	7cfb      	ldrb	r3, [r7, #19]
 8006f20:	74bb      	strb	r3, [r7, #18]
 8006f22:	e011      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f2c:	d10c      	bne.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	3320      	adds	r3, #32
 8006f32:	2102      	movs	r1, #2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 f921 	bl	800717c <RCCEx_PLLSAI2_Config>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f3e:	7cfb      	ldrb	r3, [r7, #19]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d001      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006f44:	7cfb      	ldrb	r3, [r7, #19]
 8006f46:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d00a      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f54:	4b10      	ldr	r3, [pc, #64]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f5a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f62:	490d      	ldr	r1, [pc, #52]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f76:	4b08      	ldr	r3, [pc, #32]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f7c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f86:	4904      	ldr	r1, [pc, #16]	; (8006f98 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006f8e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3718      	adds	r7, #24
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40021000 	.word	0x40021000

08006f9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006faa:	4b73      	ldr	r3, [pc, #460]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d018      	beq.n	8006fe8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006fb6:	4b70      	ldr	r3, [pc, #448]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f003 0203 	and.w	r2, r3, #3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d10d      	bne.n	8006fe2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
       ||
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d009      	beq.n	8006fe2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006fce:	4b6a      	ldr	r3, [pc, #424]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	091b      	lsrs	r3, r3, #4
 8006fd4:	f003 0307 	and.w	r3, r3, #7
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
       ||
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d044      	beq.n	800706c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	73fb      	strb	r3, [r7, #15]
 8006fe6:	e041      	b.n	800706c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d00c      	beq.n	800700a <RCCEx_PLLSAI1_Config+0x6e>
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d013      	beq.n	800701c <RCCEx_PLLSAI1_Config+0x80>
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d120      	bne.n	800703a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006ff8:	4b5f      	ldr	r3, [pc, #380]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0302 	and.w	r3, r3, #2
 8007000:	2b00      	cmp	r3, #0
 8007002:	d11d      	bne.n	8007040 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007008:	e01a      	b.n	8007040 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800700a:	4b5b      	ldr	r3, [pc, #364]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007012:	2b00      	cmp	r3, #0
 8007014:	d116      	bne.n	8007044 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800701a:	e013      	b.n	8007044 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800701c:	4b56      	ldr	r3, [pc, #344]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10f      	bne.n	8007048 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007028:	4b53      	ldr	r3, [pc, #332]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d109      	bne.n	8007048 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007038:	e006      	b.n	8007048 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	73fb      	strb	r3, [r7, #15]
      break;
 800703e:	e004      	b.n	800704a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007040:	bf00      	nop
 8007042:	e002      	b.n	800704a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007044:	bf00      	nop
 8007046:	e000      	b.n	800704a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007048:	bf00      	nop
    }

    if(status == HAL_OK)
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10d      	bne.n	800706c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007050:	4b49      	ldr	r3, [pc, #292]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6819      	ldr	r1, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	3b01      	subs	r3, #1
 8007062:	011b      	lsls	r3, r3, #4
 8007064:	430b      	orrs	r3, r1
 8007066:	4944      	ldr	r1, [pc, #272]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007068:	4313      	orrs	r3, r2
 800706a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800706c:	7bfb      	ldrb	r3, [r7, #15]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d17d      	bne.n	800716e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007072:	4b41      	ldr	r3, [pc, #260]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a40      	ldr	r2, [pc, #256]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007078:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800707c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800707e:	f7fd fd77 	bl	8004b70 <HAL_GetTick>
 8007082:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007084:	e009      	b.n	800709a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007086:	f7fd fd73 	bl	8004b70 <HAL_GetTick>
 800708a:	4602      	mov	r2, r0
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	2b02      	cmp	r3, #2
 8007092:	d902      	bls.n	800709a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	73fb      	strb	r3, [r7, #15]
        break;
 8007098:	e005      	b.n	80070a6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800709a:	4b37      	ldr	r3, [pc, #220]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1ef      	bne.n	8007086 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80070a6:	7bfb      	ldrb	r3, [r7, #15]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d160      	bne.n	800716e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d111      	bne.n	80070d6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070b2:	4b31      	ldr	r3, [pc, #196]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80070ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	6892      	ldr	r2, [r2, #8]
 80070c2:	0211      	lsls	r1, r2, #8
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	68d2      	ldr	r2, [r2, #12]
 80070c8:	0912      	lsrs	r2, r2, #4
 80070ca:	0452      	lsls	r2, r2, #17
 80070cc:	430a      	orrs	r2, r1
 80070ce:	492a      	ldr	r1, [pc, #168]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	610b      	str	r3, [r1, #16]
 80070d4:	e027      	b.n	8007126 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d112      	bne.n	8007102 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070dc:	4b26      	ldr	r3, [pc, #152]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80070e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	6892      	ldr	r2, [r2, #8]
 80070ec:	0211      	lsls	r1, r2, #8
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	6912      	ldr	r2, [r2, #16]
 80070f2:	0852      	lsrs	r2, r2, #1
 80070f4:	3a01      	subs	r2, #1
 80070f6:	0552      	lsls	r2, r2, #21
 80070f8:	430a      	orrs	r2, r1
 80070fa:	491f      	ldr	r1, [pc, #124]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070fc:	4313      	orrs	r3, r2
 80070fe:	610b      	str	r3, [r1, #16]
 8007100:	e011      	b.n	8007126 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007102:	4b1d      	ldr	r3, [pc, #116]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800710a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	6892      	ldr	r2, [r2, #8]
 8007112:	0211      	lsls	r1, r2, #8
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	6952      	ldr	r2, [r2, #20]
 8007118:	0852      	lsrs	r2, r2, #1
 800711a:	3a01      	subs	r2, #1
 800711c:	0652      	lsls	r2, r2, #25
 800711e:	430a      	orrs	r2, r1
 8007120:	4915      	ldr	r1, [pc, #84]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007122:	4313      	orrs	r3, r2
 8007124:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007126:	4b14      	ldr	r3, [pc, #80]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a13      	ldr	r2, [pc, #76]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800712c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007130:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007132:	f7fd fd1d 	bl	8004b70 <HAL_GetTick>
 8007136:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007138:	e009      	b.n	800714e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800713a:	f7fd fd19 	bl	8004b70 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d902      	bls.n	800714e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	73fb      	strb	r3, [r7, #15]
          break;
 800714c:	e005      	b.n	800715a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800714e:	4b0a      	ldr	r3, [pc, #40]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0ef      	beq.n	800713a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800715a:	7bfb      	ldrb	r3, [r7, #15]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d106      	bne.n	800716e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007160:	4b05      	ldr	r3, [pc, #20]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007162:	691a      	ldr	r2, [r3, #16]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	4903      	ldr	r1, [pc, #12]	; (8007178 <RCCEx_PLLSAI1_Config+0x1dc>)
 800716a:	4313      	orrs	r3, r2
 800716c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800716e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	40021000 	.word	0x40021000

0800717c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800718a:	4b68      	ldr	r3, [pc, #416]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f003 0303 	and.w	r3, r3, #3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d018      	beq.n	80071c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007196:	4b65      	ldr	r3, [pc, #404]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f003 0203 	and.w	r2, r3, #3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d10d      	bne.n	80071c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
       ||
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d009      	beq.n	80071c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80071ae:	4b5f      	ldr	r3, [pc, #380]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	091b      	lsrs	r3, r3, #4
 80071b4:	f003 0307 	and.w	r3, r3, #7
 80071b8:	1c5a      	adds	r2, r3, #1
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
       ||
 80071be:	429a      	cmp	r2, r3
 80071c0:	d044      	beq.n	800724c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	73fb      	strb	r3, [r7, #15]
 80071c6:	e041      	b.n	800724c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d00c      	beq.n	80071ea <RCCEx_PLLSAI2_Config+0x6e>
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d013      	beq.n	80071fc <RCCEx_PLLSAI2_Config+0x80>
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d120      	bne.n	800721a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80071d8:	4b54      	ldr	r3, [pc, #336]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d11d      	bne.n	8007220 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071e8:	e01a      	b.n	8007220 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80071ea:	4b50      	ldr	r3, [pc, #320]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d116      	bne.n	8007224 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80071fa:	e013      	b.n	8007224 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80071fc:	4b4b      	ldr	r3, [pc, #300]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10f      	bne.n	8007228 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007208:	4b48      	ldr	r3, [pc, #288]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d109      	bne.n	8007228 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007218:	e006      	b.n	8007228 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	73fb      	strb	r3, [r7, #15]
      break;
 800721e:	e004      	b.n	800722a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007220:	bf00      	nop
 8007222:	e002      	b.n	800722a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007224:	bf00      	nop
 8007226:	e000      	b.n	800722a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8007228:	bf00      	nop
    }

    if(status == HAL_OK)
 800722a:	7bfb      	ldrb	r3, [r7, #15]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10d      	bne.n	800724c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007230:	4b3e      	ldr	r3, [pc, #248]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6819      	ldr	r1, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	3b01      	subs	r3, #1
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	430b      	orrs	r3, r1
 8007246:	4939      	ldr	r1, [pc, #228]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007248:	4313      	orrs	r3, r2
 800724a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800724c:	7bfb      	ldrb	r3, [r7, #15]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d167      	bne.n	8007322 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007252:	4b36      	ldr	r3, [pc, #216]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a35      	ldr	r2, [pc, #212]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007258:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800725c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800725e:	f7fd fc87 	bl	8004b70 <HAL_GetTick>
 8007262:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007264:	e009      	b.n	800727a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007266:	f7fd fc83 	bl	8004b70 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	2b02      	cmp	r3, #2
 8007272:	d902      	bls.n	800727a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	73fb      	strb	r3, [r7, #15]
        break;
 8007278:	e005      	b.n	8007286 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800727a:	4b2c      	ldr	r3, [pc, #176]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1ef      	bne.n	8007266 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8007286:	7bfb      	ldrb	r3, [r7, #15]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d14a      	bne.n	8007322 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d111      	bne.n	80072b6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007292:	4b26      	ldr	r3, [pc, #152]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007294:	695b      	ldr	r3, [r3, #20]
 8007296:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800729a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6892      	ldr	r2, [r2, #8]
 80072a2:	0211      	lsls	r1, r2, #8
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	68d2      	ldr	r2, [r2, #12]
 80072a8:	0912      	lsrs	r2, r2, #4
 80072aa:	0452      	lsls	r2, r2, #17
 80072ac:	430a      	orrs	r2, r1
 80072ae:	491f      	ldr	r1, [pc, #124]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	614b      	str	r3, [r1, #20]
 80072b4:	e011      	b.n	80072da <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072b6:	4b1d      	ldr	r3, [pc, #116]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80072be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	6892      	ldr	r2, [r2, #8]
 80072c6:	0211      	lsls	r1, r2, #8
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	6912      	ldr	r2, [r2, #16]
 80072cc:	0852      	lsrs	r2, r2, #1
 80072ce:	3a01      	subs	r2, #1
 80072d0:	0652      	lsls	r2, r2, #25
 80072d2:	430a      	orrs	r2, r1
 80072d4:	4915      	ldr	r1, [pc, #84]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80072da:	4b14      	ldr	r3, [pc, #80]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a13      	ldr	r2, [pc, #76]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 80072e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072e6:	f7fd fc43 	bl	8004b70 <HAL_GetTick>
 80072ea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80072ec:	e009      	b.n	8007302 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072ee:	f7fd fc3f 	bl	8004b70 <HAL_GetTick>
 80072f2:	4602      	mov	r2, r0
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	2b02      	cmp	r3, #2
 80072fa:	d902      	bls.n	8007302 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	73fb      	strb	r3, [r7, #15]
          break;
 8007300:	e005      	b.n	800730e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007302:	4b0a      	ldr	r3, [pc, #40]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d0ef      	beq.n	80072ee <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800730e:	7bfb      	ldrb	r3, [r7, #15]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d106      	bne.n	8007322 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007314:	4b05      	ldr	r3, [pc, #20]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 8007316:	695a      	ldr	r2, [r3, #20]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	695b      	ldr	r3, [r3, #20]
 800731c:	4903      	ldr	r1, [pc, #12]	; (800732c <RCCEx_PLLSAI2_Config+0x1b0>)
 800731e:	4313      	orrs	r3, r2
 8007320:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007322:	7bfb      	ldrb	r3, [r7, #15]
}
 8007324:	4618      	mov	r0, r3
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40021000 	.word	0x40021000

08007330 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e07c      	b.n	800743c <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800734e:	b2db      	uxtb	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d106      	bne.n	8007362 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f899 	bl	8007494 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2202      	movs	r2, #2
 8007366:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007378:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007382:	d902      	bls.n	800738a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007384:	2300      	movs	r3, #0
 8007386:	60fb      	str	r3, [r7, #12]
 8007388:	e002      	b.n	8007390 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800738a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800738e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007398:	d007      	beq.n	80073aa <HAL_SPI_Init+0x7a>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073a2:	d002      	beq.n	80073aa <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80073ba:	d903      	bls.n	80073c4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2202      	movs	r2, #2
 80073c0:	631a      	str	r2, [r3, #48]	; 0x30
 80073c2:	e002      	b.n	80073ca <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	431a      	orrs	r2, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	431a      	orrs	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	431a      	orrs	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073e8:	431a      	orrs	r2, r3
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	431a      	orrs	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	ea42 0103 	orr.w	r1, r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	0c1b      	lsrs	r3, r3, #16
 800740a:	f003 0204 	and.w	r2, r3, #4
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007412:	431a      	orrs	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007418:	431a      	orrs	r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	ea42 0103 	orr.w	r1, r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	430a      	orrs	r2, r1
 800742a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e01a      	b.n	800748c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2202      	movs	r2, #2
 800745a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800746c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f81a 	bl	80074a8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	4613      	mov	r3, r2
 80074ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074cc:	2300      	movs	r3, #0
 80074ce:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074d8:	d112      	bne.n	8007500 <HAL_SPI_Receive+0x44>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10e      	bne.n	8007500 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2204      	movs	r2, #4
 80074e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80074ea:	88fa      	ldrh	r2, [r7, #6]
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	4613      	mov	r3, r2
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	68b9      	ldr	r1, [r7, #8]
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f000 f908 	bl	800770c <HAL_SPI_TransmitReceive>
 80074fc:	4603      	mov	r3, r0
 80074fe:	e101      	b.n	8007704 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007506:	2b01      	cmp	r3, #1
 8007508:	d101      	bne.n	800750e <HAL_SPI_Receive+0x52>
 800750a:	2302      	movs	r3, #2
 800750c:	e0fa      	b.n	8007704 <HAL_SPI_Receive+0x248>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2201      	movs	r2, #1
 8007512:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007516:	f7fd fb2b 	bl	8004b70 <HAL_GetTick>
 800751a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b01      	cmp	r3, #1
 8007526:	d002      	beq.n	800752e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007528:	2302      	movs	r3, #2
 800752a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800752c:	e0e1      	b.n	80076f2 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d002      	beq.n	800753a <HAL_SPI_Receive+0x7e>
 8007534:	88fb      	ldrh	r3, [r7, #6]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d102      	bne.n	8007540 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800753e:	e0d8      	b.n	80076f2 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2204      	movs	r2, #4
 8007544:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	88fa      	ldrh	r2, [r7, #6]
 8007558:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	88fa      	ldrh	r2, [r7, #6]
 8007560:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2200      	movs	r2, #0
 8007574:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2200      	movs	r2, #0
 8007580:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800758a:	d908      	bls.n	800759e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800759a:	605a      	str	r2, [r3, #4]
 800759c:	e007      	b.n	80075ae <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685a      	ldr	r2, [r3, #4]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80075ac:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075b6:	d107      	bne.n	80075c8 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80075c6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d2:	2b40      	cmp	r3, #64	; 0x40
 80075d4:	d007      	beq.n	80075e6 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075e4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80075ee:	d867      	bhi.n	80076c0 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80075f0:	e030      	b.n	8007654 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f003 0301 	and.w	r3, r3, #1
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d117      	bne.n	8007630 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f103 020c 	add.w	r2, r3, #12
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760c:	7812      	ldrb	r2, [r2, #0]
 800760e:	b2d2      	uxtb	r2, r2
 8007610:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007616:	1c5a      	adds	r2, r3, #1
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007622:	b29b      	uxth	r3, r3
 8007624:	3b01      	subs	r3, #1
 8007626:	b29a      	uxth	r2, r3
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800762e:	e011      	b.n	8007654 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007630:	f7fd fa9e 	bl	8004b70 <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	683a      	ldr	r2, [r7, #0]
 800763c:	429a      	cmp	r2, r3
 800763e:	d803      	bhi.n	8007648 <HAL_SPI_Receive+0x18c>
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007646:	d102      	bne.n	800764e <HAL_SPI_Receive+0x192>
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d102      	bne.n	8007654 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007652:	e04e      	b.n	80076f2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800765a:	b29b      	uxth	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1c8      	bne.n	80075f2 <HAL_SPI_Receive+0x136>
 8007660:	e034      	b.n	80076cc <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b01      	cmp	r3, #1
 800766e:	d115      	bne.n	800769c <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767a:	b292      	uxth	r2, r2
 800767c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007682:	1c9a      	adds	r2, r3, #2
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800768e:	b29b      	uxth	r3, r3
 8007690:	3b01      	subs	r3, #1
 8007692:	b29a      	uxth	r2, r3
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800769a:	e011      	b.n	80076c0 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800769c:	f7fd fa68 	bl	8004b70 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d803      	bhi.n	80076b4 <HAL_SPI_Receive+0x1f8>
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b2:	d102      	bne.n	80076ba <HAL_SPI_Receive+0x1fe>
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d102      	bne.n	80076c0 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80076be:	e018      	b.n	80076f2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d1ca      	bne.n	8007662 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	6839      	ldr	r1, [r7, #0]
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f000 ffab 	bl	800862c <SPI_EndRxTransaction>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d002      	beq.n	80076e2 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2220      	movs	r2, #32
 80076e0:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d002      	beq.n	80076f0 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	75fb      	strb	r3, [r7, #23]
 80076ee:	e000      	b.n	80076f2 <HAL_SPI_Receive+0x236>
  }

error :
 80076f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007702:	7dfb      	ldrb	r3, [r7, #23]
}
 8007704:	4618      	mov	r0, r3
 8007706:	3718      	adds	r7, #24
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b08a      	sub	sp, #40	; 0x28
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
 8007718:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800771a:	2301      	movs	r3, #1
 800771c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800772a:	2b01      	cmp	r3, #1
 800772c:	d101      	bne.n	8007732 <HAL_SPI_TransmitReceive+0x26>
 800772e:	2302      	movs	r3, #2
 8007730:	e1fb      	b.n	8007b2a <HAL_SPI_TransmitReceive+0x41e>
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800773a:	f7fd fa19 	bl	8004b70 <HAL_GetTick>
 800773e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007746:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800774e:	887b      	ldrh	r3, [r7, #2]
 8007750:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007752:	887b      	ldrh	r3, [r7, #2]
 8007754:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007756:	7efb      	ldrb	r3, [r7, #27]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d00e      	beq.n	800777a <HAL_SPI_TransmitReceive+0x6e>
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007762:	d106      	bne.n	8007772 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d102      	bne.n	8007772 <HAL_SPI_TransmitReceive+0x66>
 800776c:	7efb      	ldrb	r3, [r7, #27]
 800776e:	2b04      	cmp	r3, #4
 8007770:	d003      	beq.n	800777a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007772:	2302      	movs	r3, #2
 8007774:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007778:	e1cd      	b.n	8007b16 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d005      	beq.n	800778c <HAL_SPI_TransmitReceive+0x80>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d002      	beq.n	800778c <HAL_SPI_TransmitReceive+0x80>
 8007786:	887b      	ldrh	r3, [r7, #2]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d103      	bne.n	8007794 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007792:	e1c0      	b.n	8007b16 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b04      	cmp	r3, #4
 800779e:	d003      	beq.n	80077a8 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2205      	movs	r2, #5
 80077a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	887a      	ldrh	r2, [r7, #2]
 80077b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	887a      	ldrh	r2, [r7, #2]
 80077c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	68ba      	ldr	r2, [r7, #8]
 80077c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	887a      	ldrh	r2, [r7, #2]
 80077ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	887a      	ldrh	r2, [r7, #2]
 80077d4:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80077ea:	d802      	bhi.n	80077f2 <HAL_SPI_TransmitReceive+0xe6>
 80077ec:	8a3b      	ldrh	r3, [r7, #16]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d908      	bls.n	8007804 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007800:	605a      	str	r2, [r3, #4]
 8007802:	e007      	b.n	8007814 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685a      	ldr	r2, [r3, #4]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007812:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781e:	2b40      	cmp	r3, #64	; 0x40
 8007820:	d007      	beq.n	8007832 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007830:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800783a:	d97c      	bls.n	8007936 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d002      	beq.n	800784a <HAL_SPI_TransmitReceive+0x13e>
 8007844:	8a7b      	ldrh	r3, [r7, #18]
 8007846:	2b01      	cmp	r3, #1
 8007848:	d169      	bne.n	800791e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784e:	881a      	ldrh	r2, [r3, #0]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785a:	1c9a      	adds	r2, r3, #2
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007864:	b29b      	uxth	r3, r3
 8007866:	3b01      	subs	r3, #1
 8007868:	b29a      	uxth	r2, r3
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800786e:	e056      	b.n	800791e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b02      	cmp	r3, #2
 800787c:	d11b      	bne.n	80078b6 <HAL_SPI_TransmitReceive+0x1aa>
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007882:	b29b      	uxth	r3, r3
 8007884:	2b00      	cmp	r3, #0
 8007886:	d016      	beq.n	80078b6 <HAL_SPI_TransmitReceive+0x1aa>
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	2b01      	cmp	r3, #1
 800788c:	d113      	bne.n	80078b6 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	881a      	ldrh	r2, [r3, #0]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789e:	1c9a      	adds	r2, r3, #2
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	3b01      	subs	r3, #1
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80078b2:	2300      	movs	r3, #0
 80078b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d11c      	bne.n	80078fe <HAL_SPI_TransmitReceive+0x1f2>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d016      	beq.n	80078fe <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078da:	b292      	uxth	r2, r2
 80078dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e2:	1c9a      	adds	r2, r3, #2
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80078fa:	2301      	movs	r3, #1
 80078fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80078fe:	f7fd f937 	bl	8004b70 <HAL_GetTick>
 8007902:	4602      	mov	r2, r0
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800790a:	429a      	cmp	r2, r3
 800790c:	d807      	bhi.n	800791e <HAL_SPI_TransmitReceive+0x212>
 800790e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007914:	d003      	beq.n	800791e <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800791c:	e0fb      	b.n	8007b16 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007922:	b29b      	uxth	r3, r3
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1a3      	bne.n	8007870 <HAL_SPI_TransmitReceive+0x164>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800792e:	b29b      	uxth	r3, r3
 8007930:	2b00      	cmp	r3, #0
 8007932:	d19d      	bne.n	8007870 <HAL_SPI_TransmitReceive+0x164>
 8007934:	e0df      	b.n	8007af6 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d003      	beq.n	8007946 <HAL_SPI_TransmitReceive+0x23a>
 800793e:	8a7b      	ldrh	r3, [r7, #18]
 8007940:	2b01      	cmp	r3, #1
 8007942:	f040 80cb 	bne.w	8007adc <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800794a:	b29b      	uxth	r3, r3
 800794c:	2b01      	cmp	r3, #1
 800794e:	d912      	bls.n	8007976 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007954:	881a      	ldrh	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007960:	1c9a      	adds	r2, r3, #2
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800796a:	b29b      	uxth	r3, r3
 800796c:	3b02      	subs	r3, #2
 800796e:	b29a      	uxth	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007974:	e0b2      	b.n	8007adc <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	330c      	adds	r3, #12
 8007980:	7812      	ldrb	r2, [r2, #0]
 8007982:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007988:	1c5a      	adds	r2, r3, #1
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007992:	b29b      	uxth	r3, r3
 8007994:	3b01      	subs	r3, #1
 8007996:	b29a      	uxth	r2, r3
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800799c:	e09e      	b.n	8007adc <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	f003 0302 	and.w	r3, r3, #2
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d134      	bne.n	8007a16 <HAL_SPI_TransmitReceive+0x30a>
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d02f      	beq.n	8007a16 <HAL_SPI_TransmitReceive+0x30a>
 80079b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d12c      	bne.n	8007a16 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d912      	bls.n	80079ec <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ca:	881a      	ldrh	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d6:	1c9a      	adds	r2, r3, #2
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	3b02      	subs	r3, #2
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80079ea:	e012      	b.n	8007a12 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	330c      	adds	r3, #12
 80079f6:	7812      	ldrb	r2, [r2, #0]
 80079f8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d148      	bne.n	8007ab6 <HAL_SPI_TransmitReceive+0x3aa>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d042      	beq.n	8007ab6 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d923      	bls.n	8007a84 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68da      	ldr	r2, [r3, #12]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a46:	b292      	uxth	r2, r2
 8007a48:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4e:	1c9a      	adds	r2, r3, #2
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	3b02      	subs	r3, #2
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d81f      	bhi.n	8007ab2 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a80:	605a      	str	r2, [r3, #4]
 8007a82:	e016      	b.n	8007ab2 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f103 020c 	add.w	r2, r3, #12
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a90:	7812      	ldrb	r2, [r2, #0]
 8007a92:	b2d2      	uxtb	r2, r2
 8007a94:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9a:	1c5a      	adds	r2, r3, #1
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	b29a      	uxth	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ab6:	f7fd f85b 	bl	8004b70 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d803      	bhi.n	8007ace <HAL_SPI_TransmitReceive+0x3c2>
 8007ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007acc:	d102      	bne.n	8007ad4 <HAL_SPI_TransmitReceive+0x3c8>
 8007ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d103      	bne.n	8007adc <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007ada:	e01c      	b.n	8007b16 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f47f af5b 	bne.w	800799e <HAL_SPI_TransmitReceive+0x292>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	f47f af54 	bne.w	800799e <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007af6:	69fa      	ldr	r2, [r7, #28]
 8007af8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f000 fdee 	bl	80086dc <SPI_EndRxTxTransaction>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d006      	beq.n	8007b14 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	661a      	str	r2, [r3, #96]	; 0x60
 8007b12:	e000      	b.n	8007b16 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007b14:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2200      	movs	r2, #0
 8007b22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007b26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3728      	adds	r7, #40	; 0x28
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
	...

08007b34 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b087      	sub	sp, #28
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_SPI_Transmit_IT+0x20>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e06a      	b.n	8007c2a <HAL_SPI_Transmit_IT+0xf6>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d002      	beq.n	8007b68 <HAL_SPI_Transmit_IT+0x34>
 8007b62:	88fb      	ldrh	r3, [r7, #6]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d102      	bne.n	8007b6e <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007b6c:	e058      	b.n	8007c20 <HAL_SPI_Transmit_IT+0xec>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d002      	beq.n	8007b80 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007b7e:	e04f      	b.n	8007c20 <HAL_SPI_Transmit_IT+0xec>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2203      	movs	r2, #3
 8007b84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	88fa      	ldrh	r2, [r7, #6]
 8007b98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	88fa      	ldrh	r2, [r7, #6]
 8007b9e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bc4:	d903      	bls.n	8007bce <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4a1b      	ldr	r2, [pc, #108]	; (8007c38 <HAL_SPI_Transmit_IT+0x104>)
 8007bca:	651a      	str	r2, [r3, #80]	; 0x50
 8007bcc:	e002      	b.n	8007bd4 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	4a1a      	ldr	r2, [pc, #104]	; (8007c3c <HAL_SPI_Transmit_IT+0x108>)
 8007bd2:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bdc:	d107      	bne.n	8007bee <HAL_SPI_Transmit_IT+0xba>
  {
    SPI_1LINE_TX(hspi);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007bec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8007bfc:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c08:	2b40      	cmp	r3, #64	; 0x40
 8007c0a:	d008      	beq.n	8007c1e <HAL_SPI_Transmit_IT+0xea>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	e000      	b.n	8007c20 <HAL_SPI_Transmit_IT+0xec>
  }

error :
 8007c1e:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	371c      	adds	r7, #28
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	0800843b 	.word	0x0800843b
 8007c3c:	080083f5 	.word	0x080083f5

08007c40 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d110      	bne.n	8007c7c <HAL_SPI_Receive_IT+0x3c>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c62:	d10b      	bne.n	8007c7c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2204      	movs	r2, #4
 8007c68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8007c6c:	88fb      	ldrh	r3, [r7, #6]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 f88c 	bl	8007d90 <HAL_SPI_TransmitReceive_IT>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	e081      	b.n	8007d80 <HAL_SPI_Receive_IT+0x140>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <HAL_SPI_Receive_IT+0x4a>
 8007c86:	2302      	movs	r3, #2
 8007c88:	e07a      	b.n	8007d80 <HAL_SPI_Receive_IT+0x140>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d002      	beq.n	8007ca4 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8007c9e:	2302      	movs	r3, #2
 8007ca0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ca2:	e068      	b.n	8007d76 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <HAL_SPI_Receive_IT+0x70>
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d102      	bne.n	8007cb6 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cb4:	e05f      	b.n	8007d76 <HAL_SPI_Receive_IT+0x136>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2204      	movs	r2, #4
 8007cba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	68ba      	ldr	r2, [r7, #8]
 8007cc8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	88fa      	ldrh	r2, [r7, #6]
 8007cce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	88fa      	ldrh	r2, [r7, #6]
 8007cd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cfa:	d90b      	bls.n	8007d14 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685a      	ldr	r2, [r3, #4]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d0a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4a1e      	ldr	r2, [pc, #120]	; (8007d88 <HAL_SPI_Receive_IT+0x148>)
 8007d10:	64da      	str	r2, [r3, #76]	; 0x4c
 8007d12:	e00a      	b.n	8007d2a <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d22:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4a19      	ldr	r2, [pc, #100]	; (8007d8c <HAL_SPI_Receive_IT+0x14c>)
 8007d28:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d32:	d107      	bne.n	8007d44 <HAL_SPI_Receive_IT+0x104>
  {
    SPI_1LINE_RX(hspi);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d42:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007d52:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d5e:	2b40      	cmp	r3, #64	; 0x40
 8007d60:	d008      	beq.n	8007d74 <HAL_SPI_Receive_IT+0x134>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d70:	601a      	str	r2, [r3, #0]
 8007d72:	e000      	b.n	8007d76 <HAL_SPI_Receive_IT+0x136>
  }

error :
 8007d74:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3718      	adds	r7, #24
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}
 8007d88:	080083a9 	.word	0x080083a9
 8007d8c:	08008359 	.word	0x08008359

08007d90 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b087      	sub	sp, #28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
 8007d9c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d101      	bne.n	8007db0 <HAL_SPI_TransmitReceive_IT+0x20>
 8007dac:	2302      	movs	r3, #2
 8007dae:	e091      	b.n	8007ed4 <HAL_SPI_TransmitReceive_IT+0x144>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007dbe:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007dc6:	7dbb      	ldrb	r3, [r7, #22]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d00d      	beq.n	8007de8 <HAL_SPI_TransmitReceive_IT+0x58>
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dd2:	d106      	bne.n	8007de2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d102      	bne.n	8007de2 <HAL_SPI_TransmitReceive_IT+0x52>
 8007ddc:	7dbb      	ldrb	r3, [r7, #22]
 8007dde:	2b04      	cmp	r3, #4
 8007de0:	d002      	beq.n	8007de8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8007de2:	2302      	movs	r3, #2
 8007de4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007de6:	e070      	b.n	8007eca <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <HAL_SPI_TransmitReceive_IT+0x6a>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <HAL_SPI_TransmitReceive_IT+0x6a>
 8007df4:	887b      	ldrh	r3, [r7, #2]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d102      	bne.n	8007e00 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007dfe:	e064      	b.n	8007eca <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d003      	beq.n	8007e14 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2205      	movs	r2, #5
 8007e10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	68ba      	ldr	r2, [r7, #8]
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	887a      	ldrh	r2, [r7, #2]
 8007e24:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	887a      	ldrh	r2, [r7, #2]
 8007e2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	887a      	ldrh	r2, [r7, #2]
 8007e36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	887a      	ldrh	r2, [r7, #2]
 8007e3e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007e4a:	d906      	bls.n	8007e5a <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	4a24      	ldr	r2, [pc, #144]	; (8007ee0 <HAL_SPI_TransmitReceive_IT+0x150>)
 8007e50:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	4a23      	ldr	r2, [pc, #140]	; (8007ee4 <HAL_SPI_TransmitReceive_IT+0x154>)
 8007e56:	651a      	str	r2, [r3, #80]	; 0x50
 8007e58:	e005      	b.n	8007e66 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	4a22      	ldr	r2, [pc, #136]	; (8007ee8 <HAL_SPI_TransmitReceive_IT+0x158>)
 8007e5e:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4a22      	ldr	r2, [pc, #136]	; (8007eec <HAL_SPI_TransmitReceive_IT+0x15c>)
 8007e64:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007e6e:	d802      	bhi.n	8007e76 <HAL_SPI_TransmitReceive_IT+0xe6>
 8007e70:	887b      	ldrh	r3, [r7, #2]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d908      	bls.n	8007e88 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	685a      	ldr	r2, [r3, #4]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e84:	605a      	str	r2, [r3, #4]
 8007e86:	e007      	b.n	8007e98 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685a      	ldr	r2, [r3, #4]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e96:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8007ea6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb2:	2b40      	cmp	r3, #64	; 0x40
 8007eb4:	d008      	beq.n	8007ec8 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ec4:	601a      	str	r2, [r3, #0]
 8007ec6:	e000      	b.n	8007eca <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8007ec8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr
 8007ee0:	08008293 	.word	0x08008293
 8007ee4:	080082f9 	.word	0x080082f9
 8007ee8:	08008143 	.word	0x08008143
 8007eec:	08008201 	.word	0x08008201

08007ef0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b088      	sub	sp, #32
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	099b      	lsrs	r3, r3, #6
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10f      	bne.n	8007f34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00a      	beq.n	8007f34 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	099b      	lsrs	r3, r3, #6
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	4798      	blx	r3
    return;
 8007f32:	e0d8      	b.n	80080e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	085b      	lsrs	r3, r3, #1
 8007f38:	f003 0301 	and.w	r3, r3, #1
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00a      	beq.n	8007f56 <HAL_SPI_IRQHandler+0x66>
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	09db      	lsrs	r3, r3, #7
 8007f44:	f003 0301 	and.w	r3, r3, #1
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d004      	beq.n	8007f56 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	4798      	blx	r3
    return;
 8007f54:	e0c7      	b.n	80080e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	095b      	lsrs	r3, r3, #5
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d10c      	bne.n	8007f7c <HAL_SPI_IRQHandler+0x8c>
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	099b      	lsrs	r3, r3, #6
 8007f66:	f003 0301 	and.w	r3, r3, #1
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d106      	bne.n	8007f7c <HAL_SPI_IRQHandler+0x8c>
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	0a1b      	lsrs	r3, r3, #8
 8007f72:	f003 0301 	and.w	r3, r3, #1
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 80b5 	beq.w	80080e6 <HAL_SPI_IRQHandler+0x1f6>
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	095b      	lsrs	r3, r3, #5
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f000 80ae 	beq.w	80080e6 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	099b      	lsrs	r3, r3, #6
 8007f8e:	f003 0301 	and.w	r3, r3, #1
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d023      	beq.n	8007fde <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b03      	cmp	r3, #3
 8007fa0:	d011      	beq.n	8007fc6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa6:	f043 0204 	orr.w	r2, r3, #4
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fae:	2300      	movs	r3, #0
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	e00b      	b.n	8007fde <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	613b      	str	r3, [r7, #16]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	613b      	str	r3, [r7, #16]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	693b      	ldr	r3, [r7, #16]
        return;
 8007fdc:	e083      	b.n	80080e6 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	095b      	lsrs	r3, r3, #5
 8007fe2:	f003 0301 	and.w	r3, r3, #1
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d014      	beq.n	8008014 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fee:	f043 0201 	orr.w	r2, r3, #1
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	60fb      	str	r3, [r7, #12]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	60fb      	str	r3, [r7, #12]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	0a1b      	lsrs	r3, r3, #8
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00c      	beq.n	800803a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008024:	f043 0208 	orr.w	r2, r3, #8
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800802c:	2300      	movs	r3, #0
 800802e:	60bb      	str	r3, [r7, #8]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	60bb      	str	r3, [r7, #8]
 8008038:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803e:	2b00      	cmp	r3, #0
 8008040:	d050      	beq.n	80080e4 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008050:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800805a:	69fb      	ldr	r3, [r7, #28]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b00      	cmp	r3, #0
 8008062:	d104      	bne.n	800806e <HAL_SPI_IRQHandler+0x17e>
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d034      	beq.n	80080d8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f022 0203 	bic.w	r2, r2, #3
 800807c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008082:	2b00      	cmp	r3, #0
 8008084:	d011      	beq.n	80080aa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800808a:	4a18      	ldr	r2, [pc, #96]	; (80080ec <HAL_SPI_IRQHandler+0x1fc>)
 800808c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008092:	4618      	mov	r0, r3
 8008094:	f7fc feab 	bl	8004dee <HAL_DMA_Abort_IT>
 8008098:	4603      	mov	r3, r0
 800809a:	2b00      	cmp	r3, #0
 800809c:	d005      	beq.n	80080aa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d016      	beq.n	80080e0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b6:	4a0d      	ldr	r2, [pc, #52]	; (80080ec <HAL_SPI_IRQHandler+0x1fc>)
 80080b8:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080be:	4618      	mov	r0, r3
 80080c0:	f7fc fe95 	bl	8004dee <HAL_DMA_Abort_IT>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00a      	beq.n	80080e0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80080d6:	e003      	b.n	80080e0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 f813 	bl	8008104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80080de:	e000      	b.n	80080e2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80080e0:	bf00      	nop
    return;
 80080e2:	bf00      	nop
 80080e4:	bf00      	nop
  }
}
 80080e6:	3720      	adds	r7, #32
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	08008119 	.word	0x08008119

080080f0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80080f8:	bf00      	nop
 80080fa:	370c      	adds	r7, #12
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008104:	b480      	push	{r7}
 8008106:	b083      	sub	sp, #12
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800810c:	bf00      	nop
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008124:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7ff ffe5 	bl	8008104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800813a:	bf00      	nop
 800813c:	3710      	adds	r7, #16
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b082      	sub	sp, #8
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008150:	b29b      	uxth	r3, r3
 8008152:	2b01      	cmp	r3, #1
 8008154:	d923      	bls.n	800819e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68da      	ldr	r2, [r3, #12]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008160:	b292      	uxth	r2, r2
 8008162:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008168:	1c9a      	adds	r2, r3, #2
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008174:	b29b      	uxth	r3, r3
 8008176:	3b02      	subs	r3, #2
 8008178:	b29a      	uxth	r2, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008186:	b29b      	uxth	r3, r3
 8008188:	2b01      	cmp	r3, #1
 800818a:	d11f      	bne.n	80081cc <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685a      	ldr	r2, [r3, #4]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800819a:	605a      	str	r2, [r3, #4]
 800819c:	e016      	b.n	80081cc <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f103 020c 	add.w	r2, r3, #12
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081aa:	7812      	ldrb	r2, [r2, #0]
 80081ac:	b2d2      	uxtb	r2, r2
 80081ae:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	3b01      	subs	r3, #1
 80081c4:	b29a      	uxth	r2, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10f      	bne.n	80081f8 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	685a      	ldr	r2, [r3, #4]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80081e6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d102      	bne.n	80081f8 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fab8 	bl	8008768 <SPI_CloseRxTx_ISR>
    }
  }
}
 80081f8:	bf00      	nop
 80081fa:	3708      	adds	r7, #8
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b082      	sub	sp, #8
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800820c:	b29b      	uxth	r3, r3
 800820e:	2b01      	cmp	r3, #1
 8008210:	d912      	bls.n	8008238 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008216:	881a      	ldrh	r2, [r3, #0]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008222:	1c9a      	adds	r2, r3, #2
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800822c:	b29b      	uxth	r3, r3
 800822e:	3b02      	subs	r3, #2
 8008230:	b29a      	uxth	r2, r3
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008236:	e012      	b.n	800825e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	330c      	adds	r3, #12
 8008242:	7812      	ldrb	r2, [r2, #0]
 8008244:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824a:	1c5a      	adds	r2, r3, #1
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008254:	b29b      	uxth	r3, r3
 8008256:	3b01      	subs	r3, #1
 8008258:	b29a      	uxth	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008262:	b29b      	uxth	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d110      	bne.n	800828a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	685a      	ldr	r2, [r3, #4]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008276:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800827e:	b29b      	uxth	r3, r3
 8008280:	2b00      	cmp	r3, #0
 8008282:	d102      	bne.n	800828a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fa6f 	bl	8008768 <SPI_CloseRxTx_ISR>
    }
  }
}
 800828a:	bf00      	nop
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b082      	sub	sp, #8
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	68da      	ldr	r2, [r3, #12]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	b292      	uxth	r2, r2
 80082a6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ac:	1c9a      	adds	r2, r3, #2
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	3b01      	subs	r3, #1
 80082bc:	b29a      	uxth	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d10f      	bne.n	80082f0 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082de:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d102      	bne.n	80082f0 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fa3c 	bl	8008768 <SPI_CloseRxTx_ISR>
    }
  }
}
 80082f0:	bf00      	nop
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008304:	881a      	ldrh	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008310:	1c9a      	adds	r2, r3, #2
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800831a:	b29b      	uxth	r3, r3
 800831c:	3b01      	subs	r3, #1
 800831e:	b29a      	uxth	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d110      	bne.n	8008350 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	685a      	ldr	r2, [r3, #4]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800833c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008344:	b29b      	uxth	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d102      	bne.n	8008350 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fa0c 	bl	8008768 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008350:	bf00      	nop
 8008352:	3708      	adds	r7, #8
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f103 020c 	add.w	r2, r3, #12
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836c:	7812      	ldrb	r2, [r2, #0]
 800836e:	b2d2      	uxtb	r2, r2
 8008370:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008382:	b29b      	uxth	r3, r3
 8008384:	3b01      	subs	r3, #1
 8008386:	b29a      	uxth	r2, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008394:	b29b      	uxth	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d102      	bne.n	80083a0 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fa26 	bl	80087ec <SPI_CloseRx_ISR>
  }
}
 80083a0:	bf00      	nop
 80083a2:	3708      	adds	r7, #8
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68da      	ldr	r2, [r3, #12]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ba:	b292      	uxth	r2, r2
 80083bc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c2:	1c9a      	adds	r2, r3, #2
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	3b01      	subs	r3, #1
 80083d2:	b29a      	uxth	r2, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d102      	bne.n	80083ec <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 fa00 	bl	80087ec <SPI_CloseRx_ISR>
  }
}
 80083ec:	bf00      	nop
 80083ee:	3708      	adds	r7, #8
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}

080083f4 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	330c      	adds	r3, #12
 8008406:	7812      	ldrb	r2, [r2, #0]
 8008408:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840e:	1c5a      	adds	r2, r3, #1
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008418:	b29b      	uxth	r3, r3
 800841a:	3b01      	subs	r3, #1
 800841c:	b29a      	uxth	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008426:	b29b      	uxth	r3, r3
 8008428:	2b00      	cmp	r3, #0
 800842a:	d102      	bne.n	8008432 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 fa0d 	bl	800884c <SPI_CloseTx_ISR>
  }
}
 8008432:	bf00      	nop
 8008434:	3708      	adds	r7, #8
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}

0800843a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800843a:	b580      	push	{r7, lr}
 800843c:	b082      	sub	sp, #8
 800843e:	af00      	add	r7, sp, #0
 8008440:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008446:	881a      	ldrh	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008452:	1c9a      	adds	r2, r3, #2
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800845c:	b29b      	uxth	r3, r3
 800845e:	3b01      	subs	r3, #1
 8008460:	b29a      	uxth	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800846a:	b29b      	uxth	r3, r3
 800846c:	2b00      	cmp	r3, #0
 800846e:	d102      	bne.n	8008476 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f9eb 	bl	800884c <SPI_CloseTx_ISR>
  }
}
 8008476:	bf00      	nop
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}

0800847e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b084      	sub	sp, #16
 8008482:	af00      	add	r7, sp, #0
 8008484:	60f8      	str	r0, [r7, #12]
 8008486:	60b9      	str	r1, [r7, #8]
 8008488:	603b      	str	r3, [r7, #0]
 800848a:	4613      	mov	r3, r2
 800848c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800848e:	e04c      	b.n	800852a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008496:	d048      	beq.n	800852a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008498:	f7fc fb6a 	bl	8004b70 <HAL_GetTick>
 800849c:	4602      	mov	r2, r0
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	683a      	ldr	r2, [r7, #0]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d902      	bls.n	80084ae <SPI_WaitFlagStateUntilTimeout+0x30>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d13d      	bne.n	800852a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80084bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084c6:	d111      	bne.n	80084ec <SPI_WaitFlagStateUntilTimeout+0x6e>
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	689b      	ldr	r3, [r3, #8]
 80084cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084d0:	d004      	beq.n	80084dc <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084da:	d107      	bne.n	80084ec <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084f4:	d10f      	bne.n	8008516 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008504:	601a      	str	r2, [r3, #0]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008514:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e00f      	b.n	800854a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	689a      	ldr	r2, [r3, #8]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4013      	ands	r3, r2
 8008534:	68ba      	ldr	r2, [r7, #8]
 8008536:	429a      	cmp	r2, r3
 8008538:	bf0c      	ite	eq
 800853a:	2301      	moveq	r3, #1
 800853c:	2300      	movne	r3, #0
 800853e:	b2db      	uxtb	r3, r3
 8008540:	461a      	mov	r2, r3
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	429a      	cmp	r2, r3
 8008546:	d1a3      	bne.n	8008490 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	60f8      	str	r0, [r7, #12]
 800855a:	60b9      	str	r1, [r7, #8]
 800855c:	607a      	str	r2, [r7, #4]
 800855e:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8008560:	e057      	b.n	8008612 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008568:	d106      	bne.n	8008578 <SPI_WaitFifoStateUntilTimeout+0x26>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d103      	bne.n	8008578 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	330c      	adds	r3, #12
 8008576:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857e:	d048      	beq.n	8008612 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008580:	f7fc faf6 	bl	8004b70 <HAL_GetTick>
 8008584:	4602      	mov	r2, r0
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	1ad3      	subs	r3, r2, r3
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	429a      	cmp	r2, r3
 800858e:	d902      	bls.n	8008596 <SPI_WaitFifoStateUntilTimeout+0x44>
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d13d      	bne.n	8008612 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	685a      	ldr	r2, [r3, #4]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085ae:	d111      	bne.n	80085d4 <SPI_WaitFifoStateUntilTimeout+0x82>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085b8:	d004      	beq.n	80085c4 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085c2:	d107      	bne.n	80085d4 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085dc:	d10f      	bne.n	80085fe <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681a      	ldr	r2, [r3, #0]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2201      	movs	r2, #1
 8008602:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e008      	b.n	8008624 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	689a      	ldr	r2, [r3, #8]
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	4013      	ands	r3, r2
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	429a      	cmp	r2, r3
 8008620:	d19f      	bne.n	8008562 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af02      	add	r7, sp, #8
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008640:	d111      	bne.n	8008666 <SPI_EndRxTransaction+0x3a>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800864a:	d004      	beq.n	8008656 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008654:	d107      	bne.n	8008666 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008664:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2200      	movs	r2, #0
 800866e:	2180      	movs	r1, #128	; 0x80
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f7ff ff04 	bl	800847e <SPI_WaitFlagStateUntilTimeout>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d007      	beq.n	800868c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008680:	f043 0220 	orr.w	r2, r3, #32
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e023      	b.n	80086d4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008694:	d11d      	bne.n	80086d2 <SPI_EndRxTransaction+0xa6>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800869e:	d004      	beq.n	80086aa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086a8:	d113      	bne.n	80086d2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	9300      	str	r3, [sp, #0]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f7ff ff4b 	bl	8008552 <SPI_WaitFifoStateUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d007      	beq.n	80086d2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086c6:	f043 0220 	orr.w	r2, r3, #32
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e000      	b.n	80086d4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}

080086dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af02      	add	r7, sp, #8
 80086e2:	60f8      	str	r0, [r7, #12]
 80086e4:	60b9      	str	r1, [r7, #8]
 80086e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80086f4:	68f8      	ldr	r0, [r7, #12]
 80086f6:	f7ff ff2c 	bl	8008552 <SPI_WaitFifoStateUntilTimeout>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d007      	beq.n	8008710 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008704:	f043 0220 	orr.w	r2, r3, #32
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e027      	b.n	8008760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	9300      	str	r3, [sp, #0]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	2200      	movs	r2, #0
 8008718:	2180      	movs	r1, #128	; 0x80
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f7ff feaf 	bl	800847e <SPI_WaitFlagStateUntilTimeout>
 8008720:	4603      	mov	r3, r0
 8008722:	2b00      	cmp	r3, #0
 8008724:	d007      	beq.n	8008736 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800872a:	f043 0220 	orr.w	r2, r3, #32
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e014      	b.n	8008760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	9300      	str	r3, [sp, #0]
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	2200      	movs	r2, #0
 800873e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008742:	68f8      	ldr	r0, [r7, #12]
 8008744:	f7ff ff05 	bl	8008552 <SPI_WaitFifoStateUntilTimeout>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d007      	beq.n	800875e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008752:	f043 0220 	orr.w	r2, r3, #32
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e000      	b.n	8008760 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800875e:	2300      	movs	r3, #0
}
 8008760:	4618      	mov	r0, r3
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008770:	f7fc f9fe 	bl	8004b70 <HAL_GetTick>
 8008774:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f022 0220 	bic.w	r2, r2, #32
 8008784:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	2164      	movs	r1, #100	; 0x64
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f7ff ffa6 	bl	80086dc <SPI_EndRxTxTransaction>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d005      	beq.n	80087a2 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800879a:	f043 0220 	orr.w	r2, r3, #32
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d115      	bne.n	80087d6 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b04      	cmp	r3, #4
 80087b4:	d107      	bne.n	80087c6 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f7fa fc2e 	bl	8003020 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80087c4:	e00e      	b.n	80087e4 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7ff fc8e 	bl	80080f0 <HAL_SPI_TxRxCpltCallback>
}
 80087d4:	e006      	b.n	80087e4 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f7ff fc90 	bl	8008104 <HAL_SPI_ErrorCallback>
}
 80087e4:	bf00      	nop
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	685a      	ldr	r2, [r3, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008802:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8008804:	f7fc f9b4 	bl	8004b70 <HAL_GetTick>
 8008808:	4603      	mov	r3, r0
 800880a:	461a      	mov	r2, r3
 800880c:	2164      	movs	r1, #100	; 0x64
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7ff ff0c 	bl	800862c <SPI_EndRxTransaction>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d005      	beq.n	8008826 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800881e:	f043 0220 	orr.w	r2, r3, #32
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2201      	movs	r2, #1
 800882a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008832:	2b00      	cmp	r3, #0
 8008834:	d103      	bne.n	800883e <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7fa fbf2 	bl	8003020 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800883c:	e002      	b.n	8008844 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f7ff fc60 	bl	8008104 <HAL_SPI_ErrorCallback>
}
 8008844:	bf00      	nop
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008854:	f7fc f98c 	bl	8004b70 <HAL_GetTick>
 8008858:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	685a      	ldr	r2, [r3, #4]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008868:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	2164      	movs	r1, #100	; 0x64
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7ff ff34 	bl	80086dc <SPI_EndRxTxTransaction>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d005      	beq.n	8008886 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800887e:	f043 0220 	orr.w	r2, r3, #32
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d10a      	bne.n	80088a4 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800888e:	2300      	movs	r3, #0
 8008890:	60bb      	str	r3, [r7, #8]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	60bb      	str	r3, [r7, #8]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	60bb      	str	r3, [r7, #8]
 80088a2:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d003      	beq.n	80088bc <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff fc25 	bl	8008104 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80088ba:	e002      	b.n	80088c2 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f7fa fbc3 	bl	8003048 <HAL_SPI_TxCpltCallback>
}
 80088c2:	bf00      	nop
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b082      	sub	sp, #8
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d101      	bne.n	80088dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e049      	b.n	8008970 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d106      	bne.n	80088f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f7fb fd99 	bl	8004428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2202      	movs	r2, #2
 80088fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	3304      	adds	r3, #4
 8008906:	4619      	mov	r1, r3
 8008908:	4610      	mov	r0, r2
 800890a:	f000 f9e5 	bl	8008cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2201      	movs	r2, #1
 8008912:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2201      	movs	r2, #1
 800891a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2201      	movs	r2, #1
 8008922:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2201      	movs	r2, #1
 800892a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2201      	movs	r2, #1
 8008932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2201      	movs	r2, #1
 800893a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2201      	movs	r2, #1
 8008942:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2201      	movs	r2, #1
 800894a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2201      	movs	r2, #1
 8008962:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	3708      	adds	r7, #8
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}

08008978 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008978:	b480      	push	{r7}
 800897a:	b085      	sub	sp, #20
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008986:	b2db      	uxtb	r3, r3
 8008988:	2b01      	cmp	r3, #1
 800898a:	d001      	beq.n	8008990 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	e047      	b.n	8008a20 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a23      	ldr	r2, [pc, #140]	; (8008a2c <HAL_TIM_Base_Start+0xb4>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d01d      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089aa:	d018      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a1f      	ldr	r2, [pc, #124]	; (8008a30 <HAL_TIM_Base_Start+0xb8>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d013      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a1e      	ldr	r2, [pc, #120]	; (8008a34 <HAL_TIM_Base_Start+0xbc>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d00e      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4a1c      	ldr	r2, [pc, #112]	; (8008a38 <HAL_TIM_Base_Start+0xc0>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d009      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a1b      	ldr	r2, [pc, #108]	; (8008a3c <HAL_TIM_Base_Start+0xc4>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d004      	beq.n	80089de <HAL_TIM_Base_Start+0x66>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a19      	ldr	r2, [pc, #100]	; (8008a40 <HAL_TIM_Base_Start+0xc8>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d115      	bne.n	8008a0a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689a      	ldr	r2, [r3, #8]
 80089e4:	4b17      	ldr	r3, [pc, #92]	; (8008a44 <HAL_TIM_Base_Start+0xcc>)
 80089e6:	4013      	ands	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2b06      	cmp	r3, #6
 80089ee:	d015      	beq.n	8008a1c <HAL_TIM_Base_Start+0xa4>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089f6:	d011      	beq.n	8008a1c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f042 0201 	orr.w	r2, r2, #1
 8008a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a08:	e008      	b.n	8008a1c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f042 0201 	orr.w	r2, r2, #1
 8008a18:	601a      	str	r2, [r3, #0]
 8008a1a:	e000      	b.n	8008a1e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3714      	adds	r7, #20
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr
 8008a2c:	40012c00 	.word	0x40012c00
 8008a30:	40000400 	.word	0x40000400
 8008a34:	40000800 	.word	0x40000800
 8008a38:	40000c00 	.word	0x40000c00
 8008a3c:	40013400 	.word	0x40013400
 8008a40:	40014000 	.word	0x40014000
 8008a44:	00010007 	.word	0x00010007

08008a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d122      	bne.n	8008aa4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	f003 0302 	and.w	r3, r3, #2
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d11b      	bne.n	8008aa4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f06f 0202 	mvn.w	r2, #2
 8008a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	699b      	ldr	r3, [r3, #24]
 8008a82:	f003 0303 	and.w	r3, r3, #3
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d003      	beq.n	8008a92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f905 	bl	8008c9a <HAL_TIM_IC_CaptureCallback>
 8008a90:	e005      	b.n	8008a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f8f7 	bl	8008c86 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 f908 	bl	8008cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	f003 0304 	and.w	r3, r3, #4
 8008aae:	2b04      	cmp	r3, #4
 8008ab0:	d122      	bne.n	8008af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	f003 0304 	and.w	r3, r3, #4
 8008abc:	2b04      	cmp	r3, #4
 8008abe:	d11b      	bne.n	8008af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f06f 0204 	mvn.w	r2, #4
 8008ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2202      	movs	r2, #2
 8008ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	699b      	ldr	r3, [r3, #24]
 8008ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d003      	beq.n	8008ae6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f8db 	bl	8008c9a <HAL_TIM_IC_CaptureCallback>
 8008ae4:	e005      	b.n	8008af2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f8cd 	bl	8008c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f8de 	bl	8008cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	f003 0308 	and.w	r3, r3, #8
 8008b02:	2b08      	cmp	r3, #8
 8008b04:	d122      	bne.n	8008b4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	f003 0308 	and.w	r3, r3, #8
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	d11b      	bne.n	8008b4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f06f 0208 	mvn.w	r2, #8
 8008b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2204      	movs	r2, #4
 8008b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	69db      	ldr	r3, [r3, #28]
 8008b2a:	f003 0303 	and.w	r3, r3, #3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d003      	beq.n	8008b3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f8b1 	bl	8008c9a <HAL_TIM_IC_CaptureCallback>
 8008b38:	e005      	b.n	8008b46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f8a3 	bl	8008c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f8b4 	bl	8008cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	f003 0310 	and.w	r3, r3, #16
 8008b56:	2b10      	cmp	r3, #16
 8008b58:	d122      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	f003 0310 	and.w	r3, r3, #16
 8008b64:	2b10      	cmp	r3, #16
 8008b66:	d11b      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f06f 0210 	mvn.w	r2, #16
 8008b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2208      	movs	r2, #8
 8008b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	69db      	ldr	r3, [r3, #28]
 8008b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f887 	bl	8008c9a <HAL_TIM_IC_CaptureCallback>
 8008b8c:	e005      	b.n	8008b9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 f879 	bl	8008c86 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f88a 	bl	8008cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d10e      	bne.n	8008bcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d107      	bne.n	8008bcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f06f 0201 	mvn.w	r2, #1
 8008bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7fb fb72 	bl	80042b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bd6:	2b80      	cmp	r3, #128	; 0x80
 8008bd8:	d10e      	bne.n	8008bf8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be4:	2b80      	cmp	r3, #128	; 0x80
 8008be6:	d107      	bne.n	8008bf8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 f914 	bl	8008e20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c06:	d10e      	bne.n	8008c26 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c12:	2b80      	cmp	r3, #128	; 0x80
 8008c14:	d107      	bne.n	8008c26 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f907 	bl	8008e34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c30:	2b40      	cmp	r3, #64	; 0x40
 8008c32:	d10e      	bne.n	8008c52 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c3e:	2b40      	cmp	r3, #64	; 0x40
 8008c40:	d107      	bne.n	8008c52 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f838 	bl	8008cc2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	f003 0320 	and.w	r3, r3, #32
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	d10e      	bne.n	8008c7e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	f003 0320 	and.w	r3, r3, #32
 8008c6a:	2b20      	cmp	r3, #32
 8008c6c:	d107      	bne.n	8008c7e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f06f 0220 	mvn.w	r2, #32
 8008c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f000 f8c7 	bl	8008e0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c7e:	bf00      	nop
 8008c80:	3708      	adds	r7, #8
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c86:	b480      	push	{r7}
 8008c88:	b083      	sub	sp, #12
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c8e:	bf00      	nop
 8008c90:	370c      	adds	r7, #12
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr

08008c9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c9a:	b480      	push	{r7}
 8008c9c:	b083      	sub	sp, #12
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ca2:	bf00      	nop
 8008ca4:	370c      	adds	r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr

08008cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cae:	b480      	push	{r7}
 8008cb0:	b083      	sub	sp, #12
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008cb6:	bf00      	nop
 8008cb8:	370c      	adds	r7, #12
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc0:	4770      	bx	lr

08008cc2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b083      	sub	sp, #12
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008cca:	bf00      	nop
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr
	...

08008cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a40      	ldr	r2, [pc, #256]	; (8008dec <TIM_Base_SetConfig+0x114>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d013      	beq.n	8008d18 <TIM_Base_SetConfig+0x40>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cf6:	d00f      	beq.n	8008d18 <TIM_Base_SetConfig+0x40>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a3d      	ldr	r2, [pc, #244]	; (8008df0 <TIM_Base_SetConfig+0x118>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d00b      	beq.n	8008d18 <TIM_Base_SetConfig+0x40>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a3c      	ldr	r2, [pc, #240]	; (8008df4 <TIM_Base_SetConfig+0x11c>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d007      	beq.n	8008d18 <TIM_Base_SetConfig+0x40>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a3b      	ldr	r2, [pc, #236]	; (8008df8 <TIM_Base_SetConfig+0x120>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d003      	beq.n	8008d18 <TIM_Base_SetConfig+0x40>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a3a      	ldr	r2, [pc, #232]	; (8008dfc <TIM_Base_SetConfig+0x124>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d108      	bne.n	8008d2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	4313      	orrs	r3, r2
 8008d28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a2f      	ldr	r2, [pc, #188]	; (8008dec <TIM_Base_SetConfig+0x114>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d01f      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d38:	d01b      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a2c      	ldr	r2, [pc, #176]	; (8008df0 <TIM_Base_SetConfig+0x118>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d017      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a2b      	ldr	r2, [pc, #172]	; (8008df4 <TIM_Base_SetConfig+0x11c>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d013      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a2a      	ldr	r2, [pc, #168]	; (8008df8 <TIM_Base_SetConfig+0x120>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d00f      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a29      	ldr	r2, [pc, #164]	; (8008dfc <TIM_Base_SetConfig+0x124>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d00b      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a28      	ldr	r2, [pc, #160]	; (8008e00 <TIM_Base_SetConfig+0x128>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d007      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a27      	ldr	r2, [pc, #156]	; (8008e04 <TIM_Base_SetConfig+0x12c>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d003      	beq.n	8008d72 <TIM_Base_SetConfig+0x9a>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a26      	ldr	r2, [pc, #152]	; (8008e08 <TIM_Base_SetConfig+0x130>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d108      	bne.n	8008d84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68db      	ldr	r3, [r3, #12]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	695b      	ldr	r3, [r3, #20]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	689a      	ldr	r2, [r3, #8]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	4a10      	ldr	r2, [pc, #64]	; (8008dec <TIM_Base_SetConfig+0x114>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d00f      	beq.n	8008dd0 <TIM_Base_SetConfig+0xf8>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	4a12      	ldr	r2, [pc, #72]	; (8008dfc <TIM_Base_SetConfig+0x124>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d00b      	beq.n	8008dd0 <TIM_Base_SetConfig+0xf8>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a11      	ldr	r2, [pc, #68]	; (8008e00 <TIM_Base_SetConfig+0x128>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d007      	beq.n	8008dd0 <TIM_Base_SetConfig+0xf8>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	4a10      	ldr	r2, [pc, #64]	; (8008e04 <TIM_Base_SetConfig+0x12c>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d003      	beq.n	8008dd0 <TIM_Base_SetConfig+0xf8>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	4a0f      	ldr	r2, [pc, #60]	; (8008e08 <TIM_Base_SetConfig+0x130>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d103      	bne.n	8008dd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	691a      	ldr	r2, [r3, #16]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	615a      	str	r2, [r3, #20]
}
 8008dde:	bf00      	nop
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	40012c00 	.word	0x40012c00
 8008df0:	40000400 	.word	0x40000400
 8008df4:	40000800 	.word	0x40000800
 8008df8:	40000c00 	.word	0x40000c00
 8008dfc:	40013400 	.word	0x40013400
 8008e00:	40014000 	.word	0x40014000
 8008e04:	40014400 	.word	0x40014400
 8008e08:	40014800 	.word	0x40014800

08008e0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d101      	bne.n	8008e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	e040      	b.n	8008edc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d106      	bne.n	8008e70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7fb fb02 	bl	8004474 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2224      	movs	r2, #36	; 0x24
 8008e74:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f022 0201 	bic.w	r2, r2, #1
 8008e84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f8c0 	bl	800900c <UART_SetConfig>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d101      	bne.n	8008e96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e022      	b.n	8008edc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d002      	beq.n	8008ea4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fb3e 	bl	8009520 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	685a      	ldr	r2, [r3, #4]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008eb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	689a      	ldr	r2, [r3, #8]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008ec2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f042 0201 	orr.w	r2, r2, #1
 8008ed2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 fbc5 	bl	8009664 <UART_CheckIdleState>
 8008eda:	4603      	mov	r3, r0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08a      	sub	sp, #40	; 0x28
 8008ee8:	af02      	add	r7, sp, #8
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	603b      	str	r3, [r7, #0]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ef8:	2b20      	cmp	r3, #32
 8008efa:	f040 8081 	bne.w	8009000 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <HAL_UART_Transmit+0x26>
 8008f04:	88fb      	ldrh	r3, [r7, #6]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d101      	bne.n	8008f0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e079      	b.n	8009002 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d101      	bne.n	8008f1c <HAL_UART_Transmit+0x38>
 8008f18:	2302      	movs	r3, #2
 8008f1a:	e072      	b.n	8009002 <HAL_UART_Transmit+0x11e>
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2221      	movs	r2, #33	; 0x21
 8008f2e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008f30:	f7fb fe1e 	bl	8004b70 <HAL_GetTick>
 8008f34:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	88fa      	ldrh	r2, [r7, #6]
 8008f3a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	88fa      	ldrh	r2, [r7, #6]
 8008f42:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f4e:	d108      	bne.n	8008f62 <HAL_UART_Transmit+0x7e>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d104      	bne.n	8008f62 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	61bb      	str	r3, [r7, #24]
 8008f60:	e003      	b.n	8008f6a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f66:	2300      	movs	r3, #0
 8008f68:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8008f72:	e02d      	b.n	8008fd0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	2180      	movs	r1, #128	; 0x80
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f000 fbb5 	bl	80096ee <UART_WaitOnFlagUntilTimeout>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d001      	beq.n	8008f8e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8008f8a:	2303      	movs	r3, #3
 8008f8c:	e039      	b.n	8009002 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008f8e:	69fb      	ldr	r3, [r7, #28]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10b      	bne.n	8008fac <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	881a      	ldrh	r2, [r3, #0]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008fa0:	b292      	uxth	r2, r2
 8008fa2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	3302      	adds	r3, #2
 8008fa8:	61bb      	str	r3, [r7, #24]
 8008faa:	e008      	b.n	8008fbe <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	781a      	ldrb	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	b292      	uxth	r2, r2
 8008fb6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1cb      	bne.n	8008f74 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	9300      	str	r3, [sp, #0]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	2140      	movs	r1, #64	; 0x40
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f000 fb81 	bl	80096ee <UART_WaitOnFlagUntilTimeout>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d001      	beq.n	8008ff6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e005      	b.n	8009002 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2220      	movs	r2, #32
 8008ffa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	e000      	b.n	8009002 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009000:	2302      	movs	r3, #2
  }
}
 8009002:	4618      	mov	r0, r3
 8009004:	3720      	adds	r7, #32
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
	...

0800900c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800900c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009010:	b088      	sub	sp, #32
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	689a      	ldr	r2, [r3, #8]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	431a      	orrs	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	695b      	ldr	r3, [r3, #20]
 8009028:	431a      	orrs	r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	69db      	ldr	r3, [r3, #28]
 800902e:	4313      	orrs	r3, r2
 8009030:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	4bac      	ldr	r3, [pc, #688]	; (80092ec <UART_SetConfig+0x2e0>)
 800903a:	4013      	ands	r3, r2
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6812      	ldr	r2, [r2, #0]
 8009040:	69f9      	ldr	r1, [r7, #28]
 8009042:	430b      	orrs	r3, r1
 8009044:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	68da      	ldr	r2, [r3, #12]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	430a      	orrs	r2, r1
 800905a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4aa2      	ldr	r2, [pc, #648]	; (80092f0 <UART_SetConfig+0x2e4>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d004      	beq.n	8009076 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	69fa      	ldr	r2, [r7, #28]
 8009072:	4313      	orrs	r3, r2
 8009074:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	69fa      	ldr	r2, [r7, #28]
 8009086:	430a      	orrs	r2, r1
 8009088:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a99      	ldr	r2, [pc, #612]	; (80092f4 <UART_SetConfig+0x2e8>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d121      	bne.n	80090d8 <UART_SetConfig+0xcc>
 8009094:	4b98      	ldr	r3, [pc, #608]	; (80092f8 <UART_SetConfig+0x2ec>)
 8009096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800909a:	f003 0303 	and.w	r3, r3, #3
 800909e:	2b03      	cmp	r3, #3
 80090a0:	d816      	bhi.n	80090d0 <UART_SetConfig+0xc4>
 80090a2:	a201      	add	r2, pc, #4	; (adr r2, 80090a8 <UART_SetConfig+0x9c>)
 80090a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a8:	080090b9 	.word	0x080090b9
 80090ac:	080090c5 	.word	0x080090c5
 80090b0:	080090bf 	.word	0x080090bf
 80090b4:	080090cb 	.word	0x080090cb
 80090b8:	2301      	movs	r3, #1
 80090ba:	76fb      	strb	r3, [r7, #27]
 80090bc:	e0e8      	b.n	8009290 <UART_SetConfig+0x284>
 80090be:	2302      	movs	r3, #2
 80090c0:	76fb      	strb	r3, [r7, #27]
 80090c2:	e0e5      	b.n	8009290 <UART_SetConfig+0x284>
 80090c4:	2304      	movs	r3, #4
 80090c6:	76fb      	strb	r3, [r7, #27]
 80090c8:	e0e2      	b.n	8009290 <UART_SetConfig+0x284>
 80090ca:	2308      	movs	r3, #8
 80090cc:	76fb      	strb	r3, [r7, #27]
 80090ce:	e0df      	b.n	8009290 <UART_SetConfig+0x284>
 80090d0:	2310      	movs	r3, #16
 80090d2:	76fb      	strb	r3, [r7, #27]
 80090d4:	bf00      	nop
 80090d6:	e0db      	b.n	8009290 <UART_SetConfig+0x284>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a87      	ldr	r2, [pc, #540]	; (80092fc <UART_SetConfig+0x2f0>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d134      	bne.n	800914c <UART_SetConfig+0x140>
 80090e2:	4b85      	ldr	r3, [pc, #532]	; (80092f8 <UART_SetConfig+0x2ec>)
 80090e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e8:	f003 030c 	and.w	r3, r3, #12
 80090ec:	2b0c      	cmp	r3, #12
 80090ee:	d829      	bhi.n	8009144 <UART_SetConfig+0x138>
 80090f0:	a201      	add	r2, pc, #4	; (adr r2, 80090f8 <UART_SetConfig+0xec>)
 80090f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f6:	bf00      	nop
 80090f8:	0800912d 	.word	0x0800912d
 80090fc:	08009145 	.word	0x08009145
 8009100:	08009145 	.word	0x08009145
 8009104:	08009145 	.word	0x08009145
 8009108:	08009139 	.word	0x08009139
 800910c:	08009145 	.word	0x08009145
 8009110:	08009145 	.word	0x08009145
 8009114:	08009145 	.word	0x08009145
 8009118:	08009133 	.word	0x08009133
 800911c:	08009145 	.word	0x08009145
 8009120:	08009145 	.word	0x08009145
 8009124:	08009145 	.word	0x08009145
 8009128:	0800913f 	.word	0x0800913f
 800912c:	2300      	movs	r3, #0
 800912e:	76fb      	strb	r3, [r7, #27]
 8009130:	e0ae      	b.n	8009290 <UART_SetConfig+0x284>
 8009132:	2302      	movs	r3, #2
 8009134:	76fb      	strb	r3, [r7, #27]
 8009136:	e0ab      	b.n	8009290 <UART_SetConfig+0x284>
 8009138:	2304      	movs	r3, #4
 800913a:	76fb      	strb	r3, [r7, #27]
 800913c:	e0a8      	b.n	8009290 <UART_SetConfig+0x284>
 800913e:	2308      	movs	r3, #8
 8009140:	76fb      	strb	r3, [r7, #27]
 8009142:	e0a5      	b.n	8009290 <UART_SetConfig+0x284>
 8009144:	2310      	movs	r3, #16
 8009146:	76fb      	strb	r3, [r7, #27]
 8009148:	bf00      	nop
 800914a:	e0a1      	b.n	8009290 <UART_SetConfig+0x284>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a6b      	ldr	r2, [pc, #428]	; (8009300 <UART_SetConfig+0x2f4>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d120      	bne.n	8009198 <UART_SetConfig+0x18c>
 8009156:	4b68      	ldr	r3, [pc, #416]	; (80092f8 <UART_SetConfig+0x2ec>)
 8009158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800915c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009160:	2b10      	cmp	r3, #16
 8009162:	d00f      	beq.n	8009184 <UART_SetConfig+0x178>
 8009164:	2b10      	cmp	r3, #16
 8009166:	d802      	bhi.n	800916e <UART_SetConfig+0x162>
 8009168:	2b00      	cmp	r3, #0
 800916a:	d005      	beq.n	8009178 <UART_SetConfig+0x16c>
 800916c:	e010      	b.n	8009190 <UART_SetConfig+0x184>
 800916e:	2b20      	cmp	r3, #32
 8009170:	d005      	beq.n	800917e <UART_SetConfig+0x172>
 8009172:	2b30      	cmp	r3, #48	; 0x30
 8009174:	d009      	beq.n	800918a <UART_SetConfig+0x17e>
 8009176:	e00b      	b.n	8009190 <UART_SetConfig+0x184>
 8009178:	2300      	movs	r3, #0
 800917a:	76fb      	strb	r3, [r7, #27]
 800917c:	e088      	b.n	8009290 <UART_SetConfig+0x284>
 800917e:	2302      	movs	r3, #2
 8009180:	76fb      	strb	r3, [r7, #27]
 8009182:	e085      	b.n	8009290 <UART_SetConfig+0x284>
 8009184:	2304      	movs	r3, #4
 8009186:	76fb      	strb	r3, [r7, #27]
 8009188:	e082      	b.n	8009290 <UART_SetConfig+0x284>
 800918a:	2308      	movs	r3, #8
 800918c:	76fb      	strb	r3, [r7, #27]
 800918e:	e07f      	b.n	8009290 <UART_SetConfig+0x284>
 8009190:	2310      	movs	r3, #16
 8009192:	76fb      	strb	r3, [r7, #27]
 8009194:	bf00      	nop
 8009196:	e07b      	b.n	8009290 <UART_SetConfig+0x284>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a59      	ldr	r2, [pc, #356]	; (8009304 <UART_SetConfig+0x2f8>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d120      	bne.n	80091e4 <UART_SetConfig+0x1d8>
 80091a2:	4b55      	ldr	r3, [pc, #340]	; (80092f8 <UART_SetConfig+0x2ec>)
 80091a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80091ac:	2b40      	cmp	r3, #64	; 0x40
 80091ae:	d00f      	beq.n	80091d0 <UART_SetConfig+0x1c4>
 80091b0:	2b40      	cmp	r3, #64	; 0x40
 80091b2:	d802      	bhi.n	80091ba <UART_SetConfig+0x1ae>
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d005      	beq.n	80091c4 <UART_SetConfig+0x1b8>
 80091b8:	e010      	b.n	80091dc <UART_SetConfig+0x1d0>
 80091ba:	2b80      	cmp	r3, #128	; 0x80
 80091bc:	d005      	beq.n	80091ca <UART_SetConfig+0x1be>
 80091be:	2bc0      	cmp	r3, #192	; 0xc0
 80091c0:	d009      	beq.n	80091d6 <UART_SetConfig+0x1ca>
 80091c2:	e00b      	b.n	80091dc <UART_SetConfig+0x1d0>
 80091c4:	2300      	movs	r3, #0
 80091c6:	76fb      	strb	r3, [r7, #27]
 80091c8:	e062      	b.n	8009290 <UART_SetConfig+0x284>
 80091ca:	2302      	movs	r3, #2
 80091cc:	76fb      	strb	r3, [r7, #27]
 80091ce:	e05f      	b.n	8009290 <UART_SetConfig+0x284>
 80091d0:	2304      	movs	r3, #4
 80091d2:	76fb      	strb	r3, [r7, #27]
 80091d4:	e05c      	b.n	8009290 <UART_SetConfig+0x284>
 80091d6:	2308      	movs	r3, #8
 80091d8:	76fb      	strb	r3, [r7, #27]
 80091da:	e059      	b.n	8009290 <UART_SetConfig+0x284>
 80091dc:	2310      	movs	r3, #16
 80091de:	76fb      	strb	r3, [r7, #27]
 80091e0:	bf00      	nop
 80091e2:	e055      	b.n	8009290 <UART_SetConfig+0x284>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a47      	ldr	r2, [pc, #284]	; (8009308 <UART_SetConfig+0x2fc>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d124      	bne.n	8009238 <UART_SetConfig+0x22c>
 80091ee:	4b42      	ldr	r3, [pc, #264]	; (80092f8 <UART_SetConfig+0x2ec>)
 80091f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80091fc:	d012      	beq.n	8009224 <UART_SetConfig+0x218>
 80091fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009202:	d802      	bhi.n	800920a <UART_SetConfig+0x1fe>
 8009204:	2b00      	cmp	r3, #0
 8009206:	d007      	beq.n	8009218 <UART_SetConfig+0x20c>
 8009208:	e012      	b.n	8009230 <UART_SetConfig+0x224>
 800920a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800920e:	d006      	beq.n	800921e <UART_SetConfig+0x212>
 8009210:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009214:	d009      	beq.n	800922a <UART_SetConfig+0x21e>
 8009216:	e00b      	b.n	8009230 <UART_SetConfig+0x224>
 8009218:	2300      	movs	r3, #0
 800921a:	76fb      	strb	r3, [r7, #27]
 800921c:	e038      	b.n	8009290 <UART_SetConfig+0x284>
 800921e:	2302      	movs	r3, #2
 8009220:	76fb      	strb	r3, [r7, #27]
 8009222:	e035      	b.n	8009290 <UART_SetConfig+0x284>
 8009224:	2304      	movs	r3, #4
 8009226:	76fb      	strb	r3, [r7, #27]
 8009228:	e032      	b.n	8009290 <UART_SetConfig+0x284>
 800922a:	2308      	movs	r3, #8
 800922c:	76fb      	strb	r3, [r7, #27]
 800922e:	e02f      	b.n	8009290 <UART_SetConfig+0x284>
 8009230:	2310      	movs	r3, #16
 8009232:	76fb      	strb	r3, [r7, #27]
 8009234:	bf00      	nop
 8009236:	e02b      	b.n	8009290 <UART_SetConfig+0x284>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a2c      	ldr	r2, [pc, #176]	; (80092f0 <UART_SetConfig+0x2e4>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d124      	bne.n	800928c <UART_SetConfig+0x280>
 8009242:	4b2d      	ldr	r3, [pc, #180]	; (80092f8 <UART_SetConfig+0x2ec>)
 8009244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009248:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800924c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009250:	d012      	beq.n	8009278 <UART_SetConfig+0x26c>
 8009252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009256:	d802      	bhi.n	800925e <UART_SetConfig+0x252>
 8009258:	2b00      	cmp	r3, #0
 800925a:	d007      	beq.n	800926c <UART_SetConfig+0x260>
 800925c:	e012      	b.n	8009284 <UART_SetConfig+0x278>
 800925e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009262:	d006      	beq.n	8009272 <UART_SetConfig+0x266>
 8009264:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009268:	d009      	beq.n	800927e <UART_SetConfig+0x272>
 800926a:	e00b      	b.n	8009284 <UART_SetConfig+0x278>
 800926c:	2300      	movs	r3, #0
 800926e:	76fb      	strb	r3, [r7, #27]
 8009270:	e00e      	b.n	8009290 <UART_SetConfig+0x284>
 8009272:	2302      	movs	r3, #2
 8009274:	76fb      	strb	r3, [r7, #27]
 8009276:	e00b      	b.n	8009290 <UART_SetConfig+0x284>
 8009278:	2304      	movs	r3, #4
 800927a:	76fb      	strb	r3, [r7, #27]
 800927c:	e008      	b.n	8009290 <UART_SetConfig+0x284>
 800927e:	2308      	movs	r3, #8
 8009280:	76fb      	strb	r3, [r7, #27]
 8009282:	e005      	b.n	8009290 <UART_SetConfig+0x284>
 8009284:	2310      	movs	r3, #16
 8009286:	76fb      	strb	r3, [r7, #27]
 8009288:	bf00      	nop
 800928a:	e001      	b.n	8009290 <UART_SetConfig+0x284>
 800928c:	2310      	movs	r3, #16
 800928e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a16      	ldr	r2, [pc, #88]	; (80092f0 <UART_SetConfig+0x2e4>)
 8009296:	4293      	cmp	r3, r2
 8009298:	f040 8087 	bne.w	80093aa <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800929c:	7efb      	ldrb	r3, [r7, #27]
 800929e:	2b08      	cmp	r3, #8
 80092a0:	d836      	bhi.n	8009310 <UART_SetConfig+0x304>
 80092a2:	a201      	add	r2, pc, #4	; (adr r2, 80092a8 <UART_SetConfig+0x29c>)
 80092a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a8:	080092cd 	.word	0x080092cd
 80092ac:	08009311 	.word	0x08009311
 80092b0:	080092d5 	.word	0x080092d5
 80092b4:	08009311 	.word	0x08009311
 80092b8:	080092db 	.word	0x080092db
 80092bc:	08009311 	.word	0x08009311
 80092c0:	08009311 	.word	0x08009311
 80092c4:	08009311 	.word	0x08009311
 80092c8:	080092e3 	.word	0x080092e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092cc:	f7fd faf4 	bl	80068b8 <HAL_RCC_GetPCLK1Freq>
 80092d0:	6178      	str	r0, [r7, #20]
        break;
 80092d2:	e022      	b.n	800931a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092d4:	4b0d      	ldr	r3, [pc, #52]	; (800930c <UART_SetConfig+0x300>)
 80092d6:	617b      	str	r3, [r7, #20]
        break;
 80092d8:	e01f      	b.n	800931a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092da:	f7fd fa57 	bl	800678c <HAL_RCC_GetSysClockFreq>
 80092de:	6178      	str	r0, [r7, #20]
        break;
 80092e0:	e01b      	b.n	800931a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092e6:	617b      	str	r3, [r7, #20]
        break;
 80092e8:	e017      	b.n	800931a <UART_SetConfig+0x30e>
 80092ea:	bf00      	nop
 80092ec:	efff69f3 	.word	0xefff69f3
 80092f0:	40008000 	.word	0x40008000
 80092f4:	40013800 	.word	0x40013800
 80092f8:	40021000 	.word	0x40021000
 80092fc:	40004400 	.word	0x40004400
 8009300:	40004800 	.word	0x40004800
 8009304:	40004c00 	.word	0x40004c00
 8009308:	40005000 	.word	0x40005000
 800930c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009310:	2300      	movs	r3, #0
 8009312:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	76bb      	strb	r3, [r7, #26]
        break;
 8009318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80f1 	beq.w	8009504 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	4613      	mov	r3, r2
 8009328:	005b      	lsls	r3, r3, #1
 800932a:	4413      	add	r3, r2
 800932c:	697a      	ldr	r2, [r7, #20]
 800932e:	429a      	cmp	r2, r3
 8009330:	d305      	bcc.n	800933e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	429a      	cmp	r2, r3
 800933c:	d902      	bls.n	8009344 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	76bb      	strb	r3, [r7, #26]
 8009342:	e0df      	b.n	8009504 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	4619      	mov	r1, r3
 8009348:	f04f 0200 	mov.w	r2, #0
 800934c:	f04f 0300 	mov.w	r3, #0
 8009350:	f04f 0400 	mov.w	r4, #0
 8009354:	0214      	lsls	r4, r2, #8
 8009356:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800935a:	020b      	lsls	r3, r1, #8
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	6852      	ldr	r2, [r2, #4]
 8009360:	0852      	lsrs	r2, r2, #1
 8009362:	4611      	mov	r1, r2
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	eb13 0b01 	adds.w	fp, r3, r1
 800936c:	eb44 0c02 	adc.w	ip, r4, r2
 8009370:	4658      	mov	r0, fp
 8009372:	4661      	mov	r1, ip
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	f04f 0400 	mov.w	r4, #0
 800937c:	461a      	mov	r2, r3
 800937e:	4623      	mov	r3, r4
 8009380:	f7f7 fb9c 	bl	8000abc <__aeabi_uldivmod>
 8009384:	4603      	mov	r3, r0
 8009386:	460c      	mov	r4, r1
 8009388:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009390:	d308      	bcc.n	80093a4 <UART_SetConfig+0x398>
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009398:	d204      	bcs.n	80093a4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	60da      	str	r2, [r3, #12]
 80093a2:	e0af      	b.n	8009504 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	76bb      	strb	r3, [r7, #26]
 80093a8:	e0ac      	b.n	8009504 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093b2:	d15b      	bne.n	800946c <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80093b4:	7efb      	ldrb	r3, [r7, #27]
 80093b6:	2b08      	cmp	r3, #8
 80093b8:	d827      	bhi.n	800940a <UART_SetConfig+0x3fe>
 80093ba:	a201      	add	r2, pc, #4	; (adr r2, 80093c0 <UART_SetConfig+0x3b4>)
 80093bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c0:	080093e5 	.word	0x080093e5
 80093c4:	080093ed 	.word	0x080093ed
 80093c8:	080093f5 	.word	0x080093f5
 80093cc:	0800940b 	.word	0x0800940b
 80093d0:	080093fb 	.word	0x080093fb
 80093d4:	0800940b 	.word	0x0800940b
 80093d8:	0800940b 	.word	0x0800940b
 80093dc:	0800940b 	.word	0x0800940b
 80093e0:	08009403 	.word	0x08009403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093e4:	f7fd fa68 	bl	80068b8 <HAL_RCC_GetPCLK1Freq>
 80093e8:	6178      	str	r0, [r7, #20]
        break;
 80093ea:	e013      	b.n	8009414 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093ec:	f7fd fa7a 	bl	80068e4 <HAL_RCC_GetPCLK2Freq>
 80093f0:	6178      	str	r0, [r7, #20]
        break;
 80093f2:	e00f      	b.n	8009414 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093f4:	4b49      	ldr	r3, [pc, #292]	; (800951c <UART_SetConfig+0x510>)
 80093f6:	617b      	str	r3, [r7, #20]
        break;
 80093f8:	e00c      	b.n	8009414 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093fa:	f7fd f9c7 	bl	800678c <HAL_RCC_GetSysClockFreq>
 80093fe:	6178      	str	r0, [r7, #20]
        break;
 8009400:	e008      	b.n	8009414 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009406:	617b      	str	r3, [r7, #20]
        break;
 8009408:	e004      	b.n	8009414 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800940a:	2300      	movs	r3, #0
 800940c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	76bb      	strb	r3, [r7, #26]
        break;
 8009412:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d074      	beq.n	8009504 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	005a      	lsls	r2, r3, #1
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	085b      	lsrs	r3, r3, #1
 8009424:	441a      	add	r2, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	fbb2 f3f3 	udiv	r3, r2, r3
 800942e:	b29b      	uxth	r3, r3
 8009430:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	2b0f      	cmp	r3, #15
 8009436:	d916      	bls.n	8009466 <UART_SetConfig+0x45a>
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800943e:	d212      	bcs.n	8009466 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	b29b      	uxth	r3, r3
 8009444:	f023 030f 	bic.w	r3, r3, #15
 8009448:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	085b      	lsrs	r3, r3, #1
 800944e:	b29b      	uxth	r3, r3
 8009450:	f003 0307 	and.w	r3, r3, #7
 8009454:	b29a      	uxth	r2, r3
 8009456:	89fb      	ldrh	r3, [r7, #14]
 8009458:	4313      	orrs	r3, r2
 800945a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	89fa      	ldrh	r2, [r7, #14]
 8009462:	60da      	str	r2, [r3, #12]
 8009464:	e04e      	b.n	8009504 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	76bb      	strb	r3, [r7, #26]
 800946a:	e04b      	b.n	8009504 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800946c:	7efb      	ldrb	r3, [r7, #27]
 800946e:	2b08      	cmp	r3, #8
 8009470:	d827      	bhi.n	80094c2 <UART_SetConfig+0x4b6>
 8009472:	a201      	add	r2, pc, #4	; (adr r2, 8009478 <UART_SetConfig+0x46c>)
 8009474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009478:	0800949d 	.word	0x0800949d
 800947c:	080094a5 	.word	0x080094a5
 8009480:	080094ad 	.word	0x080094ad
 8009484:	080094c3 	.word	0x080094c3
 8009488:	080094b3 	.word	0x080094b3
 800948c:	080094c3 	.word	0x080094c3
 8009490:	080094c3 	.word	0x080094c3
 8009494:	080094c3 	.word	0x080094c3
 8009498:	080094bb 	.word	0x080094bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800949c:	f7fd fa0c 	bl	80068b8 <HAL_RCC_GetPCLK1Freq>
 80094a0:	6178      	str	r0, [r7, #20]
        break;
 80094a2:	e013      	b.n	80094cc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094a4:	f7fd fa1e 	bl	80068e4 <HAL_RCC_GetPCLK2Freq>
 80094a8:	6178      	str	r0, [r7, #20]
        break;
 80094aa:	e00f      	b.n	80094cc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094ac:	4b1b      	ldr	r3, [pc, #108]	; (800951c <UART_SetConfig+0x510>)
 80094ae:	617b      	str	r3, [r7, #20]
        break;
 80094b0:	e00c      	b.n	80094cc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094b2:	f7fd f96b 	bl	800678c <HAL_RCC_GetSysClockFreq>
 80094b6:	6178      	str	r0, [r7, #20]
        break;
 80094b8:	e008      	b.n	80094cc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094be:	617b      	str	r3, [r7, #20]
        break;
 80094c0:	e004      	b.n	80094cc <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80094c2:	2300      	movs	r3, #0
 80094c4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	76bb      	strb	r3, [r7, #26]
        break;
 80094ca:	bf00      	nop
    }

    if (pclk != 0U)
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d018      	beq.n	8009504 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	085a      	lsrs	r2, r3, #1
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	441a      	add	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094e4:	b29b      	uxth	r3, r3
 80094e6:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	2b0f      	cmp	r3, #15
 80094ec:	d908      	bls.n	8009500 <UART_SetConfig+0x4f4>
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094f4:	d204      	bcs.n	8009500 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	60da      	str	r2, [r3, #12]
 80094fe:	e001      	b.n	8009504 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8009500:	2301      	movs	r3, #1
 8009502:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2200      	movs	r2, #0
 8009508:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8009510:	7ebb      	ldrb	r3, [r7, #26]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800951c:	00f42400 	.word	0x00f42400

08009520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00a      	beq.n	800954a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	430a      	orrs	r2, r1
 8009548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954e:	f003 0302 	and.w	r3, r3, #2
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00a      	beq.n	800956c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	430a      	orrs	r2, r1
 800956a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009570:	f003 0304 	and.w	r3, r3, #4
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00a      	beq.n	800958e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	430a      	orrs	r2, r1
 800958c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009592:	f003 0308 	and.w	r3, r3, #8
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00a      	beq.n	80095b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	430a      	orrs	r2, r1
 80095ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b4:	f003 0310 	and.w	r3, r3, #16
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d00a      	beq.n	80095d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	689b      	ldr	r3, [r3, #8]
 80095c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d6:	f003 0320 	and.w	r3, r3, #32
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d00a      	beq.n	80095f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	430a      	orrs	r2, r1
 80095f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d01a      	beq.n	8009636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	685b      	ldr	r3, [r3, #4]
 8009606:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	430a      	orrs	r2, r1
 8009614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800961e:	d10a      	bne.n	8009636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	430a      	orrs	r2, r1
 8009634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800963a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00a      	beq.n	8009658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	430a      	orrs	r2, r1
 8009656:	605a      	str	r2, [r3, #4]
  }
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b086      	sub	sp, #24
 8009668:	af02      	add	r7, sp, #8
 800966a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009672:	f7fb fa7d 	bl	8004b70 <HAL_GetTick>
 8009676:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f003 0308 	and.w	r3, r3, #8
 8009682:	2b08      	cmp	r3, #8
 8009684:	d10e      	bne.n	80096a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009686:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800968a:	9300      	str	r3, [sp, #0]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f82a 	bl	80096ee <UART_WaitOnFlagUntilTimeout>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e020      	b.n	80096e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0304 	and.w	r3, r3, #4
 80096ae:	2b04      	cmp	r3, #4
 80096b0:	d10e      	bne.n	80096d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f814 	bl	80096ee <UART_WaitOnFlagUntilTimeout>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d001      	beq.n	80096d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e00a      	b.n	80096e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2220      	movs	r2, #32
 80096d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2220      	movs	r2, #32
 80096da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b084      	sub	sp, #16
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	60f8      	str	r0, [r7, #12]
 80096f6:	60b9      	str	r1, [r7, #8]
 80096f8:	603b      	str	r3, [r7, #0]
 80096fa:	4613      	mov	r3, r2
 80096fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096fe:	e05d      	b.n	80097bc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009700:	69bb      	ldr	r3, [r7, #24]
 8009702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009706:	d059      	beq.n	80097bc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009708:	f7fb fa32 	bl	8004b70 <HAL_GetTick>
 800970c:	4602      	mov	r2, r0
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	69ba      	ldr	r2, [r7, #24]
 8009714:	429a      	cmp	r2, r3
 8009716:	d302      	bcc.n	800971e <UART_WaitOnFlagUntilTimeout+0x30>
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d11b      	bne.n	8009756 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800972c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	689a      	ldr	r2, [r3, #8]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f022 0201 	bic.w	r2, r2, #1
 800973c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2220      	movs	r2, #32
 8009742:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2220      	movs	r2, #32
 8009748:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009752:	2303      	movs	r3, #3
 8009754:	e042      	b.n	80097dc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0304 	and.w	r3, r3, #4
 8009760:	2b00      	cmp	r3, #0
 8009762:	d02b      	beq.n	80097bc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	69db      	ldr	r3, [r3, #28]
 800976a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800976e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009772:	d123      	bne.n	80097bc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800977c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800978c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	689a      	ldr	r2, [r3, #8]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f022 0201 	bic.w	r2, r2, #1
 800979c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2220      	movs	r2, #32
 80097a2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2220      	movs	r2, #32
 80097a8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2220      	movs	r2, #32
 80097ae:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2200      	movs	r2, #0
 80097b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80097b8:	2303      	movs	r3, #3
 80097ba:	e00f      	b.n	80097dc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	69da      	ldr	r2, [r3, #28]
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	4013      	ands	r3, r2
 80097c6:	68ba      	ldr	r2, [r7, #8]
 80097c8:	429a      	cmp	r2, r3
 80097ca:	bf0c      	ite	eq
 80097cc:	2301      	moveq	r3, #1
 80097ce:	2300      	movne	r3, #0
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	461a      	mov	r2, r3
 80097d4:	79fb      	ldrb	r3, [r7, #7]
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d092      	beq.n	8009700 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80097da:	2300      	movs	r3, #0
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <__errno>:
 80097e4:	4b01      	ldr	r3, [pc, #4]	; (80097ec <__errno+0x8>)
 80097e6:	6818      	ldr	r0, [r3, #0]
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	20000014 	.word	0x20000014

080097f0 <__libc_init_array>:
 80097f0:	b570      	push	{r4, r5, r6, lr}
 80097f2:	4e0d      	ldr	r6, [pc, #52]	; (8009828 <__libc_init_array+0x38>)
 80097f4:	4c0d      	ldr	r4, [pc, #52]	; (800982c <__libc_init_array+0x3c>)
 80097f6:	1ba4      	subs	r4, r4, r6
 80097f8:	10a4      	asrs	r4, r4, #2
 80097fa:	2500      	movs	r5, #0
 80097fc:	42a5      	cmp	r5, r4
 80097fe:	d109      	bne.n	8009814 <__libc_init_array+0x24>
 8009800:	4e0b      	ldr	r6, [pc, #44]	; (8009830 <__libc_init_array+0x40>)
 8009802:	4c0c      	ldr	r4, [pc, #48]	; (8009834 <__libc_init_array+0x44>)
 8009804:	f001 f9e8 	bl	800abd8 <_init>
 8009808:	1ba4      	subs	r4, r4, r6
 800980a:	10a4      	asrs	r4, r4, #2
 800980c:	2500      	movs	r5, #0
 800980e:	42a5      	cmp	r5, r4
 8009810:	d105      	bne.n	800981e <__libc_init_array+0x2e>
 8009812:	bd70      	pop	{r4, r5, r6, pc}
 8009814:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009818:	4798      	blx	r3
 800981a:	3501      	adds	r5, #1
 800981c:	e7ee      	b.n	80097fc <__libc_init_array+0xc>
 800981e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009822:	4798      	blx	r3
 8009824:	3501      	adds	r5, #1
 8009826:	e7f2      	b.n	800980e <__libc_init_array+0x1e>
 8009828:	0800b9b8 	.word	0x0800b9b8
 800982c:	0800b9b8 	.word	0x0800b9b8
 8009830:	0800b9b8 	.word	0x0800b9b8
 8009834:	0800b9c0 	.word	0x0800b9c0

08009838 <memcmp>:
 8009838:	b530      	push	{r4, r5, lr}
 800983a:	2400      	movs	r4, #0
 800983c:	42a2      	cmp	r2, r4
 800983e:	d101      	bne.n	8009844 <memcmp+0xc>
 8009840:	2000      	movs	r0, #0
 8009842:	e007      	b.n	8009854 <memcmp+0x1c>
 8009844:	5d03      	ldrb	r3, [r0, r4]
 8009846:	3401      	adds	r4, #1
 8009848:	190d      	adds	r5, r1, r4
 800984a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800984e:	42ab      	cmp	r3, r5
 8009850:	d0f4      	beq.n	800983c <memcmp+0x4>
 8009852:	1b58      	subs	r0, r3, r5
 8009854:	bd30      	pop	{r4, r5, pc}

08009856 <memcpy>:
 8009856:	b510      	push	{r4, lr}
 8009858:	1e43      	subs	r3, r0, #1
 800985a:	440a      	add	r2, r1
 800985c:	4291      	cmp	r1, r2
 800985e:	d100      	bne.n	8009862 <memcpy+0xc>
 8009860:	bd10      	pop	{r4, pc}
 8009862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800986a:	e7f7      	b.n	800985c <memcpy+0x6>

0800986c <memset>:
 800986c:	4402      	add	r2, r0
 800986e:	4603      	mov	r3, r0
 8009870:	4293      	cmp	r3, r2
 8009872:	d100      	bne.n	8009876 <memset+0xa>
 8009874:	4770      	bx	lr
 8009876:	f803 1b01 	strb.w	r1, [r3], #1
 800987a:	e7f9      	b.n	8009870 <memset+0x4>

0800987c <iprintf>:
 800987c:	b40f      	push	{r0, r1, r2, r3}
 800987e:	4b0a      	ldr	r3, [pc, #40]	; (80098a8 <iprintf+0x2c>)
 8009880:	b513      	push	{r0, r1, r4, lr}
 8009882:	681c      	ldr	r4, [r3, #0]
 8009884:	b124      	cbz	r4, 8009890 <iprintf+0x14>
 8009886:	69a3      	ldr	r3, [r4, #24]
 8009888:	b913      	cbnz	r3, 8009890 <iprintf+0x14>
 800988a:	4620      	mov	r0, r4
 800988c:	f000 fae6 	bl	8009e5c <__sinit>
 8009890:	ab05      	add	r3, sp, #20
 8009892:	9a04      	ldr	r2, [sp, #16]
 8009894:	68a1      	ldr	r1, [r4, #8]
 8009896:	9301      	str	r3, [sp, #4]
 8009898:	4620      	mov	r0, r4
 800989a:	f000 fdf9 	bl	800a490 <_vfiprintf_r>
 800989e:	b002      	add	sp, #8
 80098a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a4:	b004      	add	sp, #16
 80098a6:	4770      	bx	lr
 80098a8:	20000014 	.word	0x20000014

080098ac <_puts_r>:
 80098ac:	b570      	push	{r4, r5, r6, lr}
 80098ae:	460e      	mov	r6, r1
 80098b0:	4605      	mov	r5, r0
 80098b2:	b118      	cbz	r0, 80098bc <_puts_r+0x10>
 80098b4:	6983      	ldr	r3, [r0, #24]
 80098b6:	b90b      	cbnz	r3, 80098bc <_puts_r+0x10>
 80098b8:	f000 fad0 	bl	8009e5c <__sinit>
 80098bc:	69ab      	ldr	r3, [r5, #24]
 80098be:	68ac      	ldr	r4, [r5, #8]
 80098c0:	b913      	cbnz	r3, 80098c8 <_puts_r+0x1c>
 80098c2:	4628      	mov	r0, r5
 80098c4:	f000 faca 	bl	8009e5c <__sinit>
 80098c8:	4b23      	ldr	r3, [pc, #140]	; (8009958 <_puts_r+0xac>)
 80098ca:	429c      	cmp	r4, r3
 80098cc:	d117      	bne.n	80098fe <_puts_r+0x52>
 80098ce:	686c      	ldr	r4, [r5, #4]
 80098d0:	89a3      	ldrh	r3, [r4, #12]
 80098d2:	071b      	lsls	r3, r3, #28
 80098d4:	d51d      	bpl.n	8009912 <_puts_r+0x66>
 80098d6:	6923      	ldr	r3, [r4, #16]
 80098d8:	b1db      	cbz	r3, 8009912 <_puts_r+0x66>
 80098da:	3e01      	subs	r6, #1
 80098dc:	68a3      	ldr	r3, [r4, #8]
 80098de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80098e2:	3b01      	subs	r3, #1
 80098e4:	60a3      	str	r3, [r4, #8]
 80098e6:	b9e9      	cbnz	r1, 8009924 <_puts_r+0x78>
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	da2e      	bge.n	800994a <_puts_r+0x9e>
 80098ec:	4622      	mov	r2, r4
 80098ee:	210a      	movs	r1, #10
 80098f0:	4628      	mov	r0, r5
 80098f2:	f000 f903 	bl	8009afc <__swbuf_r>
 80098f6:	3001      	adds	r0, #1
 80098f8:	d011      	beq.n	800991e <_puts_r+0x72>
 80098fa:	200a      	movs	r0, #10
 80098fc:	e011      	b.n	8009922 <_puts_r+0x76>
 80098fe:	4b17      	ldr	r3, [pc, #92]	; (800995c <_puts_r+0xb0>)
 8009900:	429c      	cmp	r4, r3
 8009902:	d101      	bne.n	8009908 <_puts_r+0x5c>
 8009904:	68ac      	ldr	r4, [r5, #8]
 8009906:	e7e3      	b.n	80098d0 <_puts_r+0x24>
 8009908:	4b15      	ldr	r3, [pc, #84]	; (8009960 <_puts_r+0xb4>)
 800990a:	429c      	cmp	r4, r3
 800990c:	bf08      	it	eq
 800990e:	68ec      	ldreq	r4, [r5, #12]
 8009910:	e7de      	b.n	80098d0 <_puts_r+0x24>
 8009912:	4621      	mov	r1, r4
 8009914:	4628      	mov	r0, r5
 8009916:	f000 f943 	bl	8009ba0 <__swsetup_r>
 800991a:	2800      	cmp	r0, #0
 800991c:	d0dd      	beq.n	80098da <_puts_r+0x2e>
 800991e:	f04f 30ff 	mov.w	r0, #4294967295
 8009922:	bd70      	pop	{r4, r5, r6, pc}
 8009924:	2b00      	cmp	r3, #0
 8009926:	da04      	bge.n	8009932 <_puts_r+0x86>
 8009928:	69a2      	ldr	r2, [r4, #24]
 800992a:	429a      	cmp	r2, r3
 800992c:	dc06      	bgt.n	800993c <_puts_r+0x90>
 800992e:	290a      	cmp	r1, #10
 8009930:	d004      	beq.n	800993c <_puts_r+0x90>
 8009932:	6823      	ldr	r3, [r4, #0]
 8009934:	1c5a      	adds	r2, r3, #1
 8009936:	6022      	str	r2, [r4, #0]
 8009938:	7019      	strb	r1, [r3, #0]
 800993a:	e7cf      	b.n	80098dc <_puts_r+0x30>
 800993c:	4622      	mov	r2, r4
 800993e:	4628      	mov	r0, r5
 8009940:	f000 f8dc 	bl	8009afc <__swbuf_r>
 8009944:	3001      	adds	r0, #1
 8009946:	d1c9      	bne.n	80098dc <_puts_r+0x30>
 8009948:	e7e9      	b.n	800991e <_puts_r+0x72>
 800994a:	6823      	ldr	r3, [r4, #0]
 800994c:	200a      	movs	r0, #10
 800994e:	1c5a      	adds	r2, r3, #1
 8009950:	6022      	str	r2, [r4, #0]
 8009952:	7018      	strb	r0, [r3, #0]
 8009954:	e7e5      	b.n	8009922 <_puts_r+0x76>
 8009956:	bf00      	nop
 8009958:	0800b93c 	.word	0x0800b93c
 800995c:	0800b95c 	.word	0x0800b95c
 8009960:	0800b91c 	.word	0x0800b91c

08009964 <puts>:
 8009964:	4b02      	ldr	r3, [pc, #8]	; (8009970 <puts+0xc>)
 8009966:	4601      	mov	r1, r0
 8009968:	6818      	ldr	r0, [r3, #0]
 800996a:	f7ff bf9f 	b.w	80098ac <_puts_r>
 800996e:	bf00      	nop
 8009970:	20000014 	.word	0x20000014

08009974 <siprintf>:
 8009974:	b40e      	push	{r1, r2, r3}
 8009976:	b500      	push	{lr}
 8009978:	b09c      	sub	sp, #112	; 0x70
 800997a:	ab1d      	add	r3, sp, #116	; 0x74
 800997c:	9002      	str	r0, [sp, #8]
 800997e:	9006      	str	r0, [sp, #24]
 8009980:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009984:	4809      	ldr	r0, [pc, #36]	; (80099ac <siprintf+0x38>)
 8009986:	9107      	str	r1, [sp, #28]
 8009988:	9104      	str	r1, [sp, #16]
 800998a:	4909      	ldr	r1, [pc, #36]	; (80099b0 <siprintf+0x3c>)
 800998c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009990:	9105      	str	r1, [sp, #20]
 8009992:	6800      	ldr	r0, [r0, #0]
 8009994:	9301      	str	r3, [sp, #4]
 8009996:	a902      	add	r1, sp, #8
 8009998:	f000 fc58 	bl	800a24c <_svfiprintf_r>
 800999c:	9b02      	ldr	r3, [sp, #8]
 800999e:	2200      	movs	r2, #0
 80099a0:	701a      	strb	r2, [r3, #0]
 80099a2:	b01c      	add	sp, #112	; 0x70
 80099a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80099a8:	b003      	add	sp, #12
 80099aa:	4770      	bx	lr
 80099ac:	20000014 	.word	0x20000014
 80099b0:	ffff0208 	.word	0xffff0208

080099b4 <strcat>:
 80099b4:	b510      	push	{r4, lr}
 80099b6:	4603      	mov	r3, r0
 80099b8:	781a      	ldrb	r2, [r3, #0]
 80099ba:	1c5c      	adds	r4, r3, #1
 80099bc:	b93a      	cbnz	r2, 80099ce <strcat+0x1a>
 80099be:	3b01      	subs	r3, #1
 80099c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099c4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099c8:	2a00      	cmp	r2, #0
 80099ca:	d1f9      	bne.n	80099c0 <strcat+0xc>
 80099cc:	bd10      	pop	{r4, pc}
 80099ce:	4623      	mov	r3, r4
 80099d0:	e7f2      	b.n	80099b8 <strcat+0x4>

080099d2 <strncmp>:
 80099d2:	b510      	push	{r4, lr}
 80099d4:	b16a      	cbz	r2, 80099f2 <strncmp+0x20>
 80099d6:	3901      	subs	r1, #1
 80099d8:	1884      	adds	r4, r0, r2
 80099da:	f810 3b01 	ldrb.w	r3, [r0], #1
 80099de:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d103      	bne.n	80099ee <strncmp+0x1c>
 80099e6:	42a0      	cmp	r0, r4
 80099e8:	d001      	beq.n	80099ee <strncmp+0x1c>
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1f5      	bne.n	80099da <strncmp+0x8>
 80099ee:	1a98      	subs	r0, r3, r2
 80099f0:	bd10      	pop	{r4, pc}
 80099f2:	4610      	mov	r0, r2
 80099f4:	e7fc      	b.n	80099f0 <strncmp+0x1e>

080099f6 <strncpy>:
 80099f6:	b570      	push	{r4, r5, r6, lr}
 80099f8:	3901      	subs	r1, #1
 80099fa:	4604      	mov	r4, r0
 80099fc:	b902      	cbnz	r2, 8009a00 <strncpy+0xa>
 80099fe:	bd70      	pop	{r4, r5, r6, pc}
 8009a00:	4623      	mov	r3, r4
 8009a02:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8009a06:	f803 5b01 	strb.w	r5, [r3], #1
 8009a0a:	1e56      	subs	r6, r2, #1
 8009a0c:	b92d      	cbnz	r5, 8009a1a <strncpy+0x24>
 8009a0e:	4414      	add	r4, r2
 8009a10:	42a3      	cmp	r3, r4
 8009a12:	d0f4      	beq.n	80099fe <strncpy+0x8>
 8009a14:	f803 5b01 	strb.w	r5, [r3], #1
 8009a18:	e7fa      	b.n	8009a10 <strncpy+0x1a>
 8009a1a:	461c      	mov	r4, r3
 8009a1c:	4632      	mov	r2, r6
 8009a1e:	e7ed      	b.n	80099fc <strncpy+0x6>

08009a20 <strstr>:
 8009a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a22:	7803      	ldrb	r3, [r0, #0]
 8009a24:	b17b      	cbz	r3, 8009a46 <strstr+0x26>
 8009a26:	4604      	mov	r4, r0
 8009a28:	7823      	ldrb	r3, [r4, #0]
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	1c66      	adds	r6, r4, #1
 8009a2e:	b17b      	cbz	r3, 8009a50 <strstr+0x30>
 8009a30:	1e4a      	subs	r2, r1, #1
 8009a32:	1e63      	subs	r3, r4, #1
 8009a34:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8009a38:	b14d      	cbz	r5, 8009a4e <strstr+0x2e>
 8009a3a:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009a3e:	42af      	cmp	r7, r5
 8009a40:	4634      	mov	r4, r6
 8009a42:	d0f7      	beq.n	8009a34 <strstr+0x14>
 8009a44:	e7f0      	b.n	8009a28 <strstr+0x8>
 8009a46:	780b      	ldrb	r3, [r1, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	bf18      	it	ne
 8009a4c:	2000      	movne	r0, #0
 8009a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a50:	4618      	mov	r0, r3
 8009a52:	e7fc      	b.n	8009a4e <strstr+0x2e>

08009a54 <strtok>:
 8009a54:	4b13      	ldr	r3, [pc, #76]	; (8009aa4 <strtok+0x50>)
 8009a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a5a:	681d      	ldr	r5, [r3, #0]
 8009a5c:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8009a5e:	4606      	mov	r6, r0
 8009a60:	460f      	mov	r7, r1
 8009a62:	b9b4      	cbnz	r4, 8009a92 <strtok+0x3e>
 8009a64:	2050      	movs	r0, #80	; 0x50
 8009a66:	f000 fae7 	bl	800a038 <malloc>
 8009a6a:	65a8      	str	r0, [r5, #88]	; 0x58
 8009a6c:	e9c0 4400 	strd	r4, r4, [r0]
 8009a70:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009a74:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009a78:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009a7c:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009a80:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009a84:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009a88:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009a8c:	6184      	str	r4, [r0, #24]
 8009a8e:	7704      	strb	r4, [r0, #28]
 8009a90:	6244      	str	r4, [r0, #36]	; 0x24
 8009a92:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8009a94:	4639      	mov	r1, r7
 8009a96:	4630      	mov	r0, r6
 8009a98:	2301      	movs	r3, #1
 8009a9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a9e:	f000 b803 	b.w	8009aa8 <__strtok_r>
 8009aa2:	bf00      	nop
 8009aa4:	20000014 	.word	0x20000014

08009aa8 <__strtok_r>:
 8009aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009aaa:	b918      	cbnz	r0, 8009ab4 <__strtok_r+0xc>
 8009aac:	6810      	ldr	r0, [r2, #0]
 8009aae:	b908      	cbnz	r0, 8009ab4 <__strtok_r+0xc>
 8009ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	460f      	mov	r7, r1
 8009ab8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009abc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009ac0:	b91e      	cbnz	r6, 8009aca <__strtok_r+0x22>
 8009ac2:	b96d      	cbnz	r5, 8009ae0 <__strtok_r+0x38>
 8009ac4:	6015      	str	r5, [r2, #0]
 8009ac6:	4628      	mov	r0, r5
 8009ac8:	e7f2      	b.n	8009ab0 <__strtok_r+0x8>
 8009aca:	42b5      	cmp	r5, r6
 8009acc:	d1f6      	bne.n	8009abc <__strtok_r+0x14>
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1ef      	bne.n	8009ab2 <__strtok_r+0xa>
 8009ad2:	6014      	str	r4, [r2, #0]
 8009ad4:	7003      	strb	r3, [r0, #0]
 8009ad6:	e7eb      	b.n	8009ab0 <__strtok_r+0x8>
 8009ad8:	462b      	mov	r3, r5
 8009ada:	e00d      	b.n	8009af8 <__strtok_r+0x50>
 8009adc:	b926      	cbnz	r6, 8009ae8 <__strtok_r+0x40>
 8009ade:	461c      	mov	r4, r3
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	460f      	mov	r7, r1
 8009ae4:	f813 5b01 	ldrb.w	r5, [r3], #1
 8009ae8:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009aec:	42b5      	cmp	r5, r6
 8009aee:	d1f5      	bne.n	8009adc <__strtok_r+0x34>
 8009af0:	2d00      	cmp	r5, #0
 8009af2:	d0f1      	beq.n	8009ad8 <__strtok_r+0x30>
 8009af4:	2100      	movs	r1, #0
 8009af6:	7021      	strb	r1, [r4, #0]
 8009af8:	6013      	str	r3, [r2, #0]
 8009afa:	e7d9      	b.n	8009ab0 <__strtok_r+0x8>

08009afc <__swbuf_r>:
 8009afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009afe:	460e      	mov	r6, r1
 8009b00:	4614      	mov	r4, r2
 8009b02:	4605      	mov	r5, r0
 8009b04:	b118      	cbz	r0, 8009b0e <__swbuf_r+0x12>
 8009b06:	6983      	ldr	r3, [r0, #24]
 8009b08:	b90b      	cbnz	r3, 8009b0e <__swbuf_r+0x12>
 8009b0a:	f000 f9a7 	bl	8009e5c <__sinit>
 8009b0e:	4b21      	ldr	r3, [pc, #132]	; (8009b94 <__swbuf_r+0x98>)
 8009b10:	429c      	cmp	r4, r3
 8009b12:	d12a      	bne.n	8009b6a <__swbuf_r+0x6e>
 8009b14:	686c      	ldr	r4, [r5, #4]
 8009b16:	69a3      	ldr	r3, [r4, #24]
 8009b18:	60a3      	str	r3, [r4, #8]
 8009b1a:	89a3      	ldrh	r3, [r4, #12]
 8009b1c:	071a      	lsls	r2, r3, #28
 8009b1e:	d52e      	bpl.n	8009b7e <__swbuf_r+0x82>
 8009b20:	6923      	ldr	r3, [r4, #16]
 8009b22:	b363      	cbz	r3, 8009b7e <__swbuf_r+0x82>
 8009b24:	6923      	ldr	r3, [r4, #16]
 8009b26:	6820      	ldr	r0, [r4, #0]
 8009b28:	1ac0      	subs	r0, r0, r3
 8009b2a:	6963      	ldr	r3, [r4, #20]
 8009b2c:	b2f6      	uxtb	r6, r6
 8009b2e:	4283      	cmp	r3, r0
 8009b30:	4637      	mov	r7, r6
 8009b32:	dc04      	bgt.n	8009b3e <__swbuf_r+0x42>
 8009b34:	4621      	mov	r1, r4
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 f926 	bl	8009d88 <_fflush_r>
 8009b3c:	bb28      	cbnz	r0, 8009b8a <__swbuf_r+0x8e>
 8009b3e:	68a3      	ldr	r3, [r4, #8]
 8009b40:	3b01      	subs	r3, #1
 8009b42:	60a3      	str	r3, [r4, #8]
 8009b44:	6823      	ldr	r3, [r4, #0]
 8009b46:	1c5a      	adds	r2, r3, #1
 8009b48:	6022      	str	r2, [r4, #0]
 8009b4a:	701e      	strb	r6, [r3, #0]
 8009b4c:	6963      	ldr	r3, [r4, #20]
 8009b4e:	3001      	adds	r0, #1
 8009b50:	4283      	cmp	r3, r0
 8009b52:	d004      	beq.n	8009b5e <__swbuf_r+0x62>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	07db      	lsls	r3, r3, #31
 8009b58:	d519      	bpl.n	8009b8e <__swbuf_r+0x92>
 8009b5a:	2e0a      	cmp	r6, #10
 8009b5c:	d117      	bne.n	8009b8e <__swbuf_r+0x92>
 8009b5e:	4621      	mov	r1, r4
 8009b60:	4628      	mov	r0, r5
 8009b62:	f000 f911 	bl	8009d88 <_fflush_r>
 8009b66:	b190      	cbz	r0, 8009b8e <__swbuf_r+0x92>
 8009b68:	e00f      	b.n	8009b8a <__swbuf_r+0x8e>
 8009b6a:	4b0b      	ldr	r3, [pc, #44]	; (8009b98 <__swbuf_r+0x9c>)
 8009b6c:	429c      	cmp	r4, r3
 8009b6e:	d101      	bne.n	8009b74 <__swbuf_r+0x78>
 8009b70:	68ac      	ldr	r4, [r5, #8]
 8009b72:	e7d0      	b.n	8009b16 <__swbuf_r+0x1a>
 8009b74:	4b09      	ldr	r3, [pc, #36]	; (8009b9c <__swbuf_r+0xa0>)
 8009b76:	429c      	cmp	r4, r3
 8009b78:	bf08      	it	eq
 8009b7a:	68ec      	ldreq	r4, [r5, #12]
 8009b7c:	e7cb      	b.n	8009b16 <__swbuf_r+0x1a>
 8009b7e:	4621      	mov	r1, r4
 8009b80:	4628      	mov	r0, r5
 8009b82:	f000 f80d 	bl	8009ba0 <__swsetup_r>
 8009b86:	2800      	cmp	r0, #0
 8009b88:	d0cc      	beq.n	8009b24 <__swbuf_r+0x28>
 8009b8a:	f04f 37ff 	mov.w	r7, #4294967295
 8009b8e:	4638      	mov	r0, r7
 8009b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b92:	bf00      	nop
 8009b94:	0800b93c 	.word	0x0800b93c
 8009b98:	0800b95c 	.word	0x0800b95c
 8009b9c:	0800b91c 	.word	0x0800b91c

08009ba0 <__swsetup_r>:
 8009ba0:	4b32      	ldr	r3, [pc, #200]	; (8009c6c <__swsetup_r+0xcc>)
 8009ba2:	b570      	push	{r4, r5, r6, lr}
 8009ba4:	681d      	ldr	r5, [r3, #0]
 8009ba6:	4606      	mov	r6, r0
 8009ba8:	460c      	mov	r4, r1
 8009baa:	b125      	cbz	r5, 8009bb6 <__swsetup_r+0x16>
 8009bac:	69ab      	ldr	r3, [r5, #24]
 8009bae:	b913      	cbnz	r3, 8009bb6 <__swsetup_r+0x16>
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	f000 f953 	bl	8009e5c <__sinit>
 8009bb6:	4b2e      	ldr	r3, [pc, #184]	; (8009c70 <__swsetup_r+0xd0>)
 8009bb8:	429c      	cmp	r4, r3
 8009bba:	d10f      	bne.n	8009bdc <__swsetup_r+0x3c>
 8009bbc:	686c      	ldr	r4, [r5, #4]
 8009bbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bc2:	b29a      	uxth	r2, r3
 8009bc4:	0715      	lsls	r5, r2, #28
 8009bc6:	d42c      	bmi.n	8009c22 <__swsetup_r+0x82>
 8009bc8:	06d0      	lsls	r0, r2, #27
 8009bca:	d411      	bmi.n	8009bf0 <__swsetup_r+0x50>
 8009bcc:	2209      	movs	r2, #9
 8009bce:	6032      	str	r2, [r6, #0]
 8009bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bd4:	81a3      	strh	r3, [r4, #12]
 8009bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bda:	e03e      	b.n	8009c5a <__swsetup_r+0xba>
 8009bdc:	4b25      	ldr	r3, [pc, #148]	; (8009c74 <__swsetup_r+0xd4>)
 8009bde:	429c      	cmp	r4, r3
 8009be0:	d101      	bne.n	8009be6 <__swsetup_r+0x46>
 8009be2:	68ac      	ldr	r4, [r5, #8]
 8009be4:	e7eb      	b.n	8009bbe <__swsetup_r+0x1e>
 8009be6:	4b24      	ldr	r3, [pc, #144]	; (8009c78 <__swsetup_r+0xd8>)
 8009be8:	429c      	cmp	r4, r3
 8009bea:	bf08      	it	eq
 8009bec:	68ec      	ldreq	r4, [r5, #12]
 8009bee:	e7e6      	b.n	8009bbe <__swsetup_r+0x1e>
 8009bf0:	0751      	lsls	r1, r2, #29
 8009bf2:	d512      	bpl.n	8009c1a <__swsetup_r+0x7a>
 8009bf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bf6:	b141      	cbz	r1, 8009c0a <__swsetup_r+0x6a>
 8009bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bfc:	4299      	cmp	r1, r3
 8009bfe:	d002      	beq.n	8009c06 <__swsetup_r+0x66>
 8009c00:	4630      	mov	r0, r6
 8009c02:	f000 fa21 	bl	800a048 <_free_r>
 8009c06:	2300      	movs	r3, #0
 8009c08:	6363      	str	r3, [r4, #52]	; 0x34
 8009c0a:	89a3      	ldrh	r3, [r4, #12]
 8009c0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c10:	81a3      	strh	r3, [r4, #12]
 8009c12:	2300      	movs	r3, #0
 8009c14:	6063      	str	r3, [r4, #4]
 8009c16:	6923      	ldr	r3, [r4, #16]
 8009c18:	6023      	str	r3, [r4, #0]
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f043 0308 	orr.w	r3, r3, #8
 8009c20:	81a3      	strh	r3, [r4, #12]
 8009c22:	6923      	ldr	r3, [r4, #16]
 8009c24:	b94b      	cbnz	r3, 8009c3a <__swsetup_r+0x9a>
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c30:	d003      	beq.n	8009c3a <__swsetup_r+0x9a>
 8009c32:	4621      	mov	r1, r4
 8009c34:	4630      	mov	r0, r6
 8009c36:	f000 f9bf 	bl	8009fb8 <__smakebuf_r>
 8009c3a:	89a2      	ldrh	r2, [r4, #12]
 8009c3c:	f012 0301 	ands.w	r3, r2, #1
 8009c40:	d00c      	beq.n	8009c5c <__swsetup_r+0xbc>
 8009c42:	2300      	movs	r3, #0
 8009c44:	60a3      	str	r3, [r4, #8]
 8009c46:	6963      	ldr	r3, [r4, #20]
 8009c48:	425b      	negs	r3, r3
 8009c4a:	61a3      	str	r3, [r4, #24]
 8009c4c:	6923      	ldr	r3, [r4, #16]
 8009c4e:	b953      	cbnz	r3, 8009c66 <__swsetup_r+0xc6>
 8009c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c54:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009c58:	d1ba      	bne.n	8009bd0 <__swsetup_r+0x30>
 8009c5a:	bd70      	pop	{r4, r5, r6, pc}
 8009c5c:	0792      	lsls	r2, r2, #30
 8009c5e:	bf58      	it	pl
 8009c60:	6963      	ldrpl	r3, [r4, #20]
 8009c62:	60a3      	str	r3, [r4, #8]
 8009c64:	e7f2      	b.n	8009c4c <__swsetup_r+0xac>
 8009c66:	2000      	movs	r0, #0
 8009c68:	e7f7      	b.n	8009c5a <__swsetup_r+0xba>
 8009c6a:	bf00      	nop
 8009c6c:	20000014 	.word	0x20000014
 8009c70:	0800b93c 	.word	0x0800b93c
 8009c74:	0800b95c 	.word	0x0800b95c
 8009c78:	0800b91c 	.word	0x0800b91c

08009c7c <__sflush_r>:
 8009c7c:	898a      	ldrh	r2, [r1, #12]
 8009c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c82:	4605      	mov	r5, r0
 8009c84:	0710      	lsls	r0, r2, #28
 8009c86:	460c      	mov	r4, r1
 8009c88:	d458      	bmi.n	8009d3c <__sflush_r+0xc0>
 8009c8a:	684b      	ldr	r3, [r1, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	dc05      	bgt.n	8009c9c <__sflush_r+0x20>
 8009c90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	dc02      	bgt.n	8009c9c <__sflush_r+0x20>
 8009c96:	2000      	movs	r0, #0
 8009c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c9e:	2e00      	cmp	r6, #0
 8009ca0:	d0f9      	beq.n	8009c96 <__sflush_r+0x1a>
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ca8:	682f      	ldr	r7, [r5, #0]
 8009caa:	6a21      	ldr	r1, [r4, #32]
 8009cac:	602b      	str	r3, [r5, #0]
 8009cae:	d032      	beq.n	8009d16 <__sflush_r+0x9a>
 8009cb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009cb2:	89a3      	ldrh	r3, [r4, #12]
 8009cb4:	075a      	lsls	r2, r3, #29
 8009cb6:	d505      	bpl.n	8009cc4 <__sflush_r+0x48>
 8009cb8:	6863      	ldr	r3, [r4, #4]
 8009cba:	1ac0      	subs	r0, r0, r3
 8009cbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cbe:	b10b      	cbz	r3, 8009cc4 <__sflush_r+0x48>
 8009cc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009cc2:	1ac0      	subs	r0, r0, r3
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cca:	6a21      	ldr	r1, [r4, #32]
 8009ccc:	4628      	mov	r0, r5
 8009cce:	47b0      	blx	r6
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	89a3      	ldrh	r3, [r4, #12]
 8009cd4:	d106      	bne.n	8009ce4 <__sflush_r+0x68>
 8009cd6:	6829      	ldr	r1, [r5, #0]
 8009cd8:	291d      	cmp	r1, #29
 8009cda:	d848      	bhi.n	8009d6e <__sflush_r+0xf2>
 8009cdc:	4a29      	ldr	r2, [pc, #164]	; (8009d84 <__sflush_r+0x108>)
 8009cde:	40ca      	lsrs	r2, r1
 8009ce0:	07d6      	lsls	r6, r2, #31
 8009ce2:	d544      	bpl.n	8009d6e <__sflush_r+0xf2>
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	6062      	str	r2, [r4, #4]
 8009ce8:	04d9      	lsls	r1, r3, #19
 8009cea:	6922      	ldr	r2, [r4, #16]
 8009cec:	6022      	str	r2, [r4, #0]
 8009cee:	d504      	bpl.n	8009cfa <__sflush_r+0x7e>
 8009cf0:	1c42      	adds	r2, r0, #1
 8009cf2:	d101      	bne.n	8009cf8 <__sflush_r+0x7c>
 8009cf4:	682b      	ldr	r3, [r5, #0]
 8009cf6:	b903      	cbnz	r3, 8009cfa <__sflush_r+0x7e>
 8009cf8:	6560      	str	r0, [r4, #84]	; 0x54
 8009cfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cfc:	602f      	str	r7, [r5, #0]
 8009cfe:	2900      	cmp	r1, #0
 8009d00:	d0c9      	beq.n	8009c96 <__sflush_r+0x1a>
 8009d02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d06:	4299      	cmp	r1, r3
 8009d08:	d002      	beq.n	8009d10 <__sflush_r+0x94>
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 f99c 	bl	800a048 <_free_r>
 8009d10:	2000      	movs	r0, #0
 8009d12:	6360      	str	r0, [r4, #52]	; 0x34
 8009d14:	e7c0      	b.n	8009c98 <__sflush_r+0x1c>
 8009d16:	2301      	movs	r3, #1
 8009d18:	4628      	mov	r0, r5
 8009d1a:	47b0      	blx	r6
 8009d1c:	1c41      	adds	r1, r0, #1
 8009d1e:	d1c8      	bne.n	8009cb2 <__sflush_r+0x36>
 8009d20:	682b      	ldr	r3, [r5, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d0c5      	beq.n	8009cb2 <__sflush_r+0x36>
 8009d26:	2b1d      	cmp	r3, #29
 8009d28:	d001      	beq.n	8009d2e <__sflush_r+0xb2>
 8009d2a:	2b16      	cmp	r3, #22
 8009d2c:	d101      	bne.n	8009d32 <__sflush_r+0xb6>
 8009d2e:	602f      	str	r7, [r5, #0]
 8009d30:	e7b1      	b.n	8009c96 <__sflush_r+0x1a>
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d38:	81a3      	strh	r3, [r4, #12]
 8009d3a:	e7ad      	b.n	8009c98 <__sflush_r+0x1c>
 8009d3c:	690f      	ldr	r7, [r1, #16]
 8009d3e:	2f00      	cmp	r7, #0
 8009d40:	d0a9      	beq.n	8009c96 <__sflush_r+0x1a>
 8009d42:	0793      	lsls	r3, r2, #30
 8009d44:	680e      	ldr	r6, [r1, #0]
 8009d46:	bf08      	it	eq
 8009d48:	694b      	ldreq	r3, [r1, #20]
 8009d4a:	600f      	str	r7, [r1, #0]
 8009d4c:	bf18      	it	ne
 8009d4e:	2300      	movne	r3, #0
 8009d50:	eba6 0807 	sub.w	r8, r6, r7
 8009d54:	608b      	str	r3, [r1, #8]
 8009d56:	f1b8 0f00 	cmp.w	r8, #0
 8009d5a:	dd9c      	ble.n	8009c96 <__sflush_r+0x1a>
 8009d5c:	4643      	mov	r3, r8
 8009d5e:	463a      	mov	r2, r7
 8009d60:	6a21      	ldr	r1, [r4, #32]
 8009d62:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d64:	4628      	mov	r0, r5
 8009d66:	47b0      	blx	r6
 8009d68:	2800      	cmp	r0, #0
 8009d6a:	dc06      	bgt.n	8009d7a <__sflush_r+0xfe>
 8009d6c:	89a3      	ldrh	r3, [r4, #12]
 8009d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d72:	81a3      	strh	r3, [r4, #12]
 8009d74:	f04f 30ff 	mov.w	r0, #4294967295
 8009d78:	e78e      	b.n	8009c98 <__sflush_r+0x1c>
 8009d7a:	4407      	add	r7, r0
 8009d7c:	eba8 0800 	sub.w	r8, r8, r0
 8009d80:	e7e9      	b.n	8009d56 <__sflush_r+0xda>
 8009d82:	bf00      	nop
 8009d84:	20400001 	.word	0x20400001

08009d88 <_fflush_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	690b      	ldr	r3, [r1, #16]
 8009d8c:	4605      	mov	r5, r0
 8009d8e:	460c      	mov	r4, r1
 8009d90:	b1db      	cbz	r3, 8009dca <_fflush_r+0x42>
 8009d92:	b118      	cbz	r0, 8009d9c <_fflush_r+0x14>
 8009d94:	6983      	ldr	r3, [r0, #24]
 8009d96:	b90b      	cbnz	r3, 8009d9c <_fflush_r+0x14>
 8009d98:	f000 f860 	bl	8009e5c <__sinit>
 8009d9c:	4b0c      	ldr	r3, [pc, #48]	; (8009dd0 <_fflush_r+0x48>)
 8009d9e:	429c      	cmp	r4, r3
 8009da0:	d109      	bne.n	8009db6 <_fflush_r+0x2e>
 8009da2:	686c      	ldr	r4, [r5, #4]
 8009da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009da8:	b17b      	cbz	r3, 8009dca <_fflush_r+0x42>
 8009daa:	4621      	mov	r1, r4
 8009dac:	4628      	mov	r0, r5
 8009dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009db2:	f7ff bf63 	b.w	8009c7c <__sflush_r>
 8009db6:	4b07      	ldr	r3, [pc, #28]	; (8009dd4 <_fflush_r+0x4c>)
 8009db8:	429c      	cmp	r4, r3
 8009dba:	d101      	bne.n	8009dc0 <_fflush_r+0x38>
 8009dbc:	68ac      	ldr	r4, [r5, #8]
 8009dbe:	e7f1      	b.n	8009da4 <_fflush_r+0x1c>
 8009dc0:	4b05      	ldr	r3, [pc, #20]	; (8009dd8 <_fflush_r+0x50>)
 8009dc2:	429c      	cmp	r4, r3
 8009dc4:	bf08      	it	eq
 8009dc6:	68ec      	ldreq	r4, [r5, #12]
 8009dc8:	e7ec      	b.n	8009da4 <_fflush_r+0x1c>
 8009dca:	2000      	movs	r0, #0
 8009dcc:	bd38      	pop	{r3, r4, r5, pc}
 8009dce:	bf00      	nop
 8009dd0:	0800b93c 	.word	0x0800b93c
 8009dd4:	0800b95c 	.word	0x0800b95c
 8009dd8:	0800b91c 	.word	0x0800b91c

08009ddc <std>:
 8009ddc:	2300      	movs	r3, #0
 8009dde:	b510      	push	{r4, lr}
 8009de0:	4604      	mov	r4, r0
 8009de2:	e9c0 3300 	strd	r3, r3, [r0]
 8009de6:	6083      	str	r3, [r0, #8]
 8009de8:	8181      	strh	r1, [r0, #12]
 8009dea:	6643      	str	r3, [r0, #100]	; 0x64
 8009dec:	81c2      	strh	r2, [r0, #14]
 8009dee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009df2:	6183      	str	r3, [r0, #24]
 8009df4:	4619      	mov	r1, r3
 8009df6:	2208      	movs	r2, #8
 8009df8:	305c      	adds	r0, #92	; 0x5c
 8009dfa:	f7ff fd37 	bl	800986c <memset>
 8009dfe:	4b05      	ldr	r3, [pc, #20]	; (8009e14 <std+0x38>)
 8009e00:	6263      	str	r3, [r4, #36]	; 0x24
 8009e02:	4b05      	ldr	r3, [pc, #20]	; (8009e18 <std+0x3c>)
 8009e04:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e06:	4b05      	ldr	r3, [pc, #20]	; (8009e1c <std+0x40>)
 8009e08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e0a:	4b05      	ldr	r3, [pc, #20]	; (8009e20 <std+0x44>)
 8009e0c:	6224      	str	r4, [r4, #32]
 8009e0e:	6323      	str	r3, [r4, #48]	; 0x30
 8009e10:	bd10      	pop	{r4, pc}
 8009e12:	bf00      	nop
 8009e14:	0800a9ed 	.word	0x0800a9ed
 8009e18:	0800aa0f 	.word	0x0800aa0f
 8009e1c:	0800aa47 	.word	0x0800aa47
 8009e20:	0800aa6b 	.word	0x0800aa6b

08009e24 <_cleanup_r>:
 8009e24:	4901      	ldr	r1, [pc, #4]	; (8009e2c <_cleanup_r+0x8>)
 8009e26:	f000 b885 	b.w	8009f34 <_fwalk_reent>
 8009e2a:	bf00      	nop
 8009e2c:	08009d89 	.word	0x08009d89

08009e30 <__sfmoreglue>:
 8009e30:	b570      	push	{r4, r5, r6, lr}
 8009e32:	1e4a      	subs	r2, r1, #1
 8009e34:	2568      	movs	r5, #104	; 0x68
 8009e36:	4355      	muls	r5, r2
 8009e38:	460e      	mov	r6, r1
 8009e3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009e3e:	f000 f951 	bl	800a0e4 <_malloc_r>
 8009e42:	4604      	mov	r4, r0
 8009e44:	b140      	cbz	r0, 8009e58 <__sfmoreglue+0x28>
 8009e46:	2100      	movs	r1, #0
 8009e48:	e9c0 1600 	strd	r1, r6, [r0]
 8009e4c:	300c      	adds	r0, #12
 8009e4e:	60a0      	str	r0, [r4, #8]
 8009e50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009e54:	f7ff fd0a 	bl	800986c <memset>
 8009e58:	4620      	mov	r0, r4
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}

08009e5c <__sinit>:
 8009e5c:	6983      	ldr	r3, [r0, #24]
 8009e5e:	b510      	push	{r4, lr}
 8009e60:	4604      	mov	r4, r0
 8009e62:	bb33      	cbnz	r3, 8009eb2 <__sinit+0x56>
 8009e64:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009e68:	6503      	str	r3, [r0, #80]	; 0x50
 8009e6a:	4b12      	ldr	r3, [pc, #72]	; (8009eb4 <__sinit+0x58>)
 8009e6c:	4a12      	ldr	r2, [pc, #72]	; (8009eb8 <__sinit+0x5c>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	6282      	str	r2, [r0, #40]	; 0x28
 8009e72:	4298      	cmp	r0, r3
 8009e74:	bf04      	itt	eq
 8009e76:	2301      	moveq	r3, #1
 8009e78:	6183      	streq	r3, [r0, #24]
 8009e7a:	f000 f81f 	bl	8009ebc <__sfp>
 8009e7e:	6060      	str	r0, [r4, #4]
 8009e80:	4620      	mov	r0, r4
 8009e82:	f000 f81b 	bl	8009ebc <__sfp>
 8009e86:	60a0      	str	r0, [r4, #8]
 8009e88:	4620      	mov	r0, r4
 8009e8a:	f000 f817 	bl	8009ebc <__sfp>
 8009e8e:	2200      	movs	r2, #0
 8009e90:	60e0      	str	r0, [r4, #12]
 8009e92:	2104      	movs	r1, #4
 8009e94:	6860      	ldr	r0, [r4, #4]
 8009e96:	f7ff ffa1 	bl	8009ddc <std>
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	2109      	movs	r1, #9
 8009e9e:	68a0      	ldr	r0, [r4, #8]
 8009ea0:	f7ff ff9c 	bl	8009ddc <std>
 8009ea4:	2202      	movs	r2, #2
 8009ea6:	2112      	movs	r1, #18
 8009ea8:	68e0      	ldr	r0, [r4, #12]
 8009eaa:	f7ff ff97 	bl	8009ddc <std>
 8009eae:	2301      	movs	r3, #1
 8009eb0:	61a3      	str	r3, [r4, #24]
 8009eb2:	bd10      	pop	{r4, pc}
 8009eb4:	0800b918 	.word	0x0800b918
 8009eb8:	08009e25 	.word	0x08009e25

08009ebc <__sfp>:
 8009ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebe:	4b1b      	ldr	r3, [pc, #108]	; (8009f2c <__sfp+0x70>)
 8009ec0:	681e      	ldr	r6, [r3, #0]
 8009ec2:	69b3      	ldr	r3, [r6, #24]
 8009ec4:	4607      	mov	r7, r0
 8009ec6:	b913      	cbnz	r3, 8009ece <__sfp+0x12>
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f7ff ffc7 	bl	8009e5c <__sinit>
 8009ece:	3648      	adds	r6, #72	; 0x48
 8009ed0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	d503      	bpl.n	8009ee0 <__sfp+0x24>
 8009ed8:	6833      	ldr	r3, [r6, #0]
 8009eda:	b133      	cbz	r3, 8009eea <__sfp+0x2e>
 8009edc:	6836      	ldr	r6, [r6, #0]
 8009ede:	e7f7      	b.n	8009ed0 <__sfp+0x14>
 8009ee0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ee4:	b16d      	cbz	r5, 8009f02 <__sfp+0x46>
 8009ee6:	3468      	adds	r4, #104	; 0x68
 8009ee8:	e7f4      	b.n	8009ed4 <__sfp+0x18>
 8009eea:	2104      	movs	r1, #4
 8009eec:	4638      	mov	r0, r7
 8009eee:	f7ff ff9f 	bl	8009e30 <__sfmoreglue>
 8009ef2:	6030      	str	r0, [r6, #0]
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d1f1      	bne.n	8009edc <__sfp+0x20>
 8009ef8:	230c      	movs	r3, #12
 8009efa:	603b      	str	r3, [r7, #0]
 8009efc:	4604      	mov	r4, r0
 8009efe:	4620      	mov	r0, r4
 8009f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f02:	4b0b      	ldr	r3, [pc, #44]	; (8009f30 <__sfp+0x74>)
 8009f04:	6665      	str	r5, [r4, #100]	; 0x64
 8009f06:	e9c4 5500 	strd	r5, r5, [r4]
 8009f0a:	60a5      	str	r5, [r4, #8]
 8009f0c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009f10:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009f14:	2208      	movs	r2, #8
 8009f16:	4629      	mov	r1, r5
 8009f18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009f1c:	f7ff fca6 	bl	800986c <memset>
 8009f20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009f24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009f28:	e7e9      	b.n	8009efe <__sfp+0x42>
 8009f2a:	bf00      	nop
 8009f2c:	0800b918 	.word	0x0800b918
 8009f30:	ffff0001 	.word	0xffff0001

08009f34 <_fwalk_reent>:
 8009f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f38:	4680      	mov	r8, r0
 8009f3a:	4689      	mov	r9, r1
 8009f3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f40:	2600      	movs	r6, #0
 8009f42:	b914      	cbnz	r4, 8009f4a <_fwalk_reent+0x16>
 8009f44:	4630      	mov	r0, r6
 8009f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f4a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009f4e:	3f01      	subs	r7, #1
 8009f50:	d501      	bpl.n	8009f56 <_fwalk_reent+0x22>
 8009f52:	6824      	ldr	r4, [r4, #0]
 8009f54:	e7f5      	b.n	8009f42 <_fwalk_reent+0xe>
 8009f56:	89ab      	ldrh	r3, [r5, #12]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d907      	bls.n	8009f6c <_fwalk_reent+0x38>
 8009f5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f60:	3301      	adds	r3, #1
 8009f62:	d003      	beq.n	8009f6c <_fwalk_reent+0x38>
 8009f64:	4629      	mov	r1, r5
 8009f66:	4640      	mov	r0, r8
 8009f68:	47c8      	blx	r9
 8009f6a:	4306      	orrs	r6, r0
 8009f6c:	3568      	adds	r5, #104	; 0x68
 8009f6e:	e7ee      	b.n	8009f4e <_fwalk_reent+0x1a>

08009f70 <__swhatbuf_r>:
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	460e      	mov	r6, r1
 8009f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f78:	2900      	cmp	r1, #0
 8009f7a:	b096      	sub	sp, #88	; 0x58
 8009f7c:	4614      	mov	r4, r2
 8009f7e:	461d      	mov	r5, r3
 8009f80:	da07      	bge.n	8009f92 <__swhatbuf_r+0x22>
 8009f82:	2300      	movs	r3, #0
 8009f84:	602b      	str	r3, [r5, #0]
 8009f86:	89b3      	ldrh	r3, [r6, #12]
 8009f88:	061a      	lsls	r2, r3, #24
 8009f8a:	d410      	bmi.n	8009fae <__swhatbuf_r+0x3e>
 8009f8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f90:	e00e      	b.n	8009fb0 <__swhatbuf_r+0x40>
 8009f92:	466a      	mov	r2, sp
 8009f94:	f000 fd90 	bl	800aab8 <_fstat_r>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	dbf2      	blt.n	8009f82 <__swhatbuf_r+0x12>
 8009f9c:	9a01      	ldr	r2, [sp, #4]
 8009f9e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009fa2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009fa6:	425a      	negs	r2, r3
 8009fa8:	415a      	adcs	r2, r3
 8009faa:	602a      	str	r2, [r5, #0]
 8009fac:	e7ee      	b.n	8009f8c <__swhatbuf_r+0x1c>
 8009fae:	2340      	movs	r3, #64	; 0x40
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	6023      	str	r3, [r4, #0]
 8009fb4:	b016      	add	sp, #88	; 0x58
 8009fb6:	bd70      	pop	{r4, r5, r6, pc}

08009fb8 <__smakebuf_r>:
 8009fb8:	898b      	ldrh	r3, [r1, #12]
 8009fba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fbc:	079d      	lsls	r5, r3, #30
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	d507      	bpl.n	8009fd4 <__smakebuf_r+0x1c>
 8009fc4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	6123      	str	r3, [r4, #16]
 8009fcc:	2301      	movs	r3, #1
 8009fce:	6163      	str	r3, [r4, #20]
 8009fd0:	b002      	add	sp, #8
 8009fd2:	bd70      	pop	{r4, r5, r6, pc}
 8009fd4:	ab01      	add	r3, sp, #4
 8009fd6:	466a      	mov	r2, sp
 8009fd8:	f7ff ffca 	bl	8009f70 <__swhatbuf_r>
 8009fdc:	9900      	ldr	r1, [sp, #0]
 8009fde:	4605      	mov	r5, r0
 8009fe0:	4630      	mov	r0, r6
 8009fe2:	f000 f87f 	bl	800a0e4 <_malloc_r>
 8009fe6:	b948      	cbnz	r0, 8009ffc <__smakebuf_r+0x44>
 8009fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fec:	059a      	lsls	r2, r3, #22
 8009fee:	d4ef      	bmi.n	8009fd0 <__smakebuf_r+0x18>
 8009ff0:	f023 0303 	bic.w	r3, r3, #3
 8009ff4:	f043 0302 	orr.w	r3, r3, #2
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	e7e3      	b.n	8009fc4 <__smakebuf_r+0xc>
 8009ffc:	4b0d      	ldr	r3, [pc, #52]	; (800a034 <__smakebuf_r+0x7c>)
 8009ffe:	62b3      	str	r3, [r6, #40]	; 0x28
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	6020      	str	r0, [r4, #0]
 800a004:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a008:	81a3      	strh	r3, [r4, #12]
 800a00a:	9b00      	ldr	r3, [sp, #0]
 800a00c:	6163      	str	r3, [r4, #20]
 800a00e:	9b01      	ldr	r3, [sp, #4]
 800a010:	6120      	str	r0, [r4, #16]
 800a012:	b15b      	cbz	r3, 800a02c <__smakebuf_r+0x74>
 800a014:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a018:	4630      	mov	r0, r6
 800a01a:	f000 fd5f 	bl	800aadc <_isatty_r>
 800a01e:	b128      	cbz	r0, 800a02c <__smakebuf_r+0x74>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	f023 0303 	bic.w	r3, r3, #3
 800a026:	f043 0301 	orr.w	r3, r3, #1
 800a02a:	81a3      	strh	r3, [r4, #12]
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	431d      	orrs	r5, r3
 800a030:	81a5      	strh	r5, [r4, #12]
 800a032:	e7cd      	b.n	8009fd0 <__smakebuf_r+0x18>
 800a034:	08009e25 	.word	0x08009e25

0800a038 <malloc>:
 800a038:	4b02      	ldr	r3, [pc, #8]	; (800a044 <malloc+0xc>)
 800a03a:	4601      	mov	r1, r0
 800a03c:	6818      	ldr	r0, [r3, #0]
 800a03e:	f000 b851 	b.w	800a0e4 <_malloc_r>
 800a042:	bf00      	nop
 800a044:	20000014 	.word	0x20000014

0800a048 <_free_r>:
 800a048:	b538      	push	{r3, r4, r5, lr}
 800a04a:	4605      	mov	r5, r0
 800a04c:	2900      	cmp	r1, #0
 800a04e:	d045      	beq.n	800a0dc <_free_r+0x94>
 800a050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a054:	1f0c      	subs	r4, r1, #4
 800a056:	2b00      	cmp	r3, #0
 800a058:	bfb8      	it	lt
 800a05a:	18e4      	addlt	r4, r4, r3
 800a05c:	f000 fd79 	bl	800ab52 <__malloc_lock>
 800a060:	4a1f      	ldr	r2, [pc, #124]	; (800a0e0 <_free_r+0x98>)
 800a062:	6813      	ldr	r3, [r2, #0]
 800a064:	4610      	mov	r0, r2
 800a066:	b933      	cbnz	r3, 800a076 <_free_r+0x2e>
 800a068:	6063      	str	r3, [r4, #4]
 800a06a:	6014      	str	r4, [r2, #0]
 800a06c:	4628      	mov	r0, r5
 800a06e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a072:	f000 bd6f 	b.w	800ab54 <__malloc_unlock>
 800a076:	42a3      	cmp	r3, r4
 800a078:	d90c      	bls.n	800a094 <_free_r+0x4c>
 800a07a:	6821      	ldr	r1, [r4, #0]
 800a07c:	1862      	adds	r2, r4, r1
 800a07e:	4293      	cmp	r3, r2
 800a080:	bf04      	itt	eq
 800a082:	681a      	ldreq	r2, [r3, #0]
 800a084:	685b      	ldreq	r3, [r3, #4]
 800a086:	6063      	str	r3, [r4, #4]
 800a088:	bf04      	itt	eq
 800a08a:	1852      	addeq	r2, r2, r1
 800a08c:	6022      	streq	r2, [r4, #0]
 800a08e:	6004      	str	r4, [r0, #0]
 800a090:	e7ec      	b.n	800a06c <_free_r+0x24>
 800a092:	4613      	mov	r3, r2
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	b10a      	cbz	r2, 800a09c <_free_r+0x54>
 800a098:	42a2      	cmp	r2, r4
 800a09a:	d9fa      	bls.n	800a092 <_free_r+0x4a>
 800a09c:	6819      	ldr	r1, [r3, #0]
 800a09e:	1858      	adds	r0, r3, r1
 800a0a0:	42a0      	cmp	r0, r4
 800a0a2:	d10b      	bne.n	800a0bc <_free_r+0x74>
 800a0a4:	6820      	ldr	r0, [r4, #0]
 800a0a6:	4401      	add	r1, r0
 800a0a8:	1858      	adds	r0, r3, r1
 800a0aa:	4282      	cmp	r2, r0
 800a0ac:	6019      	str	r1, [r3, #0]
 800a0ae:	d1dd      	bne.n	800a06c <_free_r+0x24>
 800a0b0:	6810      	ldr	r0, [r2, #0]
 800a0b2:	6852      	ldr	r2, [r2, #4]
 800a0b4:	605a      	str	r2, [r3, #4]
 800a0b6:	4401      	add	r1, r0
 800a0b8:	6019      	str	r1, [r3, #0]
 800a0ba:	e7d7      	b.n	800a06c <_free_r+0x24>
 800a0bc:	d902      	bls.n	800a0c4 <_free_r+0x7c>
 800a0be:	230c      	movs	r3, #12
 800a0c0:	602b      	str	r3, [r5, #0]
 800a0c2:	e7d3      	b.n	800a06c <_free_r+0x24>
 800a0c4:	6820      	ldr	r0, [r4, #0]
 800a0c6:	1821      	adds	r1, r4, r0
 800a0c8:	428a      	cmp	r2, r1
 800a0ca:	bf04      	itt	eq
 800a0cc:	6811      	ldreq	r1, [r2, #0]
 800a0ce:	6852      	ldreq	r2, [r2, #4]
 800a0d0:	6062      	str	r2, [r4, #4]
 800a0d2:	bf04      	itt	eq
 800a0d4:	1809      	addeq	r1, r1, r0
 800a0d6:	6021      	streq	r1, [r4, #0]
 800a0d8:	605c      	str	r4, [r3, #4]
 800a0da:	e7c7      	b.n	800a06c <_free_r+0x24>
 800a0dc:	bd38      	pop	{r3, r4, r5, pc}
 800a0de:	bf00      	nop
 800a0e0:	200007e4 	.word	0x200007e4

0800a0e4 <_malloc_r>:
 800a0e4:	b570      	push	{r4, r5, r6, lr}
 800a0e6:	1ccd      	adds	r5, r1, #3
 800a0e8:	f025 0503 	bic.w	r5, r5, #3
 800a0ec:	3508      	adds	r5, #8
 800a0ee:	2d0c      	cmp	r5, #12
 800a0f0:	bf38      	it	cc
 800a0f2:	250c      	movcc	r5, #12
 800a0f4:	2d00      	cmp	r5, #0
 800a0f6:	4606      	mov	r6, r0
 800a0f8:	db01      	blt.n	800a0fe <_malloc_r+0x1a>
 800a0fa:	42a9      	cmp	r1, r5
 800a0fc:	d903      	bls.n	800a106 <_malloc_r+0x22>
 800a0fe:	230c      	movs	r3, #12
 800a100:	6033      	str	r3, [r6, #0]
 800a102:	2000      	movs	r0, #0
 800a104:	bd70      	pop	{r4, r5, r6, pc}
 800a106:	f000 fd24 	bl	800ab52 <__malloc_lock>
 800a10a:	4a21      	ldr	r2, [pc, #132]	; (800a190 <_malloc_r+0xac>)
 800a10c:	6814      	ldr	r4, [r2, #0]
 800a10e:	4621      	mov	r1, r4
 800a110:	b991      	cbnz	r1, 800a138 <_malloc_r+0x54>
 800a112:	4c20      	ldr	r4, [pc, #128]	; (800a194 <_malloc_r+0xb0>)
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	b91b      	cbnz	r3, 800a120 <_malloc_r+0x3c>
 800a118:	4630      	mov	r0, r6
 800a11a:	f000 fc57 	bl	800a9cc <_sbrk_r>
 800a11e:	6020      	str	r0, [r4, #0]
 800a120:	4629      	mov	r1, r5
 800a122:	4630      	mov	r0, r6
 800a124:	f000 fc52 	bl	800a9cc <_sbrk_r>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d124      	bne.n	800a176 <_malloc_r+0x92>
 800a12c:	230c      	movs	r3, #12
 800a12e:	6033      	str	r3, [r6, #0]
 800a130:	4630      	mov	r0, r6
 800a132:	f000 fd0f 	bl	800ab54 <__malloc_unlock>
 800a136:	e7e4      	b.n	800a102 <_malloc_r+0x1e>
 800a138:	680b      	ldr	r3, [r1, #0]
 800a13a:	1b5b      	subs	r3, r3, r5
 800a13c:	d418      	bmi.n	800a170 <_malloc_r+0x8c>
 800a13e:	2b0b      	cmp	r3, #11
 800a140:	d90f      	bls.n	800a162 <_malloc_r+0x7e>
 800a142:	600b      	str	r3, [r1, #0]
 800a144:	50cd      	str	r5, [r1, r3]
 800a146:	18cc      	adds	r4, r1, r3
 800a148:	4630      	mov	r0, r6
 800a14a:	f000 fd03 	bl	800ab54 <__malloc_unlock>
 800a14e:	f104 000b 	add.w	r0, r4, #11
 800a152:	1d23      	adds	r3, r4, #4
 800a154:	f020 0007 	bic.w	r0, r0, #7
 800a158:	1ac3      	subs	r3, r0, r3
 800a15a:	d0d3      	beq.n	800a104 <_malloc_r+0x20>
 800a15c:	425a      	negs	r2, r3
 800a15e:	50e2      	str	r2, [r4, r3]
 800a160:	e7d0      	b.n	800a104 <_malloc_r+0x20>
 800a162:	428c      	cmp	r4, r1
 800a164:	684b      	ldr	r3, [r1, #4]
 800a166:	bf16      	itet	ne
 800a168:	6063      	strne	r3, [r4, #4]
 800a16a:	6013      	streq	r3, [r2, #0]
 800a16c:	460c      	movne	r4, r1
 800a16e:	e7eb      	b.n	800a148 <_malloc_r+0x64>
 800a170:	460c      	mov	r4, r1
 800a172:	6849      	ldr	r1, [r1, #4]
 800a174:	e7cc      	b.n	800a110 <_malloc_r+0x2c>
 800a176:	1cc4      	adds	r4, r0, #3
 800a178:	f024 0403 	bic.w	r4, r4, #3
 800a17c:	42a0      	cmp	r0, r4
 800a17e:	d005      	beq.n	800a18c <_malloc_r+0xa8>
 800a180:	1a21      	subs	r1, r4, r0
 800a182:	4630      	mov	r0, r6
 800a184:	f000 fc22 	bl	800a9cc <_sbrk_r>
 800a188:	3001      	adds	r0, #1
 800a18a:	d0cf      	beq.n	800a12c <_malloc_r+0x48>
 800a18c:	6025      	str	r5, [r4, #0]
 800a18e:	e7db      	b.n	800a148 <_malloc_r+0x64>
 800a190:	200007e4 	.word	0x200007e4
 800a194:	200007e8 	.word	0x200007e8

0800a198 <__ssputs_r>:
 800a198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a19c:	688e      	ldr	r6, [r1, #8]
 800a19e:	429e      	cmp	r6, r3
 800a1a0:	4682      	mov	sl, r0
 800a1a2:	460c      	mov	r4, r1
 800a1a4:	4690      	mov	r8, r2
 800a1a6:	4699      	mov	r9, r3
 800a1a8:	d837      	bhi.n	800a21a <__ssputs_r+0x82>
 800a1aa:	898a      	ldrh	r2, [r1, #12]
 800a1ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1b0:	d031      	beq.n	800a216 <__ssputs_r+0x7e>
 800a1b2:	6825      	ldr	r5, [r4, #0]
 800a1b4:	6909      	ldr	r1, [r1, #16]
 800a1b6:	1a6f      	subs	r7, r5, r1
 800a1b8:	6965      	ldr	r5, [r4, #20]
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1c0:	fb95 f5f3 	sdiv	r5, r5, r3
 800a1c4:	f109 0301 	add.w	r3, r9, #1
 800a1c8:	443b      	add	r3, r7
 800a1ca:	429d      	cmp	r5, r3
 800a1cc:	bf38      	it	cc
 800a1ce:	461d      	movcc	r5, r3
 800a1d0:	0553      	lsls	r3, r2, #21
 800a1d2:	d530      	bpl.n	800a236 <__ssputs_r+0x9e>
 800a1d4:	4629      	mov	r1, r5
 800a1d6:	f7ff ff85 	bl	800a0e4 <_malloc_r>
 800a1da:	4606      	mov	r6, r0
 800a1dc:	b950      	cbnz	r0, 800a1f4 <__ssputs_r+0x5c>
 800a1de:	230c      	movs	r3, #12
 800a1e0:	f8ca 3000 	str.w	r3, [sl]
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1ea:	81a3      	strh	r3, [r4, #12]
 800a1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f4:	463a      	mov	r2, r7
 800a1f6:	6921      	ldr	r1, [r4, #16]
 800a1f8:	f7ff fb2d 	bl	8009856 <memcpy>
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a206:	81a3      	strh	r3, [r4, #12]
 800a208:	6126      	str	r6, [r4, #16]
 800a20a:	6165      	str	r5, [r4, #20]
 800a20c:	443e      	add	r6, r7
 800a20e:	1bed      	subs	r5, r5, r7
 800a210:	6026      	str	r6, [r4, #0]
 800a212:	60a5      	str	r5, [r4, #8]
 800a214:	464e      	mov	r6, r9
 800a216:	454e      	cmp	r6, r9
 800a218:	d900      	bls.n	800a21c <__ssputs_r+0x84>
 800a21a:	464e      	mov	r6, r9
 800a21c:	4632      	mov	r2, r6
 800a21e:	4641      	mov	r1, r8
 800a220:	6820      	ldr	r0, [r4, #0]
 800a222:	f000 fc7d 	bl	800ab20 <memmove>
 800a226:	68a3      	ldr	r3, [r4, #8]
 800a228:	1b9b      	subs	r3, r3, r6
 800a22a:	60a3      	str	r3, [r4, #8]
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	441e      	add	r6, r3
 800a230:	6026      	str	r6, [r4, #0]
 800a232:	2000      	movs	r0, #0
 800a234:	e7dc      	b.n	800a1f0 <__ssputs_r+0x58>
 800a236:	462a      	mov	r2, r5
 800a238:	f000 fc8d 	bl	800ab56 <_realloc_r>
 800a23c:	4606      	mov	r6, r0
 800a23e:	2800      	cmp	r0, #0
 800a240:	d1e2      	bne.n	800a208 <__ssputs_r+0x70>
 800a242:	6921      	ldr	r1, [r4, #16]
 800a244:	4650      	mov	r0, sl
 800a246:	f7ff feff 	bl	800a048 <_free_r>
 800a24a:	e7c8      	b.n	800a1de <__ssputs_r+0x46>

0800a24c <_svfiprintf_r>:
 800a24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	461d      	mov	r5, r3
 800a252:	898b      	ldrh	r3, [r1, #12]
 800a254:	061f      	lsls	r7, r3, #24
 800a256:	b09d      	sub	sp, #116	; 0x74
 800a258:	4680      	mov	r8, r0
 800a25a:	460c      	mov	r4, r1
 800a25c:	4616      	mov	r6, r2
 800a25e:	d50f      	bpl.n	800a280 <_svfiprintf_r+0x34>
 800a260:	690b      	ldr	r3, [r1, #16]
 800a262:	b96b      	cbnz	r3, 800a280 <_svfiprintf_r+0x34>
 800a264:	2140      	movs	r1, #64	; 0x40
 800a266:	f7ff ff3d 	bl	800a0e4 <_malloc_r>
 800a26a:	6020      	str	r0, [r4, #0]
 800a26c:	6120      	str	r0, [r4, #16]
 800a26e:	b928      	cbnz	r0, 800a27c <_svfiprintf_r+0x30>
 800a270:	230c      	movs	r3, #12
 800a272:	f8c8 3000 	str.w	r3, [r8]
 800a276:	f04f 30ff 	mov.w	r0, #4294967295
 800a27a:	e0c8      	b.n	800a40e <_svfiprintf_r+0x1c2>
 800a27c:	2340      	movs	r3, #64	; 0x40
 800a27e:	6163      	str	r3, [r4, #20]
 800a280:	2300      	movs	r3, #0
 800a282:	9309      	str	r3, [sp, #36]	; 0x24
 800a284:	2320      	movs	r3, #32
 800a286:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a28a:	2330      	movs	r3, #48	; 0x30
 800a28c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a290:	9503      	str	r5, [sp, #12]
 800a292:	f04f 0b01 	mov.w	fp, #1
 800a296:	4637      	mov	r7, r6
 800a298:	463d      	mov	r5, r7
 800a29a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a29e:	b10b      	cbz	r3, 800a2a4 <_svfiprintf_r+0x58>
 800a2a0:	2b25      	cmp	r3, #37	; 0x25
 800a2a2:	d13e      	bne.n	800a322 <_svfiprintf_r+0xd6>
 800a2a4:	ebb7 0a06 	subs.w	sl, r7, r6
 800a2a8:	d00b      	beq.n	800a2c2 <_svfiprintf_r+0x76>
 800a2aa:	4653      	mov	r3, sl
 800a2ac:	4632      	mov	r2, r6
 800a2ae:	4621      	mov	r1, r4
 800a2b0:	4640      	mov	r0, r8
 800a2b2:	f7ff ff71 	bl	800a198 <__ssputs_r>
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	f000 80a4 	beq.w	800a404 <_svfiprintf_r+0x1b8>
 800a2bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2be:	4453      	add	r3, sl
 800a2c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a2c2:	783b      	ldrb	r3, [r7, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f000 809d 	beq.w	800a404 <_svfiprintf_r+0x1b8>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2d4:	9304      	str	r3, [sp, #16]
 800a2d6:	9307      	str	r3, [sp, #28]
 800a2d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2dc:	931a      	str	r3, [sp, #104]	; 0x68
 800a2de:	462f      	mov	r7, r5
 800a2e0:	2205      	movs	r2, #5
 800a2e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a2e6:	4850      	ldr	r0, [pc, #320]	; (800a428 <_svfiprintf_r+0x1dc>)
 800a2e8:	f7f5 ff7a 	bl	80001e0 <memchr>
 800a2ec:	9b04      	ldr	r3, [sp, #16]
 800a2ee:	b9d0      	cbnz	r0, 800a326 <_svfiprintf_r+0xda>
 800a2f0:	06d9      	lsls	r1, r3, #27
 800a2f2:	bf44      	itt	mi
 800a2f4:	2220      	movmi	r2, #32
 800a2f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a2fa:	071a      	lsls	r2, r3, #28
 800a2fc:	bf44      	itt	mi
 800a2fe:	222b      	movmi	r2, #43	; 0x2b
 800a300:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a304:	782a      	ldrb	r2, [r5, #0]
 800a306:	2a2a      	cmp	r2, #42	; 0x2a
 800a308:	d015      	beq.n	800a336 <_svfiprintf_r+0xea>
 800a30a:	9a07      	ldr	r2, [sp, #28]
 800a30c:	462f      	mov	r7, r5
 800a30e:	2000      	movs	r0, #0
 800a310:	250a      	movs	r5, #10
 800a312:	4639      	mov	r1, r7
 800a314:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a318:	3b30      	subs	r3, #48	; 0x30
 800a31a:	2b09      	cmp	r3, #9
 800a31c:	d94d      	bls.n	800a3ba <_svfiprintf_r+0x16e>
 800a31e:	b1b8      	cbz	r0, 800a350 <_svfiprintf_r+0x104>
 800a320:	e00f      	b.n	800a342 <_svfiprintf_r+0xf6>
 800a322:	462f      	mov	r7, r5
 800a324:	e7b8      	b.n	800a298 <_svfiprintf_r+0x4c>
 800a326:	4a40      	ldr	r2, [pc, #256]	; (800a428 <_svfiprintf_r+0x1dc>)
 800a328:	1a80      	subs	r0, r0, r2
 800a32a:	fa0b f000 	lsl.w	r0, fp, r0
 800a32e:	4318      	orrs	r0, r3
 800a330:	9004      	str	r0, [sp, #16]
 800a332:	463d      	mov	r5, r7
 800a334:	e7d3      	b.n	800a2de <_svfiprintf_r+0x92>
 800a336:	9a03      	ldr	r2, [sp, #12]
 800a338:	1d11      	adds	r1, r2, #4
 800a33a:	6812      	ldr	r2, [r2, #0]
 800a33c:	9103      	str	r1, [sp, #12]
 800a33e:	2a00      	cmp	r2, #0
 800a340:	db01      	blt.n	800a346 <_svfiprintf_r+0xfa>
 800a342:	9207      	str	r2, [sp, #28]
 800a344:	e004      	b.n	800a350 <_svfiprintf_r+0x104>
 800a346:	4252      	negs	r2, r2
 800a348:	f043 0302 	orr.w	r3, r3, #2
 800a34c:	9207      	str	r2, [sp, #28]
 800a34e:	9304      	str	r3, [sp, #16]
 800a350:	783b      	ldrb	r3, [r7, #0]
 800a352:	2b2e      	cmp	r3, #46	; 0x2e
 800a354:	d10c      	bne.n	800a370 <_svfiprintf_r+0x124>
 800a356:	787b      	ldrb	r3, [r7, #1]
 800a358:	2b2a      	cmp	r3, #42	; 0x2a
 800a35a:	d133      	bne.n	800a3c4 <_svfiprintf_r+0x178>
 800a35c:	9b03      	ldr	r3, [sp, #12]
 800a35e:	1d1a      	adds	r2, r3, #4
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	9203      	str	r2, [sp, #12]
 800a364:	2b00      	cmp	r3, #0
 800a366:	bfb8      	it	lt
 800a368:	f04f 33ff 	movlt.w	r3, #4294967295
 800a36c:	3702      	adds	r7, #2
 800a36e:	9305      	str	r3, [sp, #20]
 800a370:	4d2e      	ldr	r5, [pc, #184]	; (800a42c <_svfiprintf_r+0x1e0>)
 800a372:	7839      	ldrb	r1, [r7, #0]
 800a374:	2203      	movs	r2, #3
 800a376:	4628      	mov	r0, r5
 800a378:	f7f5 ff32 	bl	80001e0 <memchr>
 800a37c:	b138      	cbz	r0, 800a38e <_svfiprintf_r+0x142>
 800a37e:	2340      	movs	r3, #64	; 0x40
 800a380:	1b40      	subs	r0, r0, r5
 800a382:	fa03 f000 	lsl.w	r0, r3, r0
 800a386:	9b04      	ldr	r3, [sp, #16]
 800a388:	4303      	orrs	r3, r0
 800a38a:	3701      	adds	r7, #1
 800a38c:	9304      	str	r3, [sp, #16]
 800a38e:	7839      	ldrb	r1, [r7, #0]
 800a390:	4827      	ldr	r0, [pc, #156]	; (800a430 <_svfiprintf_r+0x1e4>)
 800a392:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a396:	2206      	movs	r2, #6
 800a398:	1c7e      	adds	r6, r7, #1
 800a39a:	f7f5 ff21 	bl	80001e0 <memchr>
 800a39e:	2800      	cmp	r0, #0
 800a3a0:	d038      	beq.n	800a414 <_svfiprintf_r+0x1c8>
 800a3a2:	4b24      	ldr	r3, [pc, #144]	; (800a434 <_svfiprintf_r+0x1e8>)
 800a3a4:	bb13      	cbnz	r3, 800a3ec <_svfiprintf_r+0x1a0>
 800a3a6:	9b03      	ldr	r3, [sp, #12]
 800a3a8:	3307      	adds	r3, #7
 800a3aa:	f023 0307 	bic.w	r3, r3, #7
 800a3ae:	3308      	adds	r3, #8
 800a3b0:	9303      	str	r3, [sp, #12]
 800a3b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b4:	444b      	add	r3, r9
 800a3b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3b8:	e76d      	b.n	800a296 <_svfiprintf_r+0x4a>
 800a3ba:	fb05 3202 	mla	r2, r5, r2, r3
 800a3be:	2001      	movs	r0, #1
 800a3c0:	460f      	mov	r7, r1
 800a3c2:	e7a6      	b.n	800a312 <_svfiprintf_r+0xc6>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	3701      	adds	r7, #1
 800a3c8:	9305      	str	r3, [sp, #20]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	250a      	movs	r5, #10
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3d4:	3a30      	subs	r2, #48	; 0x30
 800a3d6:	2a09      	cmp	r2, #9
 800a3d8:	d903      	bls.n	800a3e2 <_svfiprintf_r+0x196>
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d0c8      	beq.n	800a370 <_svfiprintf_r+0x124>
 800a3de:	9105      	str	r1, [sp, #20]
 800a3e0:	e7c6      	b.n	800a370 <_svfiprintf_r+0x124>
 800a3e2:	fb05 2101 	mla	r1, r5, r1, r2
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	4607      	mov	r7, r0
 800a3ea:	e7f0      	b.n	800a3ce <_svfiprintf_r+0x182>
 800a3ec:	ab03      	add	r3, sp, #12
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	4622      	mov	r2, r4
 800a3f2:	4b11      	ldr	r3, [pc, #68]	; (800a438 <_svfiprintf_r+0x1ec>)
 800a3f4:	a904      	add	r1, sp, #16
 800a3f6:	4640      	mov	r0, r8
 800a3f8:	f3af 8000 	nop.w
 800a3fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a400:	4681      	mov	r9, r0
 800a402:	d1d6      	bne.n	800a3b2 <_svfiprintf_r+0x166>
 800a404:	89a3      	ldrh	r3, [r4, #12]
 800a406:	065b      	lsls	r3, r3, #25
 800a408:	f53f af35 	bmi.w	800a276 <_svfiprintf_r+0x2a>
 800a40c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a40e:	b01d      	add	sp, #116	; 0x74
 800a410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a414:	ab03      	add	r3, sp, #12
 800a416:	9300      	str	r3, [sp, #0]
 800a418:	4622      	mov	r2, r4
 800a41a:	4b07      	ldr	r3, [pc, #28]	; (800a438 <_svfiprintf_r+0x1ec>)
 800a41c:	a904      	add	r1, sp, #16
 800a41e:	4640      	mov	r0, r8
 800a420:	f000 f9c2 	bl	800a7a8 <_printf_i>
 800a424:	e7ea      	b.n	800a3fc <_svfiprintf_r+0x1b0>
 800a426:	bf00      	nop
 800a428:	0800b97c 	.word	0x0800b97c
 800a42c:	0800b982 	.word	0x0800b982
 800a430:	0800b986 	.word	0x0800b986
 800a434:	00000000 	.word	0x00000000
 800a438:	0800a199 	.word	0x0800a199

0800a43c <__sfputc_r>:
 800a43c:	6893      	ldr	r3, [r2, #8]
 800a43e:	3b01      	subs	r3, #1
 800a440:	2b00      	cmp	r3, #0
 800a442:	b410      	push	{r4}
 800a444:	6093      	str	r3, [r2, #8]
 800a446:	da08      	bge.n	800a45a <__sfputc_r+0x1e>
 800a448:	6994      	ldr	r4, [r2, #24]
 800a44a:	42a3      	cmp	r3, r4
 800a44c:	db01      	blt.n	800a452 <__sfputc_r+0x16>
 800a44e:	290a      	cmp	r1, #10
 800a450:	d103      	bne.n	800a45a <__sfputc_r+0x1e>
 800a452:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a456:	f7ff bb51 	b.w	8009afc <__swbuf_r>
 800a45a:	6813      	ldr	r3, [r2, #0]
 800a45c:	1c58      	adds	r0, r3, #1
 800a45e:	6010      	str	r0, [r2, #0]
 800a460:	7019      	strb	r1, [r3, #0]
 800a462:	4608      	mov	r0, r1
 800a464:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a468:	4770      	bx	lr

0800a46a <__sfputs_r>:
 800a46a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46c:	4606      	mov	r6, r0
 800a46e:	460f      	mov	r7, r1
 800a470:	4614      	mov	r4, r2
 800a472:	18d5      	adds	r5, r2, r3
 800a474:	42ac      	cmp	r4, r5
 800a476:	d101      	bne.n	800a47c <__sfputs_r+0x12>
 800a478:	2000      	movs	r0, #0
 800a47a:	e007      	b.n	800a48c <__sfputs_r+0x22>
 800a47c:	463a      	mov	r2, r7
 800a47e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a482:	4630      	mov	r0, r6
 800a484:	f7ff ffda 	bl	800a43c <__sfputc_r>
 800a488:	1c43      	adds	r3, r0, #1
 800a48a:	d1f3      	bne.n	800a474 <__sfputs_r+0xa>
 800a48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a490 <_vfiprintf_r>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	460c      	mov	r4, r1
 800a496:	b09d      	sub	sp, #116	; 0x74
 800a498:	4617      	mov	r7, r2
 800a49a:	461d      	mov	r5, r3
 800a49c:	4606      	mov	r6, r0
 800a49e:	b118      	cbz	r0, 800a4a8 <_vfiprintf_r+0x18>
 800a4a0:	6983      	ldr	r3, [r0, #24]
 800a4a2:	b90b      	cbnz	r3, 800a4a8 <_vfiprintf_r+0x18>
 800a4a4:	f7ff fcda 	bl	8009e5c <__sinit>
 800a4a8:	4b7c      	ldr	r3, [pc, #496]	; (800a69c <_vfiprintf_r+0x20c>)
 800a4aa:	429c      	cmp	r4, r3
 800a4ac:	d158      	bne.n	800a560 <_vfiprintf_r+0xd0>
 800a4ae:	6874      	ldr	r4, [r6, #4]
 800a4b0:	89a3      	ldrh	r3, [r4, #12]
 800a4b2:	0718      	lsls	r0, r3, #28
 800a4b4:	d55e      	bpl.n	800a574 <_vfiprintf_r+0xe4>
 800a4b6:	6923      	ldr	r3, [r4, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d05b      	beq.n	800a574 <_vfiprintf_r+0xe4>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c0:	2320      	movs	r3, #32
 800a4c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4c6:	2330      	movs	r3, #48	; 0x30
 800a4c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4cc:	9503      	str	r5, [sp, #12]
 800a4ce:	f04f 0b01 	mov.w	fp, #1
 800a4d2:	46b8      	mov	r8, r7
 800a4d4:	4645      	mov	r5, r8
 800a4d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a4da:	b10b      	cbz	r3, 800a4e0 <_vfiprintf_r+0x50>
 800a4dc:	2b25      	cmp	r3, #37	; 0x25
 800a4de:	d154      	bne.n	800a58a <_vfiprintf_r+0xfa>
 800a4e0:	ebb8 0a07 	subs.w	sl, r8, r7
 800a4e4:	d00b      	beq.n	800a4fe <_vfiprintf_r+0x6e>
 800a4e6:	4653      	mov	r3, sl
 800a4e8:	463a      	mov	r2, r7
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f7ff ffbc 	bl	800a46a <__sfputs_r>
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	f000 80c2 	beq.w	800a67c <_vfiprintf_r+0x1ec>
 800a4f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4fa:	4453      	add	r3, sl
 800a4fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a4fe:	f898 3000 	ldrb.w	r3, [r8]
 800a502:	2b00      	cmp	r3, #0
 800a504:	f000 80ba 	beq.w	800a67c <_vfiprintf_r+0x1ec>
 800a508:	2300      	movs	r3, #0
 800a50a:	f04f 32ff 	mov.w	r2, #4294967295
 800a50e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a512:	9304      	str	r3, [sp, #16]
 800a514:	9307      	str	r3, [sp, #28]
 800a516:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a51a:	931a      	str	r3, [sp, #104]	; 0x68
 800a51c:	46a8      	mov	r8, r5
 800a51e:	2205      	movs	r2, #5
 800a520:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a524:	485e      	ldr	r0, [pc, #376]	; (800a6a0 <_vfiprintf_r+0x210>)
 800a526:	f7f5 fe5b 	bl	80001e0 <memchr>
 800a52a:	9b04      	ldr	r3, [sp, #16]
 800a52c:	bb78      	cbnz	r0, 800a58e <_vfiprintf_r+0xfe>
 800a52e:	06d9      	lsls	r1, r3, #27
 800a530:	bf44      	itt	mi
 800a532:	2220      	movmi	r2, #32
 800a534:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a538:	071a      	lsls	r2, r3, #28
 800a53a:	bf44      	itt	mi
 800a53c:	222b      	movmi	r2, #43	; 0x2b
 800a53e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a542:	782a      	ldrb	r2, [r5, #0]
 800a544:	2a2a      	cmp	r2, #42	; 0x2a
 800a546:	d02a      	beq.n	800a59e <_vfiprintf_r+0x10e>
 800a548:	9a07      	ldr	r2, [sp, #28]
 800a54a:	46a8      	mov	r8, r5
 800a54c:	2000      	movs	r0, #0
 800a54e:	250a      	movs	r5, #10
 800a550:	4641      	mov	r1, r8
 800a552:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a556:	3b30      	subs	r3, #48	; 0x30
 800a558:	2b09      	cmp	r3, #9
 800a55a:	d969      	bls.n	800a630 <_vfiprintf_r+0x1a0>
 800a55c:	b360      	cbz	r0, 800a5b8 <_vfiprintf_r+0x128>
 800a55e:	e024      	b.n	800a5aa <_vfiprintf_r+0x11a>
 800a560:	4b50      	ldr	r3, [pc, #320]	; (800a6a4 <_vfiprintf_r+0x214>)
 800a562:	429c      	cmp	r4, r3
 800a564:	d101      	bne.n	800a56a <_vfiprintf_r+0xda>
 800a566:	68b4      	ldr	r4, [r6, #8]
 800a568:	e7a2      	b.n	800a4b0 <_vfiprintf_r+0x20>
 800a56a:	4b4f      	ldr	r3, [pc, #316]	; (800a6a8 <_vfiprintf_r+0x218>)
 800a56c:	429c      	cmp	r4, r3
 800a56e:	bf08      	it	eq
 800a570:	68f4      	ldreq	r4, [r6, #12]
 800a572:	e79d      	b.n	800a4b0 <_vfiprintf_r+0x20>
 800a574:	4621      	mov	r1, r4
 800a576:	4630      	mov	r0, r6
 800a578:	f7ff fb12 	bl	8009ba0 <__swsetup_r>
 800a57c:	2800      	cmp	r0, #0
 800a57e:	d09d      	beq.n	800a4bc <_vfiprintf_r+0x2c>
 800a580:	f04f 30ff 	mov.w	r0, #4294967295
 800a584:	b01d      	add	sp, #116	; 0x74
 800a586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a58a:	46a8      	mov	r8, r5
 800a58c:	e7a2      	b.n	800a4d4 <_vfiprintf_r+0x44>
 800a58e:	4a44      	ldr	r2, [pc, #272]	; (800a6a0 <_vfiprintf_r+0x210>)
 800a590:	1a80      	subs	r0, r0, r2
 800a592:	fa0b f000 	lsl.w	r0, fp, r0
 800a596:	4318      	orrs	r0, r3
 800a598:	9004      	str	r0, [sp, #16]
 800a59a:	4645      	mov	r5, r8
 800a59c:	e7be      	b.n	800a51c <_vfiprintf_r+0x8c>
 800a59e:	9a03      	ldr	r2, [sp, #12]
 800a5a0:	1d11      	adds	r1, r2, #4
 800a5a2:	6812      	ldr	r2, [r2, #0]
 800a5a4:	9103      	str	r1, [sp, #12]
 800a5a6:	2a00      	cmp	r2, #0
 800a5a8:	db01      	blt.n	800a5ae <_vfiprintf_r+0x11e>
 800a5aa:	9207      	str	r2, [sp, #28]
 800a5ac:	e004      	b.n	800a5b8 <_vfiprintf_r+0x128>
 800a5ae:	4252      	negs	r2, r2
 800a5b0:	f043 0302 	orr.w	r3, r3, #2
 800a5b4:	9207      	str	r2, [sp, #28]
 800a5b6:	9304      	str	r3, [sp, #16]
 800a5b8:	f898 3000 	ldrb.w	r3, [r8]
 800a5bc:	2b2e      	cmp	r3, #46	; 0x2e
 800a5be:	d10e      	bne.n	800a5de <_vfiprintf_r+0x14e>
 800a5c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a5c4:	2b2a      	cmp	r3, #42	; 0x2a
 800a5c6:	d138      	bne.n	800a63a <_vfiprintf_r+0x1aa>
 800a5c8:	9b03      	ldr	r3, [sp, #12]
 800a5ca:	1d1a      	adds	r2, r3, #4
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	9203      	str	r2, [sp, #12]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	bfb8      	it	lt
 800a5d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5d8:	f108 0802 	add.w	r8, r8, #2
 800a5dc:	9305      	str	r3, [sp, #20]
 800a5de:	4d33      	ldr	r5, [pc, #204]	; (800a6ac <_vfiprintf_r+0x21c>)
 800a5e0:	f898 1000 	ldrb.w	r1, [r8]
 800a5e4:	2203      	movs	r2, #3
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	f7f5 fdfa 	bl	80001e0 <memchr>
 800a5ec:	b140      	cbz	r0, 800a600 <_vfiprintf_r+0x170>
 800a5ee:	2340      	movs	r3, #64	; 0x40
 800a5f0:	1b40      	subs	r0, r0, r5
 800a5f2:	fa03 f000 	lsl.w	r0, r3, r0
 800a5f6:	9b04      	ldr	r3, [sp, #16]
 800a5f8:	4303      	orrs	r3, r0
 800a5fa:	f108 0801 	add.w	r8, r8, #1
 800a5fe:	9304      	str	r3, [sp, #16]
 800a600:	f898 1000 	ldrb.w	r1, [r8]
 800a604:	482a      	ldr	r0, [pc, #168]	; (800a6b0 <_vfiprintf_r+0x220>)
 800a606:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a60a:	2206      	movs	r2, #6
 800a60c:	f108 0701 	add.w	r7, r8, #1
 800a610:	f7f5 fde6 	bl	80001e0 <memchr>
 800a614:	2800      	cmp	r0, #0
 800a616:	d037      	beq.n	800a688 <_vfiprintf_r+0x1f8>
 800a618:	4b26      	ldr	r3, [pc, #152]	; (800a6b4 <_vfiprintf_r+0x224>)
 800a61a:	bb1b      	cbnz	r3, 800a664 <_vfiprintf_r+0x1d4>
 800a61c:	9b03      	ldr	r3, [sp, #12]
 800a61e:	3307      	adds	r3, #7
 800a620:	f023 0307 	bic.w	r3, r3, #7
 800a624:	3308      	adds	r3, #8
 800a626:	9303      	str	r3, [sp, #12]
 800a628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a62a:	444b      	add	r3, r9
 800a62c:	9309      	str	r3, [sp, #36]	; 0x24
 800a62e:	e750      	b.n	800a4d2 <_vfiprintf_r+0x42>
 800a630:	fb05 3202 	mla	r2, r5, r2, r3
 800a634:	2001      	movs	r0, #1
 800a636:	4688      	mov	r8, r1
 800a638:	e78a      	b.n	800a550 <_vfiprintf_r+0xc0>
 800a63a:	2300      	movs	r3, #0
 800a63c:	f108 0801 	add.w	r8, r8, #1
 800a640:	9305      	str	r3, [sp, #20]
 800a642:	4619      	mov	r1, r3
 800a644:	250a      	movs	r5, #10
 800a646:	4640      	mov	r0, r8
 800a648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a64c:	3a30      	subs	r2, #48	; 0x30
 800a64e:	2a09      	cmp	r2, #9
 800a650:	d903      	bls.n	800a65a <_vfiprintf_r+0x1ca>
 800a652:	2b00      	cmp	r3, #0
 800a654:	d0c3      	beq.n	800a5de <_vfiprintf_r+0x14e>
 800a656:	9105      	str	r1, [sp, #20]
 800a658:	e7c1      	b.n	800a5de <_vfiprintf_r+0x14e>
 800a65a:	fb05 2101 	mla	r1, r5, r1, r2
 800a65e:	2301      	movs	r3, #1
 800a660:	4680      	mov	r8, r0
 800a662:	e7f0      	b.n	800a646 <_vfiprintf_r+0x1b6>
 800a664:	ab03      	add	r3, sp, #12
 800a666:	9300      	str	r3, [sp, #0]
 800a668:	4622      	mov	r2, r4
 800a66a:	4b13      	ldr	r3, [pc, #76]	; (800a6b8 <_vfiprintf_r+0x228>)
 800a66c:	a904      	add	r1, sp, #16
 800a66e:	4630      	mov	r0, r6
 800a670:	f3af 8000 	nop.w
 800a674:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a678:	4681      	mov	r9, r0
 800a67a:	d1d5      	bne.n	800a628 <_vfiprintf_r+0x198>
 800a67c:	89a3      	ldrh	r3, [r4, #12]
 800a67e:	065b      	lsls	r3, r3, #25
 800a680:	f53f af7e 	bmi.w	800a580 <_vfiprintf_r+0xf0>
 800a684:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a686:	e77d      	b.n	800a584 <_vfiprintf_r+0xf4>
 800a688:	ab03      	add	r3, sp, #12
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	4622      	mov	r2, r4
 800a68e:	4b0a      	ldr	r3, [pc, #40]	; (800a6b8 <_vfiprintf_r+0x228>)
 800a690:	a904      	add	r1, sp, #16
 800a692:	4630      	mov	r0, r6
 800a694:	f000 f888 	bl	800a7a8 <_printf_i>
 800a698:	e7ec      	b.n	800a674 <_vfiprintf_r+0x1e4>
 800a69a:	bf00      	nop
 800a69c:	0800b93c 	.word	0x0800b93c
 800a6a0:	0800b97c 	.word	0x0800b97c
 800a6a4:	0800b95c 	.word	0x0800b95c
 800a6a8:	0800b91c 	.word	0x0800b91c
 800a6ac:	0800b982 	.word	0x0800b982
 800a6b0:	0800b986 	.word	0x0800b986
 800a6b4:	00000000 	.word	0x00000000
 800a6b8:	0800a46b 	.word	0x0800a46b

0800a6bc <_printf_common>:
 800a6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6c0:	4691      	mov	r9, r2
 800a6c2:	461f      	mov	r7, r3
 800a6c4:	688a      	ldr	r2, [r1, #8]
 800a6c6:	690b      	ldr	r3, [r1, #16]
 800a6c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	bfb8      	it	lt
 800a6d0:	4613      	movlt	r3, r2
 800a6d2:	f8c9 3000 	str.w	r3, [r9]
 800a6d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6da:	4606      	mov	r6, r0
 800a6dc:	460c      	mov	r4, r1
 800a6de:	b112      	cbz	r2, 800a6e6 <_printf_common+0x2a>
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	f8c9 3000 	str.w	r3, [r9]
 800a6e6:	6823      	ldr	r3, [r4, #0]
 800a6e8:	0699      	lsls	r1, r3, #26
 800a6ea:	bf42      	ittt	mi
 800a6ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a6f0:	3302      	addmi	r3, #2
 800a6f2:	f8c9 3000 	strmi.w	r3, [r9]
 800a6f6:	6825      	ldr	r5, [r4, #0]
 800a6f8:	f015 0506 	ands.w	r5, r5, #6
 800a6fc:	d107      	bne.n	800a70e <_printf_common+0x52>
 800a6fe:	f104 0a19 	add.w	sl, r4, #25
 800a702:	68e3      	ldr	r3, [r4, #12]
 800a704:	f8d9 2000 	ldr.w	r2, [r9]
 800a708:	1a9b      	subs	r3, r3, r2
 800a70a:	42ab      	cmp	r3, r5
 800a70c:	dc28      	bgt.n	800a760 <_printf_common+0xa4>
 800a70e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a712:	6822      	ldr	r2, [r4, #0]
 800a714:	3300      	adds	r3, #0
 800a716:	bf18      	it	ne
 800a718:	2301      	movne	r3, #1
 800a71a:	0692      	lsls	r2, r2, #26
 800a71c:	d42d      	bmi.n	800a77a <_printf_common+0xbe>
 800a71e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a722:	4639      	mov	r1, r7
 800a724:	4630      	mov	r0, r6
 800a726:	47c0      	blx	r8
 800a728:	3001      	adds	r0, #1
 800a72a:	d020      	beq.n	800a76e <_printf_common+0xb2>
 800a72c:	6823      	ldr	r3, [r4, #0]
 800a72e:	68e5      	ldr	r5, [r4, #12]
 800a730:	f8d9 2000 	ldr.w	r2, [r9]
 800a734:	f003 0306 	and.w	r3, r3, #6
 800a738:	2b04      	cmp	r3, #4
 800a73a:	bf08      	it	eq
 800a73c:	1aad      	subeq	r5, r5, r2
 800a73e:	68a3      	ldr	r3, [r4, #8]
 800a740:	6922      	ldr	r2, [r4, #16]
 800a742:	bf0c      	ite	eq
 800a744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a748:	2500      	movne	r5, #0
 800a74a:	4293      	cmp	r3, r2
 800a74c:	bfc4      	itt	gt
 800a74e:	1a9b      	subgt	r3, r3, r2
 800a750:	18ed      	addgt	r5, r5, r3
 800a752:	f04f 0900 	mov.w	r9, #0
 800a756:	341a      	adds	r4, #26
 800a758:	454d      	cmp	r5, r9
 800a75a:	d11a      	bne.n	800a792 <_printf_common+0xd6>
 800a75c:	2000      	movs	r0, #0
 800a75e:	e008      	b.n	800a772 <_printf_common+0xb6>
 800a760:	2301      	movs	r3, #1
 800a762:	4652      	mov	r2, sl
 800a764:	4639      	mov	r1, r7
 800a766:	4630      	mov	r0, r6
 800a768:	47c0      	blx	r8
 800a76a:	3001      	adds	r0, #1
 800a76c:	d103      	bne.n	800a776 <_printf_common+0xba>
 800a76e:	f04f 30ff 	mov.w	r0, #4294967295
 800a772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a776:	3501      	adds	r5, #1
 800a778:	e7c3      	b.n	800a702 <_printf_common+0x46>
 800a77a:	18e1      	adds	r1, r4, r3
 800a77c:	1c5a      	adds	r2, r3, #1
 800a77e:	2030      	movs	r0, #48	; 0x30
 800a780:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a784:	4422      	add	r2, r4
 800a786:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a78a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a78e:	3302      	adds	r3, #2
 800a790:	e7c5      	b.n	800a71e <_printf_common+0x62>
 800a792:	2301      	movs	r3, #1
 800a794:	4622      	mov	r2, r4
 800a796:	4639      	mov	r1, r7
 800a798:	4630      	mov	r0, r6
 800a79a:	47c0      	blx	r8
 800a79c:	3001      	adds	r0, #1
 800a79e:	d0e6      	beq.n	800a76e <_printf_common+0xb2>
 800a7a0:	f109 0901 	add.w	r9, r9, #1
 800a7a4:	e7d8      	b.n	800a758 <_printf_common+0x9c>
	...

0800a7a8 <_printf_i>:
 800a7a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a7ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a7b0:	460c      	mov	r4, r1
 800a7b2:	7e09      	ldrb	r1, [r1, #24]
 800a7b4:	b085      	sub	sp, #20
 800a7b6:	296e      	cmp	r1, #110	; 0x6e
 800a7b8:	4617      	mov	r7, r2
 800a7ba:	4606      	mov	r6, r0
 800a7bc:	4698      	mov	r8, r3
 800a7be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7c0:	f000 80b3 	beq.w	800a92a <_printf_i+0x182>
 800a7c4:	d822      	bhi.n	800a80c <_printf_i+0x64>
 800a7c6:	2963      	cmp	r1, #99	; 0x63
 800a7c8:	d036      	beq.n	800a838 <_printf_i+0x90>
 800a7ca:	d80a      	bhi.n	800a7e2 <_printf_i+0x3a>
 800a7cc:	2900      	cmp	r1, #0
 800a7ce:	f000 80b9 	beq.w	800a944 <_printf_i+0x19c>
 800a7d2:	2958      	cmp	r1, #88	; 0x58
 800a7d4:	f000 8083 	beq.w	800a8de <_printf_i+0x136>
 800a7d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a7e0:	e032      	b.n	800a848 <_printf_i+0xa0>
 800a7e2:	2964      	cmp	r1, #100	; 0x64
 800a7e4:	d001      	beq.n	800a7ea <_printf_i+0x42>
 800a7e6:	2969      	cmp	r1, #105	; 0x69
 800a7e8:	d1f6      	bne.n	800a7d8 <_printf_i+0x30>
 800a7ea:	6820      	ldr	r0, [r4, #0]
 800a7ec:	6813      	ldr	r3, [r2, #0]
 800a7ee:	0605      	lsls	r5, r0, #24
 800a7f0:	f103 0104 	add.w	r1, r3, #4
 800a7f4:	d52a      	bpl.n	800a84c <_printf_i+0xa4>
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	6011      	str	r1, [r2, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	da03      	bge.n	800a806 <_printf_i+0x5e>
 800a7fe:	222d      	movs	r2, #45	; 0x2d
 800a800:	425b      	negs	r3, r3
 800a802:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a806:	486f      	ldr	r0, [pc, #444]	; (800a9c4 <_printf_i+0x21c>)
 800a808:	220a      	movs	r2, #10
 800a80a:	e039      	b.n	800a880 <_printf_i+0xd8>
 800a80c:	2973      	cmp	r1, #115	; 0x73
 800a80e:	f000 809d 	beq.w	800a94c <_printf_i+0x1a4>
 800a812:	d808      	bhi.n	800a826 <_printf_i+0x7e>
 800a814:	296f      	cmp	r1, #111	; 0x6f
 800a816:	d020      	beq.n	800a85a <_printf_i+0xb2>
 800a818:	2970      	cmp	r1, #112	; 0x70
 800a81a:	d1dd      	bne.n	800a7d8 <_printf_i+0x30>
 800a81c:	6823      	ldr	r3, [r4, #0]
 800a81e:	f043 0320 	orr.w	r3, r3, #32
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	e003      	b.n	800a82e <_printf_i+0x86>
 800a826:	2975      	cmp	r1, #117	; 0x75
 800a828:	d017      	beq.n	800a85a <_printf_i+0xb2>
 800a82a:	2978      	cmp	r1, #120	; 0x78
 800a82c:	d1d4      	bne.n	800a7d8 <_printf_i+0x30>
 800a82e:	2378      	movs	r3, #120	; 0x78
 800a830:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a834:	4864      	ldr	r0, [pc, #400]	; (800a9c8 <_printf_i+0x220>)
 800a836:	e055      	b.n	800a8e4 <_printf_i+0x13c>
 800a838:	6813      	ldr	r3, [r2, #0]
 800a83a:	1d19      	adds	r1, r3, #4
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	6011      	str	r1, [r2, #0]
 800a840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a848:	2301      	movs	r3, #1
 800a84a:	e08c      	b.n	800a966 <_printf_i+0x1be>
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	6011      	str	r1, [r2, #0]
 800a850:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a854:	bf18      	it	ne
 800a856:	b21b      	sxthne	r3, r3
 800a858:	e7cf      	b.n	800a7fa <_printf_i+0x52>
 800a85a:	6813      	ldr	r3, [r2, #0]
 800a85c:	6825      	ldr	r5, [r4, #0]
 800a85e:	1d18      	adds	r0, r3, #4
 800a860:	6010      	str	r0, [r2, #0]
 800a862:	0628      	lsls	r0, r5, #24
 800a864:	d501      	bpl.n	800a86a <_printf_i+0xc2>
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	e002      	b.n	800a870 <_printf_i+0xc8>
 800a86a:	0668      	lsls	r0, r5, #25
 800a86c:	d5fb      	bpl.n	800a866 <_printf_i+0xbe>
 800a86e:	881b      	ldrh	r3, [r3, #0]
 800a870:	4854      	ldr	r0, [pc, #336]	; (800a9c4 <_printf_i+0x21c>)
 800a872:	296f      	cmp	r1, #111	; 0x6f
 800a874:	bf14      	ite	ne
 800a876:	220a      	movne	r2, #10
 800a878:	2208      	moveq	r2, #8
 800a87a:	2100      	movs	r1, #0
 800a87c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a880:	6865      	ldr	r5, [r4, #4]
 800a882:	60a5      	str	r5, [r4, #8]
 800a884:	2d00      	cmp	r5, #0
 800a886:	f2c0 8095 	blt.w	800a9b4 <_printf_i+0x20c>
 800a88a:	6821      	ldr	r1, [r4, #0]
 800a88c:	f021 0104 	bic.w	r1, r1, #4
 800a890:	6021      	str	r1, [r4, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d13d      	bne.n	800a912 <_printf_i+0x16a>
 800a896:	2d00      	cmp	r5, #0
 800a898:	f040 808e 	bne.w	800a9b8 <_printf_i+0x210>
 800a89c:	4665      	mov	r5, ip
 800a89e:	2a08      	cmp	r2, #8
 800a8a0:	d10b      	bne.n	800a8ba <_printf_i+0x112>
 800a8a2:	6823      	ldr	r3, [r4, #0]
 800a8a4:	07db      	lsls	r3, r3, #31
 800a8a6:	d508      	bpl.n	800a8ba <_printf_i+0x112>
 800a8a8:	6923      	ldr	r3, [r4, #16]
 800a8aa:	6862      	ldr	r2, [r4, #4]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	bfde      	ittt	le
 800a8b0:	2330      	movle	r3, #48	; 0x30
 800a8b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a8ba:	ebac 0305 	sub.w	r3, ip, r5
 800a8be:	6123      	str	r3, [r4, #16]
 800a8c0:	f8cd 8000 	str.w	r8, [sp]
 800a8c4:	463b      	mov	r3, r7
 800a8c6:	aa03      	add	r2, sp, #12
 800a8c8:	4621      	mov	r1, r4
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f7ff fef6 	bl	800a6bc <_printf_common>
 800a8d0:	3001      	adds	r0, #1
 800a8d2:	d14d      	bne.n	800a970 <_printf_i+0x1c8>
 800a8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8d8:	b005      	add	sp, #20
 800a8da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8de:	4839      	ldr	r0, [pc, #228]	; (800a9c4 <_printf_i+0x21c>)
 800a8e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a8e4:	6813      	ldr	r3, [r2, #0]
 800a8e6:	6821      	ldr	r1, [r4, #0]
 800a8e8:	1d1d      	adds	r5, r3, #4
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	6015      	str	r5, [r2, #0]
 800a8ee:	060a      	lsls	r2, r1, #24
 800a8f0:	d50b      	bpl.n	800a90a <_printf_i+0x162>
 800a8f2:	07ca      	lsls	r2, r1, #31
 800a8f4:	bf44      	itt	mi
 800a8f6:	f041 0120 	orrmi.w	r1, r1, #32
 800a8fa:	6021      	strmi	r1, [r4, #0]
 800a8fc:	b91b      	cbnz	r3, 800a906 <_printf_i+0x15e>
 800a8fe:	6822      	ldr	r2, [r4, #0]
 800a900:	f022 0220 	bic.w	r2, r2, #32
 800a904:	6022      	str	r2, [r4, #0]
 800a906:	2210      	movs	r2, #16
 800a908:	e7b7      	b.n	800a87a <_printf_i+0xd2>
 800a90a:	064d      	lsls	r5, r1, #25
 800a90c:	bf48      	it	mi
 800a90e:	b29b      	uxthmi	r3, r3
 800a910:	e7ef      	b.n	800a8f2 <_printf_i+0x14a>
 800a912:	4665      	mov	r5, ip
 800a914:	fbb3 f1f2 	udiv	r1, r3, r2
 800a918:	fb02 3311 	mls	r3, r2, r1, r3
 800a91c:	5cc3      	ldrb	r3, [r0, r3]
 800a91e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a922:	460b      	mov	r3, r1
 800a924:	2900      	cmp	r1, #0
 800a926:	d1f5      	bne.n	800a914 <_printf_i+0x16c>
 800a928:	e7b9      	b.n	800a89e <_printf_i+0xf6>
 800a92a:	6813      	ldr	r3, [r2, #0]
 800a92c:	6825      	ldr	r5, [r4, #0]
 800a92e:	6961      	ldr	r1, [r4, #20]
 800a930:	1d18      	adds	r0, r3, #4
 800a932:	6010      	str	r0, [r2, #0]
 800a934:	0628      	lsls	r0, r5, #24
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	d501      	bpl.n	800a93e <_printf_i+0x196>
 800a93a:	6019      	str	r1, [r3, #0]
 800a93c:	e002      	b.n	800a944 <_printf_i+0x19c>
 800a93e:	066a      	lsls	r2, r5, #25
 800a940:	d5fb      	bpl.n	800a93a <_printf_i+0x192>
 800a942:	8019      	strh	r1, [r3, #0]
 800a944:	2300      	movs	r3, #0
 800a946:	6123      	str	r3, [r4, #16]
 800a948:	4665      	mov	r5, ip
 800a94a:	e7b9      	b.n	800a8c0 <_printf_i+0x118>
 800a94c:	6813      	ldr	r3, [r2, #0]
 800a94e:	1d19      	adds	r1, r3, #4
 800a950:	6011      	str	r1, [r2, #0]
 800a952:	681d      	ldr	r5, [r3, #0]
 800a954:	6862      	ldr	r2, [r4, #4]
 800a956:	2100      	movs	r1, #0
 800a958:	4628      	mov	r0, r5
 800a95a:	f7f5 fc41 	bl	80001e0 <memchr>
 800a95e:	b108      	cbz	r0, 800a964 <_printf_i+0x1bc>
 800a960:	1b40      	subs	r0, r0, r5
 800a962:	6060      	str	r0, [r4, #4]
 800a964:	6863      	ldr	r3, [r4, #4]
 800a966:	6123      	str	r3, [r4, #16]
 800a968:	2300      	movs	r3, #0
 800a96a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a96e:	e7a7      	b.n	800a8c0 <_printf_i+0x118>
 800a970:	6923      	ldr	r3, [r4, #16]
 800a972:	462a      	mov	r2, r5
 800a974:	4639      	mov	r1, r7
 800a976:	4630      	mov	r0, r6
 800a978:	47c0      	blx	r8
 800a97a:	3001      	adds	r0, #1
 800a97c:	d0aa      	beq.n	800a8d4 <_printf_i+0x12c>
 800a97e:	6823      	ldr	r3, [r4, #0]
 800a980:	079b      	lsls	r3, r3, #30
 800a982:	d413      	bmi.n	800a9ac <_printf_i+0x204>
 800a984:	68e0      	ldr	r0, [r4, #12]
 800a986:	9b03      	ldr	r3, [sp, #12]
 800a988:	4298      	cmp	r0, r3
 800a98a:	bfb8      	it	lt
 800a98c:	4618      	movlt	r0, r3
 800a98e:	e7a3      	b.n	800a8d8 <_printf_i+0x130>
 800a990:	2301      	movs	r3, #1
 800a992:	464a      	mov	r2, r9
 800a994:	4639      	mov	r1, r7
 800a996:	4630      	mov	r0, r6
 800a998:	47c0      	blx	r8
 800a99a:	3001      	adds	r0, #1
 800a99c:	d09a      	beq.n	800a8d4 <_printf_i+0x12c>
 800a99e:	3501      	adds	r5, #1
 800a9a0:	68e3      	ldr	r3, [r4, #12]
 800a9a2:	9a03      	ldr	r2, [sp, #12]
 800a9a4:	1a9b      	subs	r3, r3, r2
 800a9a6:	42ab      	cmp	r3, r5
 800a9a8:	dcf2      	bgt.n	800a990 <_printf_i+0x1e8>
 800a9aa:	e7eb      	b.n	800a984 <_printf_i+0x1dc>
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	f104 0919 	add.w	r9, r4, #25
 800a9b2:	e7f5      	b.n	800a9a0 <_printf_i+0x1f8>
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1ac      	bne.n	800a912 <_printf_i+0x16a>
 800a9b8:	7803      	ldrb	r3, [r0, #0]
 800a9ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9c2:	e76c      	b.n	800a89e <_printf_i+0xf6>
 800a9c4:	0800b98d 	.word	0x0800b98d
 800a9c8:	0800b99e 	.word	0x0800b99e

0800a9cc <_sbrk_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	4c06      	ldr	r4, [pc, #24]	; (800a9e8 <_sbrk_r+0x1c>)
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	4605      	mov	r5, r0
 800a9d4:	4608      	mov	r0, r1
 800a9d6:	6023      	str	r3, [r4, #0]
 800a9d8:	f7f9 fe66 	bl	80046a8 <_sbrk>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d102      	bne.n	800a9e6 <_sbrk_r+0x1a>
 800a9e0:	6823      	ldr	r3, [r4, #0]
 800a9e2:	b103      	cbz	r3, 800a9e6 <_sbrk_r+0x1a>
 800a9e4:	602b      	str	r3, [r5, #0]
 800a9e6:	bd38      	pop	{r3, r4, r5, pc}
 800a9e8:	20001154 	.word	0x20001154

0800a9ec <__sread>:
 800a9ec:	b510      	push	{r4, lr}
 800a9ee:	460c      	mov	r4, r1
 800a9f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f4:	f000 f8d6 	bl	800aba4 <_read_r>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	bfab      	itete	ge
 800a9fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a9fe:	89a3      	ldrhlt	r3, [r4, #12]
 800aa00:	181b      	addge	r3, r3, r0
 800aa02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa06:	bfac      	ite	ge
 800aa08:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa0a:	81a3      	strhlt	r3, [r4, #12]
 800aa0c:	bd10      	pop	{r4, pc}

0800aa0e <__swrite>:
 800aa0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa12:	461f      	mov	r7, r3
 800aa14:	898b      	ldrh	r3, [r1, #12]
 800aa16:	05db      	lsls	r3, r3, #23
 800aa18:	4605      	mov	r5, r0
 800aa1a:	460c      	mov	r4, r1
 800aa1c:	4616      	mov	r6, r2
 800aa1e:	d505      	bpl.n	800aa2c <__swrite+0x1e>
 800aa20:	2302      	movs	r3, #2
 800aa22:	2200      	movs	r2, #0
 800aa24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa28:	f000 f868 	bl	800aafc <_lseek_r>
 800aa2c:	89a3      	ldrh	r3, [r4, #12]
 800aa2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa36:	81a3      	strh	r3, [r4, #12]
 800aa38:	4632      	mov	r2, r6
 800aa3a:	463b      	mov	r3, r7
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa42:	f000 b817 	b.w	800aa74 <_write_r>

0800aa46 <__sseek>:
 800aa46:	b510      	push	{r4, lr}
 800aa48:	460c      	mov	r4, r1
 800aa4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa4e:	f000 f855 	bl	800aafc <_lseek_r>
 800aa52:	1c43      	adds	r3, r0, #1
 800aa54:	89a3      	ldrh	r3, [r4, #12]
 800aa56:	bf15      	itete	ne
 800aa58:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa62:	81a3      	strheq	r3, [r4, #12]
 800aa64:	bf18      	it	ne
 800aa66:	81a3      	strhne	r3, [r4, #12]
 800aa68:	bd10      	pop	{r4, pc}

0800aa6a <__sclose>:
 800aa6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa6e:	f000 b813 	b.w	800aa98 <_close_r>
	...

0800aa74 <_write_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4c07      	ldr	r4, [pc, #28]	; (800aa94 <_write_r+0x20>)
 800aa78:	4605      	mov	r5, r0
 800aa7a:	4608      	mov	r0, r1
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	2200      	movs	r2, #0
 800aa80:	6022      	str	r2, [r4, #0]
 800aa82:	461a      	mov	r2, r3
 800aa84:	f7f9 fdbf 	bl	8004606 <_write>
 800aa88:	1c43      	adds	r3, r0, #1
 800aa8a:	d102      	bne.n	800aa92 <_write_r+0x1e>
 800aa8c:	6823      	ldr	r3, [r4, #0]
 800aa8e:	b103      	cbz	r3, 800aa92 <_write_r+0x1e>
 800aa90:	602b      	str	r3, [r5, #0]
 800aa92:	bd38      	pop	{r3, r4, r5, pc}
 800aa94:	20001154 	.word	0x20001154

0800aa98 <_close_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4c06      	ldr	r4, [pc, #24]	; (800aab4 <_close_r+0x1c>)
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4605      	mov	r5, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	f7f9 fdcb 	bl	800463e <_close>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_close_r+0x1a>
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_close_r+0x1a>
 800aab0:	602b      	str	r3, [r5, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	20001154 	.word	0x20001154

0800aab8 <_fstat_r>:
 800aab8:	b538      	push	{r3, r4, r5, lr}
 800aaba:	4c07      	ldr	r4, [pc, #28]	; (800aad8 <_fstat_r+0x20>)
 800aabc:	2300      	movs	r3, #0
 800aabe:	4605      	mov	r5, r0
 800aac0:	4608      	mov	r0, r1
 800aac2:	4611      	mov	r1, r2
 800aac4:	6023      	str	r3, [r4, #0]
 800aac6:	f7f9 fdc6 	bl	8004656 <_fstat>
 800aaca:	1c43      	adds	r3, r0, #1
 800aacc:	d102      	bne.n	800aad4 <_fstat_r+0x1c>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	b103      	cbz	r3, 800aad4 <_fstat_r+0x1c>
 800aad2:	602b      	str	r3, [r5, #0]
 800aad4:	bd38      	pop	{r3, r4, r5, pc}
 800aad6:	bf00      	nop
 800aad8:	20001154 	.word	0x20001154

0800aadc <_isatty_r>:
 800aadc:	b538      	push	{r3, r4, r5, lr}
 800aade:	4c06      	ldr	r4, [pc, #24]	; (800aaf8 <_isatty_r+0x1c>)
 800aae0:	2300      	movs	r3, #0
 800aae2:	4605      	mov	r5, r0
 800aae4:	4608      	mov	r0, r1
 800aae6:	6023      	str	r3, [r4, #0]
 800aae8:	f7f9 fdc5 	bl	8004676 <_isatty>
 800aaec:	1c43      	adds	r3, r0, #1
 800aaee:	d102      	bne.n	800aaf6 <_isatty_r+0x1a>
 800aaf0:	6823      	ldr	r3, [r4, #0]
 800aaf2:	b103      	cbz	r3, 800aaf6 <_isatty_r+0x1a>
 800aaf4:	602b      	str	r3, [r5, #0]
 800aaf6:	bd38      	pop	{r3, r4, r5, pc}
 800aaf8:	20001154 	.word	0x20001154

0800aafc <_lseek_r>:
 800aafc:	b538      	push	{r3, r4, r5, lr}
 800aafe:	4c07      	ldr	r4, [pc, #28]	; (800ab1c <_lseek_r+0x20>)
 800ab00:	4605      	mov	r5, r0
 800ab02:	4608      	mov	r0, r1
 800ab04:	4611      	mov	r1, r2
 800ab06:	2200      	movs	r2, #0
 800ab08:	6022      	str	r2, [r4, #0]
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	f7f9 fdbe 	bl	800468c <_lseek>
 800ab10:	1c43      	adds	r3, r0, #1
 800ab12:	d102      	bne.n	800ab1a <_lseek_r+0x1e>
 800ab14:	6823      	ldr	r3, [r4, #0]
 800ab16:	b103      	cbz	r3, 800ab1a <_lseek_r+0x1e>
 800ab18:	602b      	str	r3, [r5, #0]
 800ab1a:	bd38      	pop	{r3, r4, r5, pc}
 800ab1c:	20001154 	.word	0x20001154

0800ab20 <memmove>:
 800ab20:	4288      	cmp	r0, r1
 800ab22:	b510      	push	{r4, lr}
 800ab24:	eb01 0302 	add.w	r3, r1, r2
 800ab28:	d807      	bhi.n	800ab3a <memmove+0x1a>
 800ab2a:	1e42      	subs	r2, r0, #1
 800ab2c:	4299      	cmp	r1, r3
 800ab2e:	d00a      	beq.n	800ab46 <memmove+0x26>
 800ab30:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab34:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ab38:	e7f8      	b.n	800ab2c <memmove+0xc>
 800ab3a:	4283      	cmp	r3, r0
 800ab3c:	d9f5      	bls.n	800ab2a <memmove+0xa>
 800ab3e:	1881      	adds	r1, r0, r2
 800ab40:	1ad2      	subs	r2, r2, r3
 800ab42:	42d3      	cmn	r3, r2
 800ab44:	d100      	bne.n	800ab48 <memmove+0x28>
 800ab46:	bd10      	pop	{r4, pc}
 800ab48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab4c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ab50:	e7f7      	b.n	800ab42 <memmove+0x22>

0800ab52 <__malloc_lock>:
 800ab52:	4770      	bx	lr

0800ab54 <__malloc_unlock>:
 800ab54:	4770      	bx	lr

0800ab56 <_realloc_r>:
 800ab56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab58:	4607      	mov	r7, r0
 800ab5a:	4614      	mov	r4, r2
 800ab5c:	460e      	mov	r6, r1
 800ab5e:	b921      	cbnz	r1, 800ab6a <_realloc_r+0x14>
 800ab60:	4611      	mov	r1, r2
 800ab62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ab66:	f7ff babd 	b.w	800a0e4 <_malloc_r>
 800ab6a:	b922      	cbnz	r2, 800ab76 <_realloc_r+0x20>
 800ab6c:	f7ff fa6c 	bl	800a048 <_free_r>
 800ab70:	4625      	mov	r5, r4
 800ab72:	4628      	mov	r0, r5
 800ab74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab76:	f000 f827 	bl	800abc8 <_malloc_usable_size_r>
 800ab7a:	42a0      	cmp	r0, r4
 800ab7c:	d20f      	bcs.n	800ab9e <_realloc_r+0x48>
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7ff faaf 	bl	800a0e4 <_malloc_r>
 800ab86:	4605      	mov	r5, r0
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	d0f2      	beq.n	800ab72 <_realloc_r+0x1c>
 800ab8c:	4631      	mov	r1, r6
 800ab8e:	4622      	mov	r2, r4
 800ab90:	f7fe fe61 	bl	8009856 <memcpy>
 800ab94:	4631      	mov	r1, r6
 800ab96:	4638      	mov	r0, r7
 800ab98:	f7ff fa56 	bl	800a048 <_free_r>
 800ab9c:	e7e9      	b.n	800ab72 <_realloc_r+0x1c>
 800ab9e:	4635      	mov	r5, r6
 800aba0:	e7e7      	b.n	800ab72 <_realloc_r+0x1c>
	...

0800aba4 <_read_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4c07      	ldr	r4, [pc, #28]	; (800abc4 <_read_r+0x20>)
 800aba8:	4605      	mov	r5, r0
 800abaa:	4608      	mov	r0, r1
 800abac:	4611      	mov	r1, r2
 800abae:	2200      	movs	r2, #0
 800abb0:	6022      	str	r2, [r4, #0]
 800abb2:	461a      	mov	r2, r3
 800abb4:	f7f9 fd0a 	bl	80045cc <_read>
 800abb8:	1c43      	adds	r3, r0, #1
 800abba:	d102      	bne.n	800abc2 <_read_r+0x1e>
 800abbc:	6823      	ldr	r3, [r4, #0]
 800abbe:	b103      	cbz	r3, 800abc2 <_read_r+0x1e>
 800abc0:	602b      	str	r3, [r5, #0]
 800abc2:	bd38      	pop	{r3, r4, r5, pc}
 800abc4:	20001154 	.word	0x20001154

0800abc8 <_malloc_usable_size_r>:
 800abc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abcc:	1f18      	subs	r0, r3, #4
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfbc      	itt	lt
 800abd2:	580b      	ldrlt	r3, [r1, r0]
 800abd4:	18c0      	addlt	r0, r0, r3
 800abd6:	4770      	bx	lr

0800abd8 <_init>:
 800abd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abda:	bf00      	nop
 800abdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abde:	bc08      	pop	{r3}
 800abe0:	469e      	mov	lr, r3
 800abe2:	4770      	bx	lr

0800abe4 <_fini>:
 800abe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe6:	bf00      	nop
 800abe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abea:	bc08      	pop	{r3}
 800abec:	469e      	mov	lr, r3
 800abee:	4770      	bx	lr
