Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0.ip --block-symbol-file --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0 --family=Agilex --part=AGFB014R24B2E2V
Warning: eth_tse_0.altera_eth_tse_inst: Example Design: "example_design" for this setting is not available. Please refer to Presets to apply setting for example design
Info: eth_tse_0.altera_eth_tse_inst: This configuration cannot be used with E-tile device.
Warning: eth_tse_0.altera_eth_tse_inst: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Warning: eth_tse_0.altera_eth_tse_inst.i_lvdsio_terminator_0.pll_areset_iopll: Associated reset sinks not declared
Warning: eth_tse_0.altera_eth_tse_inst.iopll: Able to implement PLL - Actual VCO frequency differs from requested setting
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll mode the loaden MUST be outclk0,1,2 of the pll
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll the phase outputs of the pll must be enabled
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll the pll's lock output should connect to ext_pll_locked and use the pll locked from the lvds
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: Agilex devices use a True Differential Signaling IO standard that can be used with LVDS IO standard at a lower offset voltage range.
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll mode the loaden MUST be outclk0,1,2 of the pll
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll the phase outputs of the pll must be enabled
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll the pll's lock output should connect to ext_pll_locked and use the pll locked from the lvds
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: Agilex devices use a True Differential Signaling IO standard that can be used with LVDS IO standard at a lower offset voltage range.
Warning: eth_tse_0.altera_eth_tse_inst.ref_clk_module.out_clk/iopll.refclk: iopll.refclk requires 125000000Hz, but source has frequency of 0Hz
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0.ip --synthesis=VERILOG --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_sgmii/eth_tse_0 --family=Agilex --part=AGFB014R24B2E2V
Warning: eth_tse_0.altera_eth_tse_inst: Example Design: "example_design" for this setting is not available. Please refer to Presets to apply setting for example design
Info: eth_tse_0.altera_eth_tse_inst: This configuration cannot be used with E-tile device.
Warning: eth_tse_0.altera_eth_tse_inst: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Warning: eth_tse_0.altera_eth_tse_inst.i_lvdsio_terminator_0.pll_areset_iopll: Associated reset sinks not declared
Warning: eth_tse_0.altera_eth_tse_inst.iopll: Able to implement PLL - Actual VCO frequency differs from requested setting
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll mode the loaden MUST be outclk0,1,2 of the pll
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll the phase outputs of the pll must be enabled
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: To use the CPA with external pll the pll's lock output should connect to ext_pll_locked and use the pll locked from the lvds
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_tx_0: Agilex devices use a True Differential Signaling IO standard that can be used with LVDS IO standard at a lower offset voltage range.
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll mode the loaden MUST be outclk0,1,2 of the pll
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll the phase outputs of the pll must be enabled
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: To use the CPA with external pll the pll's lock output should connect to ext_pll_locked and use the pll locked from the lvds
Info: eth_tse_0.altera_eth_tse_inst.i_lvdsio_rx_0: Agilex devices use a True Differential Signaling IO standard that can be used with LVDS IO standard at a lower offset voltage range.
Warning: eth_tse_0.altera_eth_tse_inst.ref_clk_module.out_clk/iopll.refclk: iopll.refclk requires 125000000Hz, but source has frequency of 0Hz
Info: eth_tse_0: "Transforming system: eth_tse_0"
Info: eth_tse_0: "Naming system components in system: eth_tse_0"
Info: eth_tse_0: "Processing generation queue"
Info: eth_tse_0: "Generating: eth_tse_0"
Info: eth_tse_0: "Generating: eth_tse_0_altera_eth_tse_2110_rbegixy"
Info: eth_tse_0: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
Info: eth_tse_0: "Generating: altera_eth_tse_ag_lvds_terminator"
Info: eth_tse_0: "Generating: eth_tse_0_altera_iopll_1931_c6qpzfa"
Info: eth_tse_0: "Generating: eth_tse_0_altera_lvds_2001_f6avgwq"
Info: eth_tse_0: "Generating: eth_tse_0_altera_lvds_2001_2asfj3i"
Info: eth_tse_0: "Generating: eth_tse_0_intel_lvds_core10_191_vvutosq"
Info: eth_tse_0: "Generating: eth_tse_0_intel_lvds_core10_191_4tqn4ji"
Info: eth_tse_0: Done "eth_tse_0" with 9 modules, 115 files
Info: Finished: Create HDL design files for synthesis
