<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <link rel='stylesheet' type='text/css' href='main.css'>
    <link rel='stylesheet' type='text/css' href='cov.css'>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Testplan simulation results</title>
</head>
<body>
    <div class="content">
        <header>
            <nav class="navbar">
                <div class="nav-left">
                    
                    <div class="nav-urls">
                        <a href="./index-top.html" class="button tooltip">
                            <img src="assets/caret.svg" alt="Back" style="transform: scale(-2) translatey(-1px);" />
                            <span class="tooltip-text tooltip-text-right">Go Back</span>
                        </a>
                    </div>
                    

                    <span class="container-title">
                        Recovery bypass
                    </span>

                    

                    
                    <div class="nav-urls">
                        <a href="https://github.com/chipsalliance/i3c-core/tree/main//verification/testplan/top/target_recovery_bypass.hjson" class="button tooltip">
                            <img src="assets/code.svg" alt="Source" style="transform: scale(1.25) translatey(1px);"/>
                            <span class="tooltip-text tooltip-text-right">Go to testplan source</span>
                        </a>
                    </div>
                    

                </div>
                
                <div class="nav-right">
                    
                    <div class="nav-item">
                        <img src="./assets/date.svg" alt="Run on"/>
                        12/27/25/35/2025 07:35
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/repo.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core">i3c-core</a>
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/branch.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core/tree/main">main</a>
                    </div>
                    
                    
                    <div class="nav-item">
                        <img src="./assets/commit.svg" alt="Run on"/>
                        <a target="_blank" href="https://github.com/chipsalliance/i3c-core/commit/bbbae8f8">bbbae8f8</a>
                    </div>
                    
                </div>
                
            </nav>
        </header>
        <center class='results'>
        <div class="page-wrapper">
            <div class="test-results">
                <div class="table-wrapper">
                    
<h3> Test Results
 </h3><table>
<thead>
<tr><th style="text-align: center;">                                                       Name                                                       </th><th>Tests                                                                                                                                                   </th><th style="text-align: center;"> Max Job Runtime </th><th style="text-align: center;"> Simulated Time </th><th style="text-align: center;"> Passing </th><th style="text-align: center;"> Total </th><th style="text-align: center;">               Pass Rate                </th></tr>
</thead>
<tbody>
<tr><td style="text-align: center;">                                                         <span title='Verify basic bypass functionality
- Enable I3C Core bypass in the Recovery Handler via CSR
- Write to the TTI TX Data Queue and read from the Indirect FIFO Queue
- Compare the data and verify it hasn't changed'>simple_write_read<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L96>indirect_fifo_write</a>             </td><td style="text-align: center;">      3.367      </td><td style="text-align: center;">   14257.464    </td><td style="text-align: center;">    2    </td><td style="text-align: center;">   2   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify accessibility of CSRs as specified in the OCP Secure Firmware Recovery
specification with additional bypass features
- Write to all RW and read from all RO Secure Firmware Recovery Registers
- Write to bypass registers with W1C property
- Ensure the reserved fields of tested registers were not written
- Ensure RW registers can be written and read back
- Ensure RO registers cannot be written
- Perform checks with bypass disabled and enabled'>check_csr_access<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L1009>ocp_csr_access_bypass_enabled</a> </td><td style="text-align: center;">      0.119      </td><td style="text-align: center;">    434.000     </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                                                                                  </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L1014>ocp_csr_access_bypass_disabled</a></td><td style="text-align: center;">      3.609      </td><td style="text-align: center;">   14326.000    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify recovery status wires as specified in the Caliptra SS Hardware Specification
- Write to the TTI TX Queue and read from the Indirect FIFO Queue.
- Ensuring correct state of the `payload_available` wire
- Write to the Recovery Control CSR to activate an image
- Ensure correct state of the `image_activated` wire'>recovery_status_wires<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L362>payload_available</a>              </td><td style="text-align: center;">     16.016      </td><td style="text-align: center;">   107387.035   </td><td style="text-align: center;">    2    </td><td style="text-align: center;">   2   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                                                                                  </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L426>image_activated</a>                </td><td style="text-align: center;">      1.063      </td><td style="text-align: center;">    6691.645    </td><td style="text-align: center;">    2    </td><td style="text-align: center;">   2   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;"> <span title='Verify that access is rejected when the Indirect FIFO Queue overflows'>indirect_fifo_overflow<span> </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L183>indirect_fifo_overflow</a>         </td><td style="text-align: center;">      0.198      </td><td style="text-align: center;">    830.000     </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;"><span title='Verify that access is rejected when the Indirect FIFO Queue underflows'>indirect_fifo_underflow<span></td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L208>indirect_fifo_underflow</a>        </td><td style="text-align: center;">      0.024      </td><td style="text-align: center;">     54.000     </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify that Recovery Handler with bypass enabled is not in any way interfered by any
I3C bus traffic'>i3c_bus_traffic_during_loopback<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L477>i3c_bus_traffic_during_loopback</a></td><td style="text-align: center;">     17.201      </td><td style="text-align: center;">   78362.060    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify that AXI access to Secure Firmware Recovery registers is filtered
- AXI IDs from privileged ID list should always grant access to all registers
- Once ID filtering is disabled, register access should be granted regardless of the
  transaction ID
- With ID filtering enabled, all transactions with ID outside of the privileged ID list
  should be rejected with SLVERR response and register access request should not be
  propagated to the CPUIF'>check_axi_filtering<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L819>axi_filtering</a>                  </td><td style="text-align: center;">      0.583      </td><td style="text-align: center;">    2012.000    </td><td style="text-align: center;">    1    </td><td style="text-align: center;">   1   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify that Recovery Handler with bypass enabled can perform full Recovery Sequence
as specified in the Caliptra Root of Trust specification'>recovery_flow<span>                                                          </td><td><a href=https://github.com/chipsalliance/i3c-core/tree/main//verification/cocotb/top/lib_i3c_top/test_bypass.py#L562>recovery_flow</a>                  </td><td style="text-align: center;">     57.736      </td><td style="text-align: center;">   348587.612   </td><td style="text-align: center;">    2    </td><td style="text-align: center;">   2   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
<tr><td style="text-align: center;">                                                         <span title='Verify that Caliptra Subsystem can perform full Recovery Sequence with I3C Core with
bypass feature enabled. This test will run software on both Caliptra core and Caliptra
MCU to interact with the I3C Core and Caliptra RoT.
- MCU should initialize I3C Core with bypass enabled
- Caliptra ROM should enable Recovery Mode
- MCU should load image to Indirect FIFO Queue which will be read by Caliptra ROM
- MCU should activate an image
- Caliptra ROM should write an image to MCU SRAM
- The image should be identical with the one read form simulated QSPI'>cptra_mcu_recovery<span>                                                          </td><td>cptra_mcu_recovery                                                                                                                                      </td><td style="text-align: center;">                 </td><td style="text-align: center;">                </td><td style="text-align: center;">    0    </td><td style="text-align: center;">   0   </td><td style="text-align: center;"><span style="color: #737373">--%</span> </td></tr>
<tr><td style="text-align: center;">                                                                                                                  </td><td><b>TOTAL</b>                                                                                                                                            </td><td style="text-align: center;">                 </td><td style="text-align: center;">                </td><td style="text-align: center;">   14    </td><td style="text-align: center;">  14   </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
</tbody>
</table>

                </div>
            </div>
            <div class="progress-table">
                <div class="table-wrapper">
                    
<h3> Testplan Progress
 </h3><table>
<thead>
<tr><th style="text-align: center;"> Implemented tests </th><th style="text-align: center;"> Planned tests </th><th style="text-align: center;">         Implementation progress         </th><th style="text-align: center;"> Passing runs </th><th style="text-align: center;"> Total runs </th><th style="text-align: center;">               Pass rate                </th></tr>
</thead>
<tbody>
<tr><td style="text-align: center;">        10         </td><td style="text-align: center;">      11       </td><td style="text-align: center;"><span style="color: #22c55e">90.9%</span></td><td style="text-align: center;">      14      </td><td style="text-align: center;">     14     </td><td style="text-align: center;"><span style="color: #22c55e">100%</span></td></tr>
</tbody>
</table>

                </div>
            </div>
        </div>
        </center>
    </div>
    <footer>
    </footer>
</body>

<script>
const header = document.querySelector('header');
const colHeaders = document.querySelectorAll("th");
const tableWrapper = document.querySelector('.table-wrapper');

function updateOffsets() {
    const headerHeight = header.offsetHeight + "px";
    tableWrapper.style.marginTop = headerHeight;
    colHeaders.forEach((col) => {
        col.style.top = headerHeight;
    })
}

window.addEventListener('resize', updateOffsets, {passive: true});
window.addEventListener('load', updateOffsets, {passive: true});
</script>

</html>
