0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/fifo_serio_test.v,1693225018,verilog,,,,fifo_serio_test,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v,1693224766,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/sq_circuits_design/rs_latch.v,,fifo_serio_design,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/sq_circuits_design/dff_behavioral.v,1693225939,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v,,flopenr;flopenrc_async;flopr;floprc_async;floprc_sync,,,,,,,,
E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/sq_circuits_design/rs_latch.v,1693221562,verilog,,E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/fifo_serio_test.v,,rs_latch;rs_latch_high,,,,,,,,
