/*
 * Generated by Bluespec Compiler, version 2014.06.A (build 33987, 2014-06-24)
 * 
 * On Wed Nov 26 13:26:23 EST 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkRFile.h"


/* Constructor */
MOD_mkRFile::MOD_mkRFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_rfile_0_m_ehrReg(simHdl, "rfile_0_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_0_m_ignored_wires_0(simHdl, "rfile_0_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_0_m_ignored_wires_1(simHdl, "rfile_0_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_0_m_virtual_reg_0(simHdl, "rfile_0_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_0_m_virtual_reg_1(simHdl, "rfile_0_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_0_m_wires_0(simHdl, "rfile_0_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_0_m_wires_1(simHdl, "rfile_0_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_1_m_ehrReg(simHdl, "rfile_1_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_1_m_ignored_wires_0(simHdl, "rfile_1_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_1_m_ignored_wires_1(simHdl, "rfile_1_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_1_m_virtual_reg_0(simHdl, "rfile_1_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_1_m_virtual_reg_1(simHdl, "rfile_1_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_1_m_wires_0(simHdl, "rfile_1_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_1_m_wires_1(simHdl, "rfile_1_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_2_m_ehrReg(simHdl, "rfile_2_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_2_m_ignored_wires_0(simHdl, "rfile_2_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_2_m_ignored_wires_1(simHdl, "rfile_2_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_2_m_virtual_reg_0(simHdl, "rfile_2_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_2_m_virtual_reg_1(simHdl, "rfile_2_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_2_m_wires_0(simHdl, "rfile_2_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_2_m_wires_1(simHdl, "rfile_2_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_3_m_ehrReg(simHdl, "rfile_3_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_3_m_ignored_wires_0(simHdl, "rfile_3_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_3_m_ignored_wires_1(simHdl, "rfile_3_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_3_m_virtual_reg_0(simHdl, "rfile_3_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_3_m_virtual_reg_1(simHdl, "rfile_3_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_3_m_wires_0(simHdl, "rfile_3_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_3_m_wires_1(simHdl, "rfile_3_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_4_m_ehrReg(simHdl, "rfile_4_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_4_m_ignored_wires_0(simHdl, "rfile_4_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_4_m_ignored_wires_1(simHdl, "rfile_4_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_4_m_virtual_reg_0(simHdl, "rfile_4_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_4_m_virtual_reg_1(simHdl, "rfile_4_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_4_m_wires_0(simHdl, "rfile_4_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_4_m_wires_1(simHdl, "rfile_4_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_5_m_ehrReg(simHdl, "rfile_5_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_5_m_ignored_wires_0(simHdl, "rfile_5_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_5_m_ignored_wires_1(simHdl, "rfile_5_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_5_m_virtual_reg_0(simHdl, "rfile_5_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_5_m_virtual_reg_1(simHdl, "rfile_5_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_5_m_wires_0(simHdl, "rfile_5_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_5_m_wires_1(simHdl, "rfile_5_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_6_m_ehrReg(simHdl, "rfile_6_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_6_m_ignored_wires_0(simHdl, "rfile_6_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_6_m_ignored_wires_1(simHdl, "rfile_6_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_6_m_virtual_reg_0(simHdl, "rfile_6_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_6_m_virtual_reg_1(simHdl, "rfile_6_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_6_m_wires_0(simHdl, "rfile_6_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_6_m_wires_1(simHdl, "rfile_6_m_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_7_m_ehrReg(simHdl, "rfile_7_m_ehrReg", this, 16u, 43690u, (tUInt8)0u),
    INST_rfile_7_m_ignored_wires_0(simHdl, "rfile_7_m_ignored_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_7_m_ignored_wires_1(simHdl, "rfile_7_m_ignored_wires_1", this, 16u, (tUInt8)0u),
    INST_rfile_7_m_virtual_reg_0(simHdl, "rfile_7_m_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_rfile_7_m_virtual_reg_1(simHdl, "rfile_7_m_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_rfile_7_m_wires_0(simHdl, "rfile_7_m_wires_0", this, 16u, (tUInt8)0u),
    INST_rfile_7_m_wires_1(simHdl, "rfile_7_m_wires_1", this, 16u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  PORT_EN_wr1 = false;
  PORT_EN_wr2 = false;
  PORT_rd1_r = 0u;
  PORT_rd2_r = 0u;
  PORT_rd3_r = 0u;
  PORT_wr1_r = 0u;
  PORT_wr1_data = 0u;
  PORT_wr2_r = 0u;
  PORT_wr2_data = 0u;
  PORT_rd1Byte_r = 0u;
  PORT_rd1Word_r = 0u;
  PORT_rd2Byte_r = 0u;
  PORT_rd2Word_r = 0u;
  PORT_rd3Byte_r = 0u;
  PORT_rd3Word_r = 0u;
  PORT_rd1 = 0u;
  PORT_RDY_rd1 = false;
  PORT_rd2 = 0u;
  PORT_RDY_rd2 = false;
  PORT_rd3 = 0u;
  PORT_RDY_rd3 = false;
  PORT_RDY_wr1 = false;
  PORT_RDY_wr2 = false;
  PORT_rd1Byte = 0u;
  PORT_RDY_rd1Byte = false;
  PORT_rd1Word = 0u;
  PORT_RDY_rd1Word = false;
  PORT_rd2Byte = 0u;
  PORT_RDY_rd2Byte = false;
  PORT_rd2Word = 0u;
  PORT_RDY_rd2Word = false;
  PORT_rd3Byte = 0u;
  PORT_RDY_rd3Byte = false;
  PORT_rd3Word = 0u;
  PORT_RDY_rd3Word = false;
  symbol_count = 128u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkRFile::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_rfile_0_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_0_m_canonicalize,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_rfile_1_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_1_m_canonicalize,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_rfile_2_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_2_m_canonicalize,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_rfile_3_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_3_m_canonicalize,
	      1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_rfile_4_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_4_m_canonicalize,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_rfile_5_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_5_m_canonicalize,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_rfile_6_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_6_m_canonicalize,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_rfile_7_m_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_rfile_7_m_canonicalize,
	      1u);
  init_symbol(&symbols[8u], "CAN_FIRE_rd1", SYM_DEF, &DEF_CAN_FIRE_rd1, 1u);
  init_symbol(&symbols[9u], "CAN_FIRE_rd1Byte", SYM_DEF, &DEF_CAN_FIRE_rd1Byte, 1u);
  init_symbol(&symbols[10u], "CAN_FIRE_rd1Word", SYM_DEF, &DEF_CAN_FIRE_rd1Word, 1u);
  init_symbol(&symbols[11u], "CAN_FIRE_rd2", SYM_DEF, &DEF_CAN_FIRE_rd2, 1u);
  init_symbol(&symbols[12u], "CAN_FIRE_rd2Byte", SYM_DEF, &DEF_CAN_FIRE_rd2Byte, 1u);
  init_symbol(&symbols[13u], "CAN_FIRE_rd2Word", SYM_DEF, &DEF_CAN_FIRE_rd2Word, 1u);
  init_symbol(&symbols[14u], "CAN_FIRE_rd3", SYM_DEF, &DEF_CAN_FIRE_rd3, 1u);
  init_symbol(&symbols[15u], "CAN_FIRE_rd3Byte", SYM_DEF, &DEF_CAN_FIRE_rd3Byte, 1u);
  init_symbol(&symbols[16u], "CAN_FIRE_rd3Word", SYM_DEF, &DEF_CAN_FIRE_rd3Word, 1u);
  init_symbol(&symbols[17u], "CAN_FIRE_wr1", SYM_DEF, &DEF_CAN_FIRE_wr1, 1u);
  init_symbol(&symbols[18u], "CAN_FIRE_wr2", SYM_DEF, &DEF_CAN_FIRE_wr2, 1u);
  init_symbol(&symbols[19u], "EN_wr1", SYM_PORT, &PORT_EN_wr1, 1u);
  init_symbol(&symbols[20u], "EN_wr2", SYM_PORT, &PORT_EN_wr2, 1u);
  init_symbol(&symbols[21u], "RDY_rd1", SYM_PORT, &PORT_RDY_rd1, 1u);
  init_symbol(&symbols[22u], "RDY_rd1Byte", SYM_PORT, &PORT_RDY_rd1Byte, 1u);
  init_symbol(&symbols[23u], "RDY_rd1Word", SYM_PORT, &PORT_RDY_rd1Word, 1u);
  init_symbol(&symbols[24u], "RDY_rd2", SYM_PORT, &PORT_RDY_rd2, 1u);
  init_symbol(&symbols[25u], "RDY_rd2Byte", SYM_PORT, &PORT_RDY_rd2Byte, 1u);
  init_symbol(&symbols[26u], "RDY_rd2Word", SYM_PORT, &PORT_RDY_rd2Word, 1u);
  init_symbol(&symbols[27u], "RDY_rd3", SYM_PORT, &PORT_RDY_rd3, 1u);
  init_symbol(&symbols[28u], "RDY_rd3Byte", SYM_PORT, &PORT_RDY_rd3Byte, 1u);
  init_symbol(&symbols[29u], "RDY_rd3Word", SYM_PORT, &PORT_RDY_rd3Word, 1u);
  init_symbol(&symbols[30u], "RDY_wr1", SYM_PORT, &PORT_RDY_wr1, 1u);
  init_symbol(&symbols[31u], "RDY_wr2", SYM_PORT, &PORT_RDY_wr2, 1u);
  init_symbol(&symbols[32u], "RL_rfile_0_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[33u], "RL_rfile_1_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[34u], "RL_rfile_2_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[35u], "RL_rfile_3_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[36u], "RL_rfile_4_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[37u], "RL_rfile_5_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[38u], "RL_rfile_6_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[39u], "RL_rfile_7_m_canonicalize", SYM_RULE);
  init_symbol(&symbols[40u], "rd1", SYM_PORT, &PORT_rd1, 17u);
  init_symbol(&symbols[41u], "rd1_r", SYM_PORT, &PORT_rd1_r, 4u);
  init_symbol(&symbols[42u], "rd1Byte", SYM_PORT, &PORT_rd1Byte, 8u);
  init_symbol(&symbols[43u], "rd1Byte_r", SYM_PORT, &PORT_rd1Byte_r, 3u);
  init_symbol(&symbols[44u], "rd1Word", SYM_PORT, &PORT_rd1Word, 16u);
  init_symbol(&symbols[45u], "rd1Word_r", SYM_PORT, &PORT_rd1Word_r, 3u);
  init_symbol(&symbols[46u], "rd2", SYM_PORT, &PORT_rd2, 17u);
  init_symbol(&symbols[47u], "rd2_r", SYM_PORT, &PORT_rd2_r, 4u);
  init_symbol(&symbols[48u], "rd2Byte", SYM_PORT, &PORT_rd2Byte, 8u);
  init_symbol(&symbols[49u], "rd2Byte_r", SYM_PORT, &PORT_rd2Byte_r, 3u);
  init_symbol(&symbols[50u], "rd2Word", SYM_PORT, &PORT_rd2Word, 16u);
  init_symbol(&symbols[51u], "rd2Word_r", SYM_PORT, &PORT_rd2Word_r, 3u);
  init_symbol(&symbols[52u], "rd3", SYM_PORT, &PORT_rd3, 17u);
  init_symbol(&symbols[53u], "rd3_r", SYM_PORT, &PORT_rd3_r, 4u);
  init_symbol(&symbols[54u], "rd3Byte", SYM_PORT, &PORT_rd3Byte, 8u);
  init_symbol(&symbols[55u], "rd3Byte_r", SYM_PORT, &PORT_rd3Byte_r, 3u);
  init_symbol(&symbols[56u], "rd3Word", SYM_PORT, &PORT_rd3Word, 16u);
  init_symbol(&symbols[57u], "rd3Word_r", SYM_PORT, &PORT_rd3Word_r, 3u);
  init_symbol(&symbols[58u], "rfile_0_m_ehrReg", SYM_MODULE, &INST_rfile_0_m_ehrReg);
  init_symbol(&symbols[59u],
	      "rfile_0_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_0_m_ignored_wires_0);
  init_symbol(&symbols[60u],
	      "rfile_0_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_0_m_ignored_wires_1);
  init_symbol(&symbols[61u], "rfile_0_m_virtual_reg_0", SYM_MODULE, &INST_rfile_0_m_virtual_reg_0);
  init_symbol(&symbols[62u], "rfile_0_m_virtual_reg_1", SYM_MODULE, &INST_rfile_0_m_virtual_reg_1);
  init_symbol(&symbols[63u], "rfile_0_m_wires_0", SYM_MODULE, &INST_rfile_0_m_wires_0);
  init_symbol(&symbols[64u], "rfile_0_m_wires_1", SYM_MODULE, &INST_rfile_0_m_wires_1);
  init_symbol(&symbols[65u], "rfile_1_m_ehrReg", SYM_MODULE, &INST_rfile_1_m_ehrReg);
  init_symbol(&symbols[66u],
	      "rfile_1_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_1_m_ignored_wires_0);
  init_symbol(&symbols[67u],
	      "rfile_1_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_1_m_ignored_wires_1);
  init_symbol(&symbols[68u], "rfile_1_m_virtual_reg_0", SYM_MODULE, &INST_rfile_1_m_virtual_reg_0);
  init_symbol(&symbols[69u], "rfile_1_m_virtual_reg_1", SYM_MODULE, &INST_rfile_1_m_virtual_reg_1);
  init_symbol(&symbols[70u], "rfile_1_m_wires_0", SYM_MODULE, &INST_rfile_1_m_wires_0);
  init_symbol(&symbols[71u], "rfile_1_m_wires_1", SYM_MODULE, &INST_rfile_1_m_wires_1);
  init_symbol(&symbols[72u], "rfile_2_m_ehrReg", SYM_MODULE, &INST_rfile_2_m_ehrReg);
  init_symbol(&symbols[73u],
	      "rfile_2_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_2_m_ignored_wires_0);
  init_symbol(&symbols[74u],
	      "rfile_2_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_2_m_ignored_wires_1);
  init_symbol(&symbols[75u], "rfile_2_m_virtual_reg_0", SYM_MODULE, &INST_rfile_2_m_virtual_reg_0);
  init_symbol(&symbols[76u], "rfile_2_m_virtual_reg_1", SYM_MODULE, &INST_rfile_2_m_virtual_reg_1);
  init_symbol(&symbols[77u], "rfile_2_m_wires_0", SYM_MODULE, &INST_rfile_2_m_wires_0);
  init_symbol(&symbols[78u], "rfile_2_m_wires_1", SYM_MODULE, &INST_rfile_2_m_wires_1);
  init_symbol(&symbols[79u], "rfile_3_m_ehrReg", SYM_MODULE, &INST_rfile_3_m_ehrReg);
  init_symbol(&symbols[80u],
	      "rfile_3_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_3_m_ignored_wires_0);
  init_symbol(&symbols[81u],
	      "rfile_3_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_3_m_ignored_wires_1);
  init_symbol(&symbols[82u], "rfile_3_m_virtual_reg_0", SYM_MODULE, &INST_rfile_3_m_virtual_reg_0);
  init_symbol(&symbols[83u], "rfile_3_m_virtual_reg_1", SYM_MODULE, &INST_rfile_3_m_virtual_reg_1);
  init_symbol(&symbols[84u], "rfile_3_m_wires_0", SYM_MODULE, &INST_rfile_3_m_wires_0);
  init_symbol(&symbols[85u], "rfile_3_m_wires_1", SYM_MODULE, &INST_rfile_3_m_wires_1);
  init_symbol(&symbols[86u], "rfile_4_m_ehrReg", SYM_MODULE, &INST_rfile_4_m_ehrReg);
  init_symbol(&symbols[87u],
	      "rfile_4_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_4_m_ignored_wires_0);
  init_symbol(&symbols[88u],
	      "rfile_4_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_4_m_ignored_wires_1);
  init_symbol(&symbols[89u], "rfile_4_m_virtual_reg_0", SYM_MODULE, &INST_rfile_4_m_virtual_reg_0);
  init_symbol(&symbols[90u], "rfile_4_m_virtual_reg_1", SYM_MODULE, &INST_rfile_4_m_virtual_reg_1);
  init_symbol(&symbols[91u], "rfile_4_m_wires_0", SYM_MODULE, &INST_rfile_4_m_wires_0);
  init_symbol(&symbols[92u], "rfile_4_m_wires_1", SYM_MODULE, &INST_rfile_4_m_wires_1);
  init_symbol(&symbols[93u], "rfile_5_m_ehrReg", SYM_MODULE, &INST_rfile_5_m_ehrReg);
  init_symbol(&symbols[94u],
	      "rfile_5_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_5_m_ignored_wires_0);
  init_symbol(&symbols[95u],
	      "rfile_5_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_5_m_ignored_wires_1);
  init_symbol(&symbols[96u], "rfile_5_m_virtual_reg_0", SYM_MODULE, &INST_rfile_5_m_virtual_reg_0);
  init_symbol(&symbols[97u], "rfile_5_m_virtual_reg_1", SYM_MODULE, &INST_rfile_5_m_virtual_reg_1);
  init_symbol(&symbols[98u], "rfile_5_m_wires_0", SYM_MODULE, &INST_rfile_5_m_wires_0);
  init_symbol(&symbols[99u], "rfile_5_m_wires_1", SYM_MODULE, &INST_rfile_5_m_wires_1);
  init_symbol(&symbols[100u], "rfile_6_m_ehrReg", SYM_MODULE, &INST_rfile_6_m_ehrReg);
  init_symbol(&symbols[101u],
	      "rfile_6_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_6_m_ignored_wires_0);
  init_symbol(&symbols[102u],
	      "rfile_6_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_6_m_ignored_wires_1);
  init_symbol(&symbols[103u], "rfile_6_m_virtual_reg_0", SYM_MODULE, &INST_rfile_6_m_virtual_reg_0);
  init_symbol(&symbols[104u], "rfile_6_m_virtual_reg_1", SYM_MODULE, &INST_rfile_6_m_virtual_reg_1);
  init_symbol(&symbols[105u], "rfile_6_m_wires_0", SYM_MODULE, &INST_rfile_6_m_wires_0);
  init_symbol(&symbols[106u], "rfile_6_m_wires_1", SYM_MODULE, &INST_rfile_6_m_wires_1);
  init_symbol(&symbols[107u], "rfile_7_m_ehrReg", SYM_MODULE, &INST_rfile_7_m_ehrReg);
  init_symbol(&symbols[108u],
	      "rfile_7_m_ignored_wires_0",
	      SYM_MODULE,
	      &INST_rfile_7_m_ignored_wires_0);
  init_symbol(&symbols[109u],
	      "rfile_7_m_ignored_wires_1",
	      SYM_MODULE,
	      &INST_rfile_7_m_ignored_wires_1);
  init_symbol(&symbols[110u], "rfile_7_m_virtual_reg_0", SYM_MODULE, &INST_rfile_7_m_virtual_reg_0);
  init_symbol(&symbols[111u], "rfile_7_m_virtual_reg_1", SYM_MODULE, &INST_rfile_7_m_virtual_reg_1);
  init_symbol(&symbols[112u], "rfile_7_m_wires_0", SYM_MODULE, &INST_rfile_7_m_wires_0);
  init_symbol(&symbols[113u], "rfile_7_m_wires_1", SYM_MODULE, &INST_rfile_7_m_wires_1);
  init_symbol(&symbols[114u],
	      "WILL_FIRE_RL_rfile_0_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_0_m_canonicalize,
	      1u);
  init_symbol(&symbols[115u],
	      "WILL_FIRE_RL_rfile_1_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_1_m_canonicalize,
	      1u);
  init_symbol(&symbols[116u],
	      "WILL_FIRE_RL_rfile_2_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_2_m_canonicalize,
	      1u);
  init_symbol(&symbols[117u],
	      "WILL_FIRE_RL_rfile_3_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_3_m_canonicalize,
	      1u);
  init_symbol(&symbols[118u],
	      "WILL_FIRE_RL_rfile_4_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_4_m_canonicalize,
	      1u);
  init_symbol(&symbols[119u],
	      "WILL_FIRE_RL_rfile_5_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_5_m_canonicalize,
	      1u);
  init_symbol(&symbols[120u],
	      "WILL_FIRE_RL_rfile_6_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_6_m_canonicalize,
	      1u);
  init_symbol(&symbols[121u],
	      "WILL_FIRE_RL_rfile_7_m_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rfile_7_m_canonicalize,
	      1u);
  init_symbol(&symbols[122u], "WILL_FIRE_wr1", SYM_DEF, &DEF_WILL_FIRE_wr1, 1u);
  init_symbol(&symbols[123u], "WILL_FIRE_wr2", SYM_DEF, &DEF_WILL_FIRE_wr2, 1u);
  init_symbol(&symbols[124u], "wr1_data", SYM_PORT, &PORT_wr1_data, 17u);
  init_symbol(&symbols[125u], "wr1_r", SYM_PORT, &PORT_wr1_r, 4u);
  init_symbol(&symbols[126u], "wr2_data", SYM_PORT, &PORT_wr2_data, 17u);
  init_symbol(&symbols[127u], "wr2_r", SYM_PORT, &PORT_wr2_r, 4u);
}


/* Rule actions */

void MOD_mkRFile::RL_rfile_0_m_canonicalize()
{
  tUInt32 DEF_x__h954;
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6 = INST_rfile_0_m_wires_0.METH_whas() ? INST_rfile_0_m_wires_0.METH_wget() : DEF_def__h15238;
  DEF_x__h954 = INST_rfile_0_m_wires_1.METH_whas() ? INST_rfile_0_m_wires_1.METH_wget() : DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6;
  INST_rfile_0_m_ehrReg.METH_write(DEF_x__h954);
}

void MOD_mkRFile::RL_rfile_1_m_canonicalize()
{
  tUInt32 DEF_x__h1786;
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13 = INST_rfile_1_m_wires_0.METH_whas() ? INST_rfile_1_m_wires_0.METH_wget() : DEF_def__h15333;
  DEF_x__h1786 = INST_rfile_1_m_wires_1.METH_whas() ? INST_rfile_1_m_wires_1.METH_wget() : DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13;
  INST_rfile_1_m_ehrReg.METH_write(DEF_x__h1786);
}

void MOD_mkRFile::RL_rfile_2_m_canonicalize()
{
  tUInt32 DEF_x__h2618;
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20 = INST_rfile_2_m_wires_0.METH_whas() ? INST_rfile_2_m_wires_0.METH_wget() : DEF_def__h15428;
  DEF_x__h2618 = INST_rfile_2_m_wires_1.METH_whas() ? INST_rfile_2_m_wires_1.METH_wget() : DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20;
  INST_rfile_2_m_ehrReg.METH_write(DEF_x__h2618);
}

void MOD_mkRFile::RL_rfile_3_m_canonicalize()
{
  tUInt32 DEF_x__h3450;
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27 = INST_rfile_3_m_wires_0.METH_whas() ? INST_rfile_3_m_wires_0.METH_wget() : DEF_def__h15523;
  DEF_x__h3450 = INST_rfile_3_m_wires_1.METH_whas() ? INST_rfile_3_m_wires_1.METH_wget() : DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27;
  INST_rfile_3_m_ehrReg.METH_write(DEF_x__h3450);
}

void MOD_mkRFile::RL_rfile_4_m_canonicalize()
{
  tUInt32 DEF_x__h4282;
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34 = INST_rfile_4_m_wires_0.METH_whas() ? INST_rfile_4_m_wires_0.METH_wget() : DEF_def__h15618;
  DEF_x__h4282 = INST_rfile_4_m_wires_1.METH_whas() ? INST_rfile_4_m_wires_1.METH_wget() : DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34;
  INST_rfile_4_m_ehrReg.METH_write(DEF_x__h4282);
}

void MOD_mkRFile::RL_rfile_5_m_canonicalize()
{
  tUInt32 DEF_x__h5114;
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41 = INST_rfile_5_m_wires_0.METH_whas() ? INST_rfile_5_m_wires_0.METH_wget() : DEF_def__h15713;
  DEF_x__h5114 = INST_rfile_5_m_wires_1.METH_whas() ? INST_rfile_5_m_wires_1.METH_wget() : DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41;
  INST_rfile_5_m_ehrReg.METH_write(DEF_x__h5114);
}

void MOD_mkRFile::RL_rfile_6_m_canonicalize()
{
  tUInt32 DEF_x__h5946;
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48 = INST_rfile_6_m_wires_0.METH_whas() ? INST_rfile_6_m_wires_0.METH_wget() : DEF_def__h15808;
  DEF_x__h5946 = INST_rfile_6_m_wires_1.METH_whas() ? INST_rfile_6_m_wires_1.METH_wget() : DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48;
  INST_rfile_6_m_ehrReg.METH_write(DEF_x__h5946);
}

void MOD_mkRFile::RL_rfile_7_m_canonicalize()
{
  tUInt32 DEF_x__h6778;
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55 = INST_rfile_7_m_wires_0.METH_whas() ? INST_rfile_7_m_wires_0.METH_wget() : DEF_def__h15903;
  DEF_x__h6778 = INST_rfile_7_m_wires_1.METH_whas() ? INST_rfile_7_m_wires_1.METH_wget() : DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55;
  INST_rfile_7_m_ehrReg.METH_write(DEF_x__h6778);
}


/* Methods */

void MOD_mkRFile::METH_wr1(tUInt8 ARG_wr1_r, tUInt32 ARG_wr1_data)
{
  tUInt8 DEF_NOT_wr1_r_BIT_3_0___d119;
  tUInt8 DEF_x__h7096;
  tUInt8 DEF_x__h10575;
  tUInt32 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_7_34_AND_NOT_wr1_r_BIT_ETC___d135;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_6_32_AND_NOT_wr1_r_BIT_ETC___d133;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114;
  tUInt8 DEF__dfoo13;
  tUInt8 DEF__dfoo14;
  tUInt8 DEF__dfoo15;
  tUInt32 DEF__dfoo16;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_5_30_AND_NOT_wr1_r_BIT_ETC___d131;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112;
  tUInt32 DEF__dfoo18;
  tUInt8 DEF__dfoo19;
  tUInt8 DEF__dfoo20;
  tUInt8 DEF__dfoo21;
  tUInt32 DEF__dfoo22;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_4_28_AND_NOT_wr1_r_BIT_ETC___d129;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110;
  tUInt32 DEF__dfoo24;
  tUInt8 DEF__dfoo25;
  tUInt8 DEF__dfoo26;
  tUInt8 DEF__dfoo27;
  tUInt32 DEF__dfoo28;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_3_26_AND_NOT_wr1_r_BIT_ETC___d127;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108;
  tUInt32 DEF__dfoo30;
  tUInt8 DEF__dfoo31;
  tUInt8 DEF__dfoo32;
  tUInt8 DEF__dfoo33;
  tUInt32 DEF__dfoo34;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_2_24_AND_NOT_wr1_r_BIT_ETC___d125;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106;
  tUInt32 DEF__dfoo36;
  tUInt8 DEF__dfoo37;
  tUInt8 DEF__dfoo38;
  tUInt8 DEF__dfoo39;
  tUInt32 DEF__dfoo40;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_1_22_AND_NOT_wr1_r_BIT_ETC___d123;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104;
  tUInt32 DEF__dfoo42;
  tUInt8 DEF__dfoo43;
  tUInt8 DEF__dfoo44;
  tUInt32 DEF__dfoo46;
  tUInt8 DEF_wr1_r_BITS_2_TO_0_17_EQ_0_18_AND_NOT_wr1_r_BIT_ETC___d120;
  tUInt32 DEF_x__h8131;
  tUInt32 DEF_x__h8269;
  tUInt8 DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61;
  tUInt32 DEF__dfoo48;
  tUInt8 DEF_x__h8756;
  tUInt8 DEF_wr1_r_BIT_3___d60;
  tUInt8 DEF__dfoo45;
  tUInt8 DEF__dfoo47;
  tUInt8 DEF__dfoo41;
  tUInt8 DEF__dfoo35;
  tUInt8 DEF__dfoo29;
  tUInt8 DEF__dfoo23;
  tUInt8 DEF__dfoo17;
  tUInt8 DEF__dfoo9;
  tUInt32 DEF__dfoo10;
  tUInt8 DEF__dfoo11;
  tUInt32 DEF__dfoo12;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF__dfoo3;
  tUInt32 DEF__dfoo4;
  tUInt8 DEF__dfoo5;
  tUInt32 DEF__dfoo6;
  tUInt8 DEF__dfoo7;
  tUInt8 DEF__dfoo8;
  PORT_EN_wr1 = (tUInt8)1u;
  DEF_WILL_FIRE_wr1 = (tUInt8)1u;
  PORT_wr1_r = ARG_wr1_r;
  PORT_wr1_data = ARG_wr1_data;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_wr1_r_BIT_3___d60 = (tUInt8)(ARG_wr1_r >> 3u);
  DEF_x__h8756 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_wr1_r));
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 = DEF_x__h8756 == (tUInt8)0u && DEF_wr1_r_BIT_3___d60;
  DEF_x__h8131 = (tUInt32)(65535u & ARG_wr1_data);
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF__dfoo46 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 ? DEF_def__h15238 : DEF_def__h15238;
  DEF__dfoo44 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 = DEF_x__h8756 == (tUInt8)1u && DEF_wr1_r_BIT_3___d60;
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF__dfoo40 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 ? DEF_def__h15333 : DEF_def__h15333;
  DEF__dfoo38 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 = DEF_x__h8756 == (tUInt8)2u && DEF_wr1_r_BIT_3___d60;
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF__dfoo34 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 ? DEF_def__h15428 : DEF_def__h15428;
  DEF__dfoo32 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 = DEF_x__h8756 == (tUInt8)3u && DEF_wr1_r_BIT_3___d60;
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF__dfoo28 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 ? DEF_def__h15523 : DEF_def__h15523;
  DEF__dfoo26 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 = DEF_x__h8756 == (tUInt8)4u && DEF_wr1_r_BIT_3___d60;
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF__dfoo22 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 ? DEF_def__h15618 : DEF_def__h15618;
  DEF__dfoo20 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 = DEF_x__h8756 == (tUInt8)5u && DEF_wr1_r_BIT_3___d60;
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF__dfoo16 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 ? DEF_def__h15713 : DEF_def__h15713;
  DEF__dfoo14 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 = DEF_x__h8756 == (tUInt8)6u && DEF_wr1_r_BIT_3___d60;
  DEF__dfoo8 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 ? (tUInt8)0u : (tUInt8)0u;
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF__dfoo10 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 ? DEF_def__h15808 : DEF_def__h15808;
  DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 = DEF_x__h8756 == (tUInt8)7u && DEF_wr1_r_BIT_3___d60;
  DEF__dfoo2 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 ? (tUInt8)0u : (tUInt8)0u;
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF__dfoo4 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 ? DEF_def__h15903 : DEF_def__h15903;
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_x__h10575 = (tUInt8)((tUInt8)255u & ARG_wr1_data);
  DEF_x__h7096 = (tUInt8)((tUInt8)7u & ARG_wr1_r);
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  switch (DEF_x__h8756) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = DEF_n__read__h8072;
    break;
  default:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 = 43690u;
  }
  DEF_x__h8269 = (tUInt8)((tUInt8)1u & (ARG_wr1_r >> 2u)) ? 65535u & ((((tUInt32)(DEF_x__h10575)) << 8u) | (tUInt32)((tUInt8)((tUInt8)255u & DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97))) : 65535u & ((((tUInt32)((tUInt8)(DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d97 >> 8u))) << 8u) | (tUInt32)(DEF_x__h10575));
  DEF__dfoo6 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo12 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo48 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo42 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo36 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo30 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo24 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 ? DEF_x__h8269 : DEF_x__h8131;
  DEF__dfoo18 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 ? DEF_x__h8269 : DEF_x__h8131;
  DEF_NOT_wr1_r_BIT_3_0___d119 = !DEF_wr1_r_BIT_3___d60;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_0_18_AND_NOT_wr1_r_BIT_ETC___d120 = DEF_x__h7096 == (tUInt8)0u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo47 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 || DEF_wr1_r_BITS_2_TO_0_17_EQ_0_18_AND_NOT_wr1_r_BIT_ETC___d120;
  DEF__dfoo45 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 || DEF_wr1_r_BITS_2_TO_0_17_EQ_0_18_AND_NOT_wr1_r_BIT_ETC___d120;
  DEF__dfoo43 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_0_9_AND_wr1__ETC___d61 || DEF_wr1_r_BITS_2_TO_0_17_EQ_0_18_AND_NOT_wr1_r_BIT_ETC___d120;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_1_22_AND_NOT_wr1_r_BIT_ETC___d123 = DEF_x__h7096 == (tUInt8)1u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo41 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 || DEF_wr1_r_BITS_2_TO_0_17_EQ_1_22_AND_NOT_wr1_r_BIT_ETC___d123;
  DEF__dfoo39 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 || DEF_wr1_r_BITS_2_TO_0_17_EQ_1_22_AND_NOT_wr1_r_BIT_ETC___d123;
  DEF__dfoo37 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_1_03_AND_wr1_ETC___d104 || DEF_wr1_r_BITS_2_TO_0_17_EQ_1_22_AND_NOT_wr1_r_BIT_ETC___d123;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_2_24_AND_NOT_wr1_r_BIT_ETC___d125 = DEF_x__h7096 == (tUInt8)2u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo35 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 || DEF_wr1_r_BITS_2_TO_0_17_EQ_2_24_AND_NOT_wr1_r_BIT_ETC___d125;
  DEF__dfoo33 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 || DEF_wr1_r_BITS_2_TO_0_17_EQ_2_24_AND_NOT_wr1_r_BIT_ETC___d125;
  DEF__dfoo31 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_2_05_AND_wr1_ETC___d106 || DEF_wr1_r_BITS_2_TO_0_17_EQ_2_24_AND_NOT_wr1_r_BIT_ETC___d125;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_3_26_AND_NOT_wr1_r_BIT_ETC___d127 = DEF_x__h7096 == (tUInt8)3u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo29 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 || DEF_wr1_r_BITS_2_TO_0_17_EQ_3_26_AND_NOT_wr1_r_BIT_ETC___d127;
  DEF__dfoo27 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 || DEF_wr1_r_BITS_2_TO_0_17_EQ_3_26_AND_NOT_wr1_r_BIT_ETC___d127;
  DEF__dfoo25 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_3_07_AND_wr1_ETC___d108 || DEF_wr1_r_BITS_2_TO_0_17_EQ_3_26_AND_NOT_wr1_r_BIT_ETC___d127;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_4_28_AND_NOT_wr1_r_BIT_ETC___d129 = DEF_x__h7096 == (tUInt8)4u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo23 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 || DEF_wr1_r_BITS_2_TO_0_17_EQ_4_28_AND_NOT_wr1_r_BIT_ETC___d129;
  DEF__dfoo21 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 || DEF_wr1_r_BITS_2_TO_0_17_EQ_4_28_AND_NOT_wr1_r_BIT_ETC___d129;
  DEF__dfoo19 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_4_09_AND_wr1_ETC___d110 || DEF_wr1_r_BITS_2_TO_0_17_EQ_4_28_AND_NOT_wr1_r_BIT_ETC___d129;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_5_30_AND_NOT_wr1_r_BIT_ETC___d131 = DEF_x__h7096 == (tUInt8)5u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo17 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 || DEF_wr1_r_BITS_2_TO_0_17_EQ_5_30_AND_NOT_wr1_r_BIT_ETC___d131;
  DEF__dfoo15 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 || DEF_wr1_r_BITS_2_TO_0_17_EQ_5_30_AND_NOT_wr1_r_BIT_ETC___d131;
  DEF__dfoo13 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_5_11_AND_wr1_ETC___d112 || DEF_wr1_r_BITS_2_TO_0_17_EQ_5_30_AND_NOT_wr1_r_BIT_ETC___d131;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_6_32_AND_NOT_wr1_r_BIT_ETC___d133 = DEF_x__h7096 == (tUInt8)6u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo7 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 || DEF_wr1_r_BITS_2_TO_0_17_EQ_6_32_AND_NOT_wr1_r_BIT_ETC___d133;
  DEF__dfoo11 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 || DEF_wr1_r_BITS_2_TO_0_17_EQ_6_32_AND_NOT_wr1_r_BIT_ETC___d133;
  DEF__dfoo9 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_6_13_AND_wr1_ETC___d114 || DEF_wr1_r_BITS_2_TO_0_17_EQ_6_32_AND_NOT_wr1_r_BIT_ETC___d133;
  DEF_wr1_r_BITS_2_TO_0_17_EQ_7_34_AND_NOT_wr1_r_BIT_ETC___d135 = DEF_x__h7096 == (tUInt8)7u && DEF_NOT_wr1_r_BIT_3_0___d119;
  DEF__dfoo5 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 || DEF_wr1_r_BITS_2_TO_0_17_EQ_7_34_AND_NOT_wr1_r_BIT_ETC___d135;
  DEF__dfoo3 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 || DEF_wr1_r_BITS_2_TO_0_17_EQ_7_34_AND_NOT_wr1_r_BIT_ETC___d135;
  DEF__dfoo1 = DEF__0_CONCAT_wr1_r_BITS_1_TO_0_7_8_EQ_7_15_AND_wr1_ETC___d116 || DEF_wr1_r_BITS_2_TO_0_17_EQ_7_34_AND_NOT_wr1_r_BIT_ETC___d135;
  if (DEF__dfoo47)
    INST_rfile_0_m_wires_0.METH_wset(DEF__dfoo48);
  if (DEF__dfoo45)
    INST_rfile_0_m_ignored_wires_0.METH_wset(DEF__dfoo46);
  if (DEF__dfoo43)
    INST_rfile_0_m_virtual_reg_0.METH_write(DEF__dfoo44);
  if (DEF__dfoo41)
    INST_rfile_1_m_wires_0.METH_wset(DEF__dfoo42);
  if (DEF__dfoo39)
    INST_rfile_1_m_ignored_wires_0.METH_wset(DEF__dfoo40);
  if (DEF__dfoo37)
    INST_rfile_1_m_virtual_reg_0.METH_write(DEF__dfoo38);
  if (DEF__dfoo35)
    INST_rfile_2_m_wires_0.METH_wset(DEF__dfoo36);
  if (DEF__dfoo31)
    INST_rfile_2_m_virtual_reg_0.METH_write(DEF__dfoo32);
  if (DEF__dfoo33)
    INST_rfile_2_m_ignored_wires_0.METH_wset(DEF__dfoo34);
  if (DEF__dfoo29)
    INST_rfile_3_m_wires_0.METH_wset(DEF__dfoo30);
  if (DEF__dfoo27)
    INST_rfile_3_m_ignored_wires_0.METH_wset(DEF__dfoo28);
  if (DEF__dfoo25)
    INST_rfile_3_m_virtual_reg_0.METH_write(DEF__dfoo26);
  if (DEF__dfoo23)
    INST_rfile_4_m_wires_0.METH_wset(DEF__dfoo24);
  if (DEF__dfoo21)
    INST_rfile_4_m_ignored_wires_0.METH_wset(DEF__dfoo22);
  if (DEF__dfoo19)
    INST_rfile_4_m_virtual_reg_0.METH_write(DEF__dfoo20);
  if (DEF__dfoo17)
    INST_rfile_5_m_wires_0.METH_wset(DEF__dfoo18);
  if (DEF__dfoo15)
    INST_rfile_5_m_ignored_wires_0.METH_wset(DEF__dfoo16);
  if (DEF__dfoo13)
    INST_rfile_5_m_virtual_reg_0.METH_write(DEF__dfoo14);
  if (DEF__dfoo11)
    INST_rfile_6_m_wires_0.METH_wset(DEF__dfoo12);
  if (DEF__dfoo9)
    INST_rfile_6_m_ignored_wires_0.METH_wset(DEF__dfoo10);
  if (DEF__dfoo7)
    INST_rfile_6_m_virtual_reg_0.METH_write(DEF__dfoo8);
  if (DEF__dfoo5)
    INST_rfile_7_m_wires_0.METH_wset(DEF__dfoo6);
  if (DEF__dfoo1)
    INST_rfile_7_m_virtual_reg_0.METH_write(DEF__dfoo2);
  if (DEF__dfoo3)
    INST_rfile_7_m_ignored_wires_0.METH_wset(DEF__dfoo4);
}

tUInt8 MOD_mkRFile::METH_RDY_wr1()
{
  DEF_CAN_FIRE_wr1 = (tUInt8)1u;
  PORT_RDY_wr1 = DEF_CAN_FIRE_wr1;
  return PORT_RDY_wr1;
}

void MOD_mkRFile::METH_wr2(tUInt8 ARG_wr2_r, tUInt32 ARG_wr2_data)
{
  tUInt8 DEF_NOT_wr2_r_BIT_3_39___d174;
  tUInt32 DEF_n__read__h12408;
  tUInt32 DEF_n__read__h12410;
  tUInt32 DEF_n__read__h12412;
  tUInt32 DEF_n__read__h12414;
  tUInt32 DEF_n__read__h12416;
  tUInt32 DEF_n__read__h12418;
  tUInt32 DEF_n__read__h12420;
  tUInt32 DEF_n__read__h12422;
  tUInt8 DEF_x__h12374;
  tUInt8 DEF_x__h14357;
  tUInt32 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152;
  tUInt8 DEF__dfoo49;
  tUInt8 DEF__dfoo50;
  tUInt8 DEF__dfoo51;
  tUInt32 DEF__dfoo52;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_7_89_AND_NOT_wr2_r_BIT_ETC___d190;
  tUInt8 DEF__dfoo53;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171;
  tUInt32 DEF__dfoo54;
  tUInt8 DEF__dfoo55;
  tUInt8 DEF__dfoo56;
  tUInt8 DEF__dfoo57;
  tUInt32 DEF__dfoo58;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_6_87_AND_NOT_wr2_r_BIT_ETC___d188;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169;
  tUInt32 DEF__dfoo60;
  tUInt8 DEF__dfoo61;
  tUInt8 DEF__dfoo62;
  tUInt8 DEF__dfoo63;
  tUInt32 DEF__dfoo64;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_5_85_AND_NOT_wr2_r_BIT_ETC___d186;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167;
  tUInt32 DEF__dfoo66;
  tUInt8 DEF__dfoo67;
  tUInt8 DEF__dfoo68;
  tUInt8 DEF__dfoo69;
  tUInt32 DEF__dfoo70;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_4_83_AND_NOT_wr2_r_BIT_ETC___d184;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165;
  tUInt32 DEF__dfoo72;
  tUInt8 DEF__dfoo73;
  tUInt8 DEF__dfoo74;
  tUInt8 DEF__dfoo75;
  tUInt32 DEF__dfoo76;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_3_81_AND_NOT_wr2_r_BIT_ETC___d182;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163;
  tUInt32 DEF__dfoo78;
  tUInt8 DEF__dfoo79;
  tUInt8 DEF__dfoo80;
  tUInt8 DEF__dfoo81;
  tUInt32 DEF__dfoo82;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_2_79_AND_NOT_wr2_r_BIT_ETC___d180;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161;
  tUInt32 DEF__dfoo84;
  tUInt8 DEF__dfoo85;
  tUInt8 DEF__dfoo86;
  tUInt8 DEF__dfoo87;
  tUInt32 DEF__dfoo88;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_1_77_AND_NOT_wr2_r_BIT_ETC___d178;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159;
  tUInt32 DEF__dfoo90;
  tUInt8 DEF__dfoo91;
  tUInt8 DEF__dfoo92;
  tUInt32 DEF__dfoo94;
  tUInt8 DEF_wr2_r_BITS_2_TO_0_72_EQ_0_73_AND_NOT_wr2_r_BIT_ETC___d175;
  tUInt32 DEF_x__h12481;
  tUInt32 DEF_x__h12619;
  tUInt8 DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140;
  tUInt32 DEF__dfoo96;
  tUInt8 DEF_x__h13106;
  tUInt8 DEF_wr2_r_BIT_3___d139;
  tUInt8 DEF__dfoo93;
  tUInt8 DEF__dfoo95;
  tUInt8 DEF__dfoo89;
  tUInt8 DEF__dfoo83;
  tUInt8 DEF__dfoo77;
  tUInt8 DEF__dfoo71;
  tUInt8 DEF__dfoo65;
  tUInt8 DEF__dfoo59;
  PORT_EN_wr2 = (tUInt8)1u;
  DEF_WILL_FIRE_wr2 = (tUInt8)1u;
  PORT_wr2_r = ARG_wr2_r;
  PORT_wr2_data = ARG_wr2_data;
  DEF_wr2_r_BIT_3___d139 = (tUInt8)(ARG_wr2_r >> 3u);
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_x__h13106 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_wr2_r));
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 = DEF_x__h13106 == (tUInt8)0u && DEF_wr2_r_BIT_3___d139;
  DEF_x__h12481 = (tUInt32)(65535u & ARG_wr2_data);
  DEF__dfoo92 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 = DEF_x__h13106 == (tUInt8)1u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo86 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 = DEF_x__h13106 == (tUInt8)2u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo80 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 = DEF_x__h13106 == (tUInt8)3u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo74 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 = DEF_x__h13106 == (tUInt8)4u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo68 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 = DEF_x__h13106 == (tUInt8)5u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo62 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 = DEF_x__h13106 == (tUInt8)6u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo56 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 ? (tUInt8)0u : (tUInt8)0u;
  DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 = DEF_x__h13106 == (tUInt8)7u && DEF_wr2_r_BIT_3___d139;
  DEF__dfoo50 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 ? (tUInt8)0u : (tUInt8)0u;
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6 = INST_rfile_0_m_wires_0.METH_whas() ? INST_rfile_0_m_wires_0.METH_wget() : DEF_def__h15238;
  DEF__dfoo94 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 ? DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6 : DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6;
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13 = INST_rfile_1_m_wires_0.METH_whas() ? INST_rfile_1_m_wires_0.METH_wget() : DEF_def__h15333;
  DEF__dfoo88 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 ? DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13 : DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13;
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20 = INST_rfile_2_m_wires_0.METH_whas() ? INST_rfile_2_m_wires_0.METH_wget() : DEF_def__h15428;
  DEF__dfoo82 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 ? DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20 : DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20;
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27 = INST_rfile_3_m_wires_0.METH_whas() ? INST_rfile_3_m_wires_0.METH_wget() : DEF_def__h15523;
  DEF__dfoo76 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 ? DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27 : DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27;
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34 = INST_rfile_4_m_wires_0.METH_whas() ? INST_rfile_4_m_wires_0.METH_wget() : DEF_def__h15618;
  DEF__dfoo70 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 ? DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34 : DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34;
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41 = INST_rfile_5_m_wires_0.METH_whas() ? INST_rfile_5_m_wires_0.METH_wget() : DEF_def__h15713;
  DEF__dfoo64 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 ? DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41 : DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41;
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48 = INST_rfile_6_m_wires_0.METH_whas() ? INST_rfile_6_m_wires_0.METH_wget() : DEF_def__h15808;
  DEF__dfoo58 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 ? DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48 : DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48;
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55 = INST_rfile_7_m_wires_0.METH_whas() ? INST_rfile_7_m_wires_0.METH_wget() : DEF_def__h15903;
  DEF__dfoo52 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 ? DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55 : DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55;
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_x__h14357 = (tUInt8)((tUInt8)255u & ARG_wr2_data);
  DEF_x__h12374 = (tUInt8)((tUInt8)7u & ARG_wr2_r);
  DEF_n__read__h12422 = DEF_rfile_7_m_virtual_reg_1_read____d92 ? 0u : DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55;
  DEF_n__read__h12420 = DEF_rfile_6_m_virtual_reg_1_read____d88 ? 0u : DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48;
  DEF_n__read__h12418 = DEF_rfile_5_m_virtual_reg_1_read____d84 ? 0u : DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41;
  DEF_n__read__h12416 = DEF_rfile_4_m_virtual_reg_1_read____d80 ? 0u : DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34;
  DEF_n__read__h12414 = DEF_rfile_3_m_virtual_reg_1_read____d76 ? 0u : DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27;
  DEF_n__read__h12412 = DEF_rfile_2_m_virtual_reg_1_read____d72 ? 0u : DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20;
  DEF_n__read__h12410 = DEF_rfile_1_m_virtual_reg_1_read____d68 ? 0u : DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13;
  DEF_n__read__h12408 = DEF_rfile_0_m_virtual_reg_1_read____d64 ? 0u : DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6;
  switch (DEF_x__h13106) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12408;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12410;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12412;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12414;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12416;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12418;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12420;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = DEF_n__read__h12422;
    break;
  default:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 = 43690u;
  }
  DEF_x__h12619 = (tUInt8)((tUInt8)1u & (ARG_wr2_r >> 2u)) ? 65535u & ((((tUInt32)(DEF_x__h14357)) << 8u) | (tUInt32)((tUInt8)((tUInt8)255u & DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152))) : 65535u & ((((tUInt32)((tUInt8)(DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_THE_ETC___d152 >> 8u))) << 8u) | (tUInt32)(DEF_x__h14357));
  DEF__dfoo96 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo90 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo84 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo78 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo72 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo66 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo60 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 ? DEF_x__h12619 : DEF_x__h12481;
  DEF__dfoo54 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 ? DEF_x__h12619 : DEF_x__h12481;
  DEF_NOT_wr2_r_BIT_3_39___d174 = !DEF_wr2_r_BIT_3___d139;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_0_73_AND_NOT_wr2_r_BIT_ETC___d175 = DEF_x__h12374 == (tUInt8)0u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo95 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 || DEF_wr2_r_BITS_2_TO_0_72_EQ_0_73_AND_NOT_wr2_r_BIT_ETC___d175;
  DEF__dfoo93 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 || DEF_wr2_r_BITS_2_TO_0_72_EQ_0_73_AND_NOT_wr2_r_BIT_ETC___d175;
  DEF__dfoo91 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_0_38_AND_w_ETC___d140 || DEF_wr2_r_BITS_2_TO_0_72_EQ_0_73_AND_NOT_wr2_r_BIT_ETC___d175;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_1_77_AND_NOT_wr2_r_BIT_ETC___d178 = DEF_x__h12374 == (tUInt8)1u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo89 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 || DEF_wr2_r_BITS_2_TO_0_72_EQ_1_77_AND_NOT_wr2_r_BIT_ETC___d178;
  DEF__dfoo87 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 || DEF_wr2_r_BITS_2_TO_0_72_EQ_1_77_AND_NOT_wr2_r_BIT_ETC___d178;
  DEF__dfoo85 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_1_58_AND_w_ETC___d159 || DEF_wr2_r_BITS_2_TO_0_72_EQ_1_77_AND_NOT_wr2_r_BIT_ETC___d178;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_2_79_AND_NOT_wr2_r_BIT_ETC___d180 = DEF_x__h12374 == (tUInt8)2u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo83 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 || DEF_wr2_r_BITS_2_TO_0_72_EQ_2_79_AND_NOT_wr2_r_BIT_ETC___d180;
  DEF__dfoo81 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 || DEF_wr2_r_BITS_2_TO_0_72_EQ_2_79_AND_NOT_wr2_r_BIT_ETC___d180;
  DEF__dfoo79 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_2_60_AND_w_ETC___d161 || DEF_wr2_r_BITS_2_TO_0_72_EQ_2_79_AND_NOT_wr2_r_BIT_ETC___d180;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_3_81_AND_NOT_wr2_r_BIT_ETC___d182 = DEF_x__h12374 == (tUInt8)3u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo77 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 || DEF_wr2_r_BITS_2_TO_0_72_EQ_3_81_AND_NOT_wr2_r_BIT_ETC___d182;
  DEF__dfoo75 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 || DEF_wr2_r_BITS_2_TO_0_72_EQ_3_81_AND_NOT_wr2_r_BIT_ETC___d182;
  DEF__dfoo73 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_3_62_AND_w_ETC___d163 || DEF_wr2_r_BITS_2_TO_0_72_EQ_3_81_AND_NOT_wr2_r_BIT_ETC___d182;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_4_83_AND_NOT_wr2_r_BIT_ETC___d184 = DEF_x__h12374 == (tUInt8)4u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo71 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 || DEF_wr2_r_BITS_2_TO_0_72_EQ_4_83_AND_NOT_wr2_r_BIT_ETC___d184;
  DEF__dfoo69 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 || DEF_wr2_r_BITS_2_TO_0_72_EQ_4_83_AND_NOT_wr2_r_BIT_ETC___d184;
  DEF__dfoo67 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_4_64_AND_w_ETC___d165 || DEF_wr2_r_BITS_2_TO_0_72_EQ_4_83_AND_NOT_wr2_r_BIT_ETC___d184;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_5_85_AND_NOT_wr2_r_BIT_ETC___d186 = DEF_x__h12374 == (tUInt8)5u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo65 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 || DEF_wr2_r_BITS_2_TO_0_72_EQ_5_85_AND_NOT_wr2_r_BIT_ETC___d186;
  DEF__dfoo63 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 || DEF_wr2_r_BITS_2_TO_0_72_EQ_5_85_AND_NOT_wr2_r_BIT_ETC___d186;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_6_87_AND_NOT_wr2_r_BIT_ETC___d188 = DEF_x__h12374 == (tUInt8)6u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo59 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 || DEF_wr2_r_BITS_2_TO_0_72_EQ_6_87_AND_NOT_wr2_r_BIT_ETC___d188;
  DEF__dfoo61 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_5_66_AND_w_ETC___d167 || DEF_wr2_r_BITS_2_TO_0_72_EQ_5_85_AND_NOT_wr2_r_BIT_ETC___d186;
  DEF__dfoo57 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 || DEF_wr2_r_BITS_2_TO_0_72_EQ_6_87_AND_NOT_wr2_r_BIT_ETC___d188;
  DEF__dfoo55 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_6_68_AND_w_ETC___d169 || DEF_wr2_r_BITS_2_TO_0_72_EQ_6_87_AND_NOT_wr2_r_BIT_ETC___d188;
  DEF_wr2_r_BITS_2_TO_0_72_EQ_7_89_AND_NOT_wr2_r_BIT_ETC___d190 = DEF_x__h12374 == (tUInt8)7u && DEF_NOT_wr2_r_BIT_3_39___d174;
  DEF__dfoo53 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 || DEF_wr2_r_BITS_2_TO_0_72_EQ_7_89_AND_NOT_wr2_r_BIT_ETC___d190;
  DEF__dfoo51 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 || DEF_wr2_r_BITS_2_TO_0_72_EQ_7_89_AND_NOT_wr2_r_BIT_ETC___d190;
  DEF__dfoo49 = DEF__0_CONCAT_wr2_r_BITS_1_TO_0_36_37_EQ_7_70_AND_w_ETC___d171 || DEF_wr2_r_BITS_2_TO_0_72_EQ_7_89_AND_NOT_wr2_r_BIT_ETC___d190;
  if (DEF__dfoo95)
    INST_rfile_0_m_wires_1.METH_wset(DEF__dfoo96);
  if (DEF__dfoo91)
    INST_rfile_0_m_virtual_reg_1.METH_write(DEF__dfoo92);
  if (DEF__dfoo93)
    INST_rfile_0_m_ignored_wires_1.METH_wset(DEF__dfoo94);
  if (DEF__dfoo89)
    INST_rfile_1_m_wires_1.METH_wset(DEF__dfoo90);
  if (DEF__dfoo87)
    INST_rfile_1_m_ignored_wires_1.METH_wset(DEF__dfoo88);
  if (DEF__dfoo85)
    INST_rfile_1_m_virtual_reg_1.METH_write(DEF__dfoo86);
  if (DEF__dfoo83)
    INST_rfile_2_m_wires_1.METH_wset(DEF__dfoo84);
  if (DEF__dfoo81)
    INST_rfile_2_m_ignored_wires_1.METH_wset(DEF__dfoo82);
  if (DEF__dfoo79)
    INST_rfile_2_m_virtual_reg_1.METH_write(DEF__dfoo80);
  if (DEF__dfoo77)
    INST_rfile_3_m_wires_1.METH_wset(DEF__dfoo78);
  if (DEF__dfoo75)
    INST_rfile_3_m_ignored_wires_1.METH_wset(DEF__dfoo76);
  if (DEF__dfoo73)
    INST_rfile_3_m_virtual_reg_1.METH_write(DEF__dfoo74);
  if (DEF__dfoo71)
    INST_rfile_4_m_wires_1.METH_wset(DEF__dfoo72);
  if (DEF__dfoo67)
    INST_rfile_4_m_virtual_reg_1.METH_write(DEF__dfoo68);
  if (DEF__dfoo69)
    INST_rfile_4_m_ignored_wires_1.METH_wset(DEF__dfoo70);
  if (DEF__dfoo65)
    INST_rfile_5_m_wires_1.METH_wset(DEF__dfoo66);
  if (DEF__dfoo63)
    INST_rfile_5_m_ignored_wires_1.METH_wset(DEF__dfoo64);
  if (DEF__dfoo61)
    INST_rfile_5_m_virtual_reg_1.METH_write(DEF__dfoo62);
  if (DEF__dfoo59)
    INST_rfile_6_m_wires_1.METH_wset(DEF__dfoo60);
  if (DEF__dfoo57)
    INST_rfile_6_m_ignored_wires_1.METH_wset(DEF__dfoo58);
  if (DEF__dfoo55)
    INST_rfile_6_m_virtual_reg_1.METH_write(DEF__dfoo56);
  if (DEF__dfoo53)
    INST_rfile_7_m_wires_1.METH_wset(DEF__dfoo54);
  if (DEF__dfoo51)
    INST_rfile_7_m_ignored_wires_1.METH_wset(DEF__dfoo52);
  if (DEF__dfoo49)
    INST_rfile_7_m_virtual_reg_1.METH_write(DEF__dfoo50);
}

tUInt8 MOD_mkRFile::METH_RDY_wr2()
{
  DEF_CAN_FIRE_wr2 = (tUInt8)1u;
  PORT_RDY_wr2 = DEF_CAN_FIRE_wr2;
  return PORT_RDY_wr2;
}

tUInt8 MOD_mkRFile::METH_rd1Byte(tUInt8 ARG_rd1Byte_r)
{
  tUInt8 DEF_x__h15992;
  tUInt8 DEF_rd1Byte_r_BIT_2___d191;
  tUInt8 DEF_data_BITS_7_TO_0___h16047;
  tUInt32 DEF_data__h15952;
  tUInt8 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d195;
  PORT_rd1Byte_r = ARG_rd1Byte_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_rd1Byte_r_BIT_2___d191 = (tUInt8)(ARG_rd1Byte_r >> 2u);
  DEF_x__h15992 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd1Byte_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (DEF_x__h15992) {
  case (tUInt8)0u:
    DEF_data__h15952 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h15952 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h15952 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h15952 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h15952 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h15952 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h15952 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h15952 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h15952 = 43690u;
  }
  DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d195 = (tUInt8)(DEF_data__h15952 >> 8u);
  DEF_data_BITS_7_TO_0___h16047 = (tUInt8)((tUInt8)255u & DEF_data__h15952);
  PORT_rd1Byte = DEF_rd1Byte_r_BIT_2___d191 ? DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d195 : DEF_data_BITS_7_TO_0___h16047;
  return PORT_rd1Byte;
}

tUInt8 MOD_mkRFile::METH_RDY_rd1Byte()
{
  DEF_CAN_FIRE_rd1Byte = (tUInt8)1u;
  PORT_RDY_rd1Byte = DEF_CAN_FIRE_rd1Byte;
  return PORT_RDY_rd1Byte;
}

tUInt32 MOD_mkRFile::METH_rd1Word(tUInt8 ARG_rd1Word_r)
{
  PORT_rd1Word_r = ARG_rd1Word_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (ARG_rd1Word_r) {
  case (tUInt8)0u:
    PORT_rd1Word = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    PORT_rd1Word = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    PORT_rd1Word = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    PORT_rd1Word = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    PORT_rd1Word = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    PORT_rd1Word = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    PORT_rd1Word = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    PORT_rd1Word = DEF_n__read__h8072;
    break;
  default:
    PORT_rd1Word = 43690u;
  }
  return PORT_rd1Word;
}

tUInt8 MOD_mkRFile::METH_RDY_rd1Word()
{
  DEF_CAN_FIRE_rd1Word = (tUInt8)1u;
  PORT_RDY_rd1Word = DEF_CAN_FIRE_rd1Word;
  return PORT_RDY_rd1Word;
}

tUInt32 MOD_mkRFile::METH_rd1(tUInt8 ARG_rd1_r)
{
  tUInt8 DEF_NOT_rd1_r_BIT_3_97___d198;
  tUInt32 DEF_IF_rd1_r_BIT_3_97_THEN_DONTCARE_CONCAT_IF_rd1__ETC___d209;
  tUInt8 DEF_x__h16189;
  tUInt32 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208;
  tUInt8 DEF_rd1_r_BIT_3___d197;
  tUInt8 DEF_x__h16278;
  tUInt8 DEF_data_BITS_7_TO_0___h16244;
  tUInt32 DEF_data__h16147;
  PORT_rd1_r = ARG_rd1_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_x__h16278 = (tUInt8)((tUInt8)7u & ARG_rd1_r);
  DEF_rd1_r_BIT_3___d197 = (tUInt8)(ARG_rd1_r >> 3u);
  DEF_x__h16189 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd1_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  switch (DEF_x__h16189) {
  case (tUInt8)0u:
    DEF_data__h16147 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h16147 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h16147 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h16147 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h16147 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h16147 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h16147 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h16147 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h16147 = 43690u;
  }
  DEF_data_BITS_7_TO_0___h16244 = (tUInt8)((tUInt8)255u & DEF_data__h16147);
  switch (DEF_x__h16278) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = DEF_n__read__h8072;
    break;
  default:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208 = 43690u;
  }
  DEF_IF_rd1_r_BIT_3_97_THEN_DONTCARE_CONCAT_IF_rd1__ETC___d209 = DEF_rd1_r_BIT_3___d197 ? 65535u & ((((tUInt32)((tUInt8)170u)) << 8u) | (tUInt32)((tUInt8)((tUInt8)1u & (ARG_rd1_r >> 2u)) ? (tUInt8)(DEF_data__h16147 >> 8u) : DEF_data_BITS_7_TO_0___h16244)) : DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d208;
  DEF_NOT_rd1_r_BIT_3_97___d198 = !DEF_rd1_r_BIT_3___d197;
  PORT_rd1 = 131071u & ((((tUInt32)(DEF_NOT_rd1_r_BIT_3_97___d198)) << 16u) | DEF_IF_rd1_r_BIT_3_97_THEN_DONTCARE_CONCAT_IF_rd1__ETC___d209);
  return PORT_rd1;
}

tUInt8 MOD_mkRFile::METH_RDY_rd1()
{
  DEF_CAN_FIRE_rd1 = (tUInt8)1u;
  PORT_RDY_rd1 = DEF_CAN_FIRE_rd1;
  return PORT_RDY_rd1;
}

tUInt8 MOD_mkRFile::METH_rd2Byte(tUInt8 ARG_rd2Byte_r)
{
  tUInt8 DEF_x__h16365;
  tUInt8 DEF_rd2Byte_r_BIT_2___d210;
  tUInt8 DEF_data_BITS_7_TO_0___h16420;
  tUInt32 DEF_data__h16330;
  tUInt8 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d214;
  PORT_rd2Byte_r = ARG_rd2Byte_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_rd2Byte_r_BIT_2___d210 = (tUInt8)(ARG_rd2Byte_r >> 2u);
  DEF_x__h16365 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd2Byte_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (DEF_x__h16365) {
  case (tUInt8)0u:
    DEF_data__h16330 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h16330 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h16330 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h16330 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h16330 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h16330 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h16330 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h16330 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h16330 = 43690u;
  }
  DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d214 = (tUInt8)(DEF_data__h16330 >> 8u);
  DEF_data_BITS_7_TO_0___h16420 = (tUInt8)((tUInt8)255u & DEF_data__h16330);
  PORT_rd2Byte = DEF_rd2Byte_r_BIT_2___d210 ? DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d214 : DEF_data_BITS_7_TO_0___h16420;
  return PORT_rd2Byte;
}

tUInt8 MOD_mkRFile::METH_RDY_rd2Byte()
{
  DEF_CAN_FIRE_rd2Byte = (tUInt8)1u;
  PORT_RDY_rd2Byte = DEF_CAN_FIRE_rd2Byte;
  return PORT_RDY_rd2Byte;
}

tUInt32 MOD_mkRFile::METH_rd2Word(tUInt8 ARG_rd2Word_r)
{
  PORT_rd2Word_r = ARG_rd2Word_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (ARG_rd2Word_r) {
  case (tUInt8)0u:
    PORT_rd2Word = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    PORT_rd2Word = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    PORT_rd2Word = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    PORT_rd2Word = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    PORT_rd2Word = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    PORT_rd2Word = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    PORT_rd2Word = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    PORT_rd2Word = DEF_n__read__h8072;
    break;
  default:
    PORT_rd2Word = 43690u;
  }
  return PORT_rd2Word;
}

tUInt8 MOD_mkRFile::METH_RDY_rd2Word()
{
  DEF_CAN_FIRE_rd2Word = (tUInt8)1u;
  PORT_RDY_rd2Word = DEF_CAN_FIRE_rd2Word;
  return PORT_RDY_rd2Word;
}

tUInt32 MOD_mkRFile::METH_rd2(tUInt8 ARG_rd2_r)
{
  tUInt8 DEF_NOT_rd2_r_BIT_3_16___d217;
  tUInt32 DEF_IF_rd2_r_BIT_3_16_THEN_DONTCARE_CONCAT_IF_rd2__ETC___d228;
  tUInt8 DEF_x__h16562;
  tUInt32 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227;
  tUInt8 DEF_rd2_r_BIT_3___d216;
  tUInt8 DEF_x__h16651;
  tUInt8 DEF_data_BITS_7_TO_0___h16617;
  tUInt32 DEF_data__h16520;
  PORT_rd2_r = ARG_rd2_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_x__h16651 = (tUInt8)((tUInt8)7u & ARG_rd2_r);
  DEF_rd2_r_BIT_3___d216 = (tUInt8)(ARG_rd2_r >> 3u);
  DEF_x__h16562 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd2_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  switch (DEF_x__h16562) {
  case (tUInt8)0u:
    DEF_data__h16520 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h16520 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h16520 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h16520 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h16520 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h16520 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h16520 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h16520 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h16520 = 43690u;
  }
  DEF_data_BITS_7_TO_0___h16617 = (tUInt8)((tUInt8)255u & DEF_data__h16520);
  switch (DEF_x__h16651) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = DEF_n__read__h8072;
    break;
  default:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227 = 43690u;
  }
  DEF_IF_rd2_r_BIT_3_16_THEN_DONTCARE_CONCAT_IF_rd2__ETC___d228 = DEF_rd2_r_BIT_3___d216 ? 65535u & ((((tUInt32)((tUInt8)170u)) << 8u) | (tUInt32)((tUInt8)((tUInt8)1u & (ARG_rd2_r >> 2u)) ? (tUInt8)(DEF_data__h16520 >> 8u) : DEF_data_BITS_7_TO_0___h16617)) : DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d227;
  DEF_NOT_rd2_r_BIT_3_16___d217 = !DEF_rd2_r_BIT_3___d216;
  PORT_rd2 = 131071u & ((((tUInt32)(DEF_NOT_rd2_r_BIT_3_16___d217)) << 16u) | DEF_IF_rd2_r_BIT_3_16_THEN_DONTCARE_CONCAT_IF_rd2__ETC___d228);
  return PORT_rd2;
}

tUInt8 MOD_mkRFile::METH_RDY_rd2()
{
  DEF_CAN_FIRE_rd2 = (tUInt8)1u;
  PORT_RDY_rd2 = DEF_CAN_FIRE_rd2;
  return PORT_RDY_rd2;
}

tUInt8 MOD_mkRFile::METH_rd3Byte(tUInt8 ARG_rd3Byte_r)
{
  tUInt8 DEF_x__h16738;
  tUInt8 DEF_rd3Byte_r_BIT_2___d229;
  tUInt8 DEF_data_BITS_7_TO_0___h16793;
  tUInt32 DEF_data__h16703;
  tUInt8 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d233;
  PORT_rd3Byte_r = ARG_rd3Byte_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_rd3Byte_r_BIT_2___d229 = (tUInt8)(ARG_rd3Byte_r >> 2u);
  DEF_x__h16738 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd3Byte_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (DEF_x__h16738) {
  case (tUInt8)0u:
    DEF_data__h16703 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h16703 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h16703 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h16703 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h16703 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h16703 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h16703 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h16703 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h16703 = 43690u;
  }
  DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d233 = (tUInt8)(DEF_data__h16703 >> 8u);
  DEF_data_BITS_7_TO_0___h16793 = (tUInt8)((tUInt8)255u & DEF_data__h16703);
  PORT_rd3Byte = DEF_rd3Byte_r_BIT_2___d229 ? DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d233 : DEF_data_BITS_7_TO_0___h16793;
  return PORT_rd3Byte;
}

tUInt8 MOD_mkRFile::METH_RDY_rd3Byte()
{
  DEF_CAN_FIRE_rd3Byte = (tUInt8)1u;
  PORT_RDY_rd3Byte = DEF_CAN_FIRE_rd3Byte;
  return PORT_RDY_rd3Byte;
}

tUInt32 MOD_mkRFile::METH_rd3Word(tUInt8 ARG_rd3Word_r)
{
  PORT_rd3Word_r = ARG_rd3Word_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  switch (ARG_rd3Word_r) {
  case (tUInt8)0u:
    PORT_rd3Word = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    PORT_rd3Word = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    PORT_rd3Word = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    PORT_rd3Word = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    PORT_rd3Word = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    PORT_rd3Word = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    PORT_rd3Word = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    PORT_rd3Word = DEF_n__read__h8072;
    break;
  default:
    PORT_rd3Word = 43690u;
  }
  return PORT_rd3Word;
}

tUInt8 MOD_mkRFile::METH_RDY_rd3Word()
{
  DEF_CAN_FIRE_rd3Word = (tUInt8)1u;
  PORT_RDY_rd3Word = DEF_CAN_FIRE_rd3Word;
  return PORT_RDY_rd3Word;
}

tUInt32 MOD_mkRFile::METH_rd3(tUInt8 ARG_rd3_r)
{
  tUInt8 DEF_NOT_rd3_r_BIT_3_35___d236;
  tUInt32 DEF_IF_rd3_r_BIT_3_35_THEN_DONTCARE_CONCAT_IF_rd3__ETC___d247;
  tUInt8 DEF_x__h16935;
  tUInt32 DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246;
  tUInt8 DEF_rd3_r_BIT_3___d235;
  tUInt8 DEF_x__h17024;
  tUInt8 DEF_data_BITS_7_TO_0___h16990;
  tUInt32 DEF_data__h16893;
  PORT_rd3_r = ARG_rd3_r;
  DEF_rfile_0_m_virtual_reg_1_read____d64 = INST_rfile_0_m_virtual_reg_1.METH_read();
  DEF_def__h15238 = INST_rfile_0_m_ehrReg.METH_read();
  DEF_def__h15333 = INST_rfile_1_m_ehrReg.METH_read();
  DEF_def__h15428 = INST_rfile_2_m_ehrReg.METH_read();
  DEF_def__h15523 = INST_rfile_3_m_ehrReg.METH_read();
  DEF_def__h15713 = INST_rfile_5_m_ehrReg.METH_read();
  DEF_def__h15618 = INST_rfile_4_m_ehrReg.METH_read();
  DEF_def__h15808 = INST_rfile_6_m_ehrReg.METH_read();
  DEF_def__h15903 = INST_rfile_7_m_ehrReg.METH_read();
  DEF_rfile_7_m_virtual_reg_1_read____d92 = INST_rfile_7_m_virtual_reg_1.METH_read();
  DEF_rfile_6_m_virtual_reg_1_read____d88 = INST_rfile_6_m_virtual_reg_1.METH_read();
  DEF_rfile_5_m_virtual_reg_1_read____d84 = INST_rfile_5_m_virtual_reg_1.METH_read();
  DEF_rfile_4_m_virtual_reg_1_read____d80 = INST_rfile_4_m_virtual_reg_1.METH_read();
  DEF_rfile_2_m_virtual_reg_1_read____d72 = INST_rfile_2_m_virtual_reg_1.METH_read();
  DEF_rfile_3_m_virtual_reg_1_read____d76 = INST_rfile_3_m_virtual_reg_1.METH_read();
  DEF_rfile_1_m_virtual_reg_1_read____d68 = INST_rfile_1_m_virtual_reg_1.METH_read();
  DEF_x__h17024 = (tUInt8)((tUInt8)7u & ARG_rd3_r);
  DEF_rd3_r_BIT_3___d235 = (tUInt8)(ARG_rd3_r >> 3u);
  DEF_x__h16935 = (tUInt8)7u & ((tUInt8)((tUInt8)3u & ARG_rd3_r));
  DEF_n__read__h8072 = DEF_rfile_7_m_virtual_reg_1_read____d92 || INST_rfile_7_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15903;
  DEF_n__read__h8070 = DEF_rfile_6_m_virtual_reg_1_read____d88 || INST_rfile_6_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15808;
  DEF_n__read__h8068 = DEF_rfile_5_m_virtual_reg_1_read____d84 || INST_rfile_5_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15713;
  DEF_n__read__h8066 = DEF_rfile_4_m_virtual_reg_1_read____d80 || INST_rfile_4_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15618;
  DEF_n__read__h8064 = DEF_rfile_3_m_virtual_reg_1_read____d76 || INST_rfile_3_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15523;
  DEF_n__read__h8062 = DEF_rfile_2_m_virtual_reg_1_read____d72 || INST_rfile_2_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15428;
  DEF_n__read__h8060 = DEF_rfile_1_m_virtual_reg_1_read____d68 || INST_rfile_1_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15333;
  DEF_n__read__h8058 = DEF_rfile_0_m_virtual_reg_1_read____d64 || INST_rfile_0_m_virtual_reg_0.METH_read() ? 0u : DEF_def__h15238;
  switch (DEF_x__h16935) {
  case (tUInt8)0u:
    DEF_data__h16893 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_data__h16893 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_data__h16893 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_data__h16893 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_data__h16893 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_data__h16893 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_data__h16893 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_data__h16893 = DEF_n__read__h8072;
    break;
  default:
    DEF_data__h16893 = 43690u;
  }
  DEF_data_BITS_7_TO_0___h16990 = (tUInt8)((tUInt8)255u & DEF_data__h16893);
  switch (DEF_x__h17024) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8058;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8060;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8062;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8064;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8066;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8068;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8070;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = DEF_n__read__h8072;
    break;
  default:
    DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246 = 43690u;
  }
  DEF_IF_rd3_r_BIT_3_35_THEN_DONTCARE_CONCAT_IF_rd3__ETC___d247 = DEF_rd3_r_BIT_3___d235 ? 65535u & ((((tUInt32)((tUInt8)170u)) << 8u) | (tUInt32)((tUInt8)((tUInt8)1u & (ARG_rd3_r >> 2u)) ? (tUInt8)(DEF_data__h16893 >> 8u) : DEF_data_BITS_7_TO_0___h16990)) : DEF_SEL_ARR_IF_rfile_0_m_virtual_reg_1_read__4_OR__ETC___d246;
  DEF_NOT_rd3_r_BIT_3_35___d236 = !DEF_rd3_r_BIT_3___d235;
  PORT_rd3 = 131071u & ((((tUInt32)(DEF_NOT_rd3_r_BIT_3_35___d236)) << 16u) | DEF_IF_rd3_r_BIT_3_35_THEN_DONTCARE_CONCAT_IF_rd3__ETC___d247);
  return PORT_rd3;
}

tUInt8 MOD_mkRFile::METH_RDY_rd3()
{
  DEF_CAN_FIRE_rd3 = (tUInt8)1u;
  PORT_RDY_rd3 = DEF_CAN_FIRE_rd3;
  return PORT_RDY_rd3;
}


/* Reset routines */

void MOD_mkRFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rfile_7_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_6_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_5_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_4_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_3_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_2_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_1_m_ehrReg.reset_RST(ARG_rst_in);
  INST_rfile_0_m_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkRFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkRFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_rfile_0_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_0_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_0_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_0_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_0_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_0_m_wires_0.dump_state(indent + 2u);
  INST_rfile_0_m_wires_1.dump_state(indent + 2u);
  INST_rfile_1_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_1_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_1_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_1_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_1_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_1_m_wires_0.dump_state(indent + 2u);
  INST_rfile_1_m_wires_1.dump_state(indent + 2u);
  INST_rfile_2_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_2_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_2_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_2_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_2_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_2_m_wires_0.dump_state(indent + 2u);
  INST_rfile_2_m_wires_1.dump_state(indent + 2u);
  INST_rfile_3_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_3_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_3_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_3_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_3_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_3_m_wires_0.dump_state(indent + 2u);
  INST_rfile_3_m_wires_1.dump_state(indent + 2u);
  INST_rfile_4_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_4_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_4_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_4_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_4_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_4_m_wires_0.dump_state(indent + 2u);
  INST_rfile_4_m_wires_1.dump_state(indent + 2u);
  INST_rfile_5_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_5_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_5_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_5_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_5_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_5_m_wires_0.dump_state(indent + 2u);
  INST_rfile_5_m_wires_1.dump_state(indent + 2u);
  INST_rfile_6_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_6_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_6_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_6_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_6_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_6_m_wires_0.dump_state(indent + 2u);
  INST_rfile_6_m_wires_1.dump_state(indent + 2u);
  INST_rfile_7_m_ehrReg.dump_state(indent + 2u);
  INST_rfile_7_m_ignored_wires_0.dump_state(indent + 2u);
  INST_rfile_7_m_ignored_wires_1.dump_state(indent + 2u);
  INST_rfile_7_m_virtual_reg_0.dump_state(indent + 2u);
  INST_rfile_7_m_virtual_reg_1.dump_state(indent + 2u);
  INST_rfile_7_m_wires_0.dump_state(indent + 2u);
  INST_rfile_7_m_wires_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkRFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 153u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_0_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_1_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_2_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_3_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_4_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_5_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_6_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rfile_7_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd1Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd1Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd2Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd2Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd3Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_rd3Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_wr1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_wr2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55", 16u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_0_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_1_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_2_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_3_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_4_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_5_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_6_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rfile_7_m_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_wr1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_wr2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15238", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15333", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15428", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15523", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15618", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15713", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15808", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h15903", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8058", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8060", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8062", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8064", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8066", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8068", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8070", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h8072", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_0_m_virtual_reg_1_read____d64", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_1_m_virtual_reg_1_read____d68", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_2_m_virtual_reg_1_read____d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_3_m_virtual_reg_1_read____d76", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_4_m_virtual_reg_1_read____d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_5_m_virtual_reg_1_read____d84", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_6_m_virtual_reg_1_read____d88", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rfile_7_m_virtual_reg_1_read____d92", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_wr1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_wr2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd1Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd1Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd2Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd2Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd3Byte", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_rd3Word", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_wr1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_wr2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1", 17u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1Byte", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1Byte_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1Word", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1Word_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd1_r", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2", 17u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2Byte", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2Byte_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2Word", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2Word_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd2_r", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3", 17u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3Byte", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3Byte_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3Word", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3Word_r", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rd3_r", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "wr1_data", 17u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "wr1_r", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "wr2_data", 17u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "wr2_r", 4u);
  num = INST_rfile_0_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_0_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_0_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_0_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_0_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_0_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_0_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_1_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_1_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_1_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_1_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_1_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_1_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_1_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_2_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_2_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_2_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_2_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_2_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_2_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_2_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_3_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_3_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_3_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_3_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_3_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_3_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_3_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_4_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_4_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_4_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_4_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_4_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_4_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_4_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_5_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_5_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_5_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_5_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_5_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_5_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_5_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_6_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_6_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_6_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_6_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_6_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_6_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_6_m_wires_1.dump_VCD_defs(num);
  num = INST_rfile_7_m_ehrReg.dump_VCD_defs(num);
  num = INST_rfile_7_m_ignored_wires_0.dump_VCD_defs(num);
  num = INST_rfile_7_m_ignored_wires_1.dump_VCD_defs(num);
  num = INST_rfile_7_m_virtual_reg_0.dump_VCD_defs(num);
  num = INST_rfile_7_m_virtual_reg_1.dump_VCD_defs(num);
  num = INST_rfile_7_m_wires_0.dump_VCD_defs(num);
  num = INST_rfile_7_m_wires_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkRFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkRFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkRFile::vcd_defs(tVCDDumpType dt, MOD_mkRFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 17u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 17u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 17u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 17u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 17u);
    vcd_write_x(sim_hdl, num++, 4u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_rfile_0_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_0_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_0_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_0_m_canonicalize = DEF_CAN_FIRE_RL_rfile_0_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_1_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_1_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_1_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_1_m_canonicalize = DEF_CAN_FIRE_RL_rfile_1_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_2_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_2_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_2_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_2_m_canonicalize = DEF_CAN_FIRE_RL_rfile_2_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_3_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_3_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_3_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_3_m_canonicalize = DEF_CAN_FIRE_RL_rfile_3_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_4_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_4_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_4_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_4_m_canonicalize = DEF_CAN_FIRE_RL_rfile_4_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_5_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_5_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_5_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_5_m_canonicalize = DEF_CAN_FIRE_RL_rfile_5_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_6_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_6_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_6_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_6_m_canonicalize = DEF_CAN_FIRE_RL_rfile_6_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rfile_7_m_canonicalize) != DEF_CAN_FIRE_RL_rfile_7_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rfile_7_m_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_rfile_7_m_canonicalize = DEF_CAN_FIRE_RL_rfile_7_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd1) != DEF_CAN_FIRE_rd1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd1, 1u);
	backing.DEF_CAN_FIRE_rd1 = DEF_CAN_FIRE_rd1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd1Byte) != DEF_CAN_FIRE_rd1Byte)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd1Byte, 1u);
	backing.DEF_CAN_FIRE_rd1Byte = DEF_CAN_FIRE_rd1Byte;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd1Word) != DEF_CAN_FIRE_rd1Word)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd1Word, 1u);
	backing.DEF_CAN_FIRE_rd1Word = DEF_CAN_FIRE_rd1Word;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd2) != DEF_CAN_FIRE_rd2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd2, 1u);
	backing.DEF_CAN_FIRE_rd2 = DEF_CAN_FIRE_rd2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd2Byte) != DEF_CAN_FIRE_rd2Byte)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd2Byte, 1u);
	backing.DEF_CAN_FIRE_rd2Byte = DEF_CAN_FIRE_rd2Byte;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd2Word) != DEF_CAN_FIRE_rd2Word)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd2Word, 1u);
	backing.DEF_CAN_FIRE_rd2Word = DEF_CAN_FIRE_rd2Word;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd3) != DEF_CAN_FIRE_rd3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd3, 1u);
	backing.DEF_CAN_FIRE_rd3 = DEF_CAN_FIRE_rd3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd3Byte) != DEF_CAN_FIRE_rd3Byte)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd3Byte, 1u);
	backing.DEF_CAN_FIRE_rd3Byte = DEF_CAN_FIRE_rd3Byte;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_rd3Word) != DEF_CAN_FIRE_rd3Word)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_rd3Word, 1u);
	backing.DEF_CAN_FIRE_rd3Word = DEF_CAN_FIRE_rd3Word;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_wr1) != DEF_CAN_FIRE_wr1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_wr1, 1u);
	backing.DEF_CAN_FIRE_wr1 = DEF_CAN_FIRE_wr1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_wr2) != DEF_CAN_FIRE_wr2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_wr2, 1u);
	backing.DEF_CAN_FIRE_wr2 = DEF_CAN_FIRE_wr2;
      }
      ++num;
      if ((backing.DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6) != DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6, 16u);
	backing.DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6 = DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6;
      }
      ++num;
      if ((backing.DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13) != DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13, 16u);
	backing.DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13 = DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20) != DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20, 16u);
	backing.DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20 = DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20;
      }
      ++num;
      if ((backing.DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27) != DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27, 16u);
	backing.DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27 = DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27;
      }
      ++num;
      if ((backing.DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34) != DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34, 16u);
	backing.DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34 = DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34;
      }
      ++num;
      if ((backing.DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41) != DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41, 16u);
	backing.DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41 = DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41;
      }
      ++num;
      if ((backing.DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48) != DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48, 16u);
	backing.DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48 = DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48;
      }
      ++num;
      if ((backing.DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55) != DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55, 16u);
	backing.DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55 = DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_0_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_0_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_0_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_0_m_canonicalize = DEF_WILL_FIRE_RL_rfile_0_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_1_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_1_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_1_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_1_m_canonicalize = DEF_WILL_FIRE_RL_rfile_1_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_2_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_2_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_2_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_2_m_canonicalize = DEF_WILL_FIRE_RL_rfile_2_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_3_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_3_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_3_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_3_m_canonicalize = DEF_WILL_FIRE_RL_rfile_3_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_4_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_4_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_4_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_4_m_canonicalize = DEF_WILL_FIRE_RL_rfile_4_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_5_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_5_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_5_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_5_m_canonicalize = DEF_WILL_FIRE_RL_rfile_5_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_6_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_6_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_6_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_6_m_canonicalize = DEF_WILL_FIRE_RL_rfile_6_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rfile_7_m_canonicalize) != DEF_WILL_FIRE_RL_rfile_7_m_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rfile_7_m_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_rfile_7_m_canonicalize = DEF_WILL_FIRE_RL_rfile_7_m_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_wr1) != DEF_WILL_FIRE_wr1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_wr1, 1u);
	backing.DEF_WILL_FIRE_wr1 = DEF_WILL_FIRE_wr1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_wr2) != DEF_WILL_FIRE_wr2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_wr2, 1u);
	backing.DEF_WILL_FIRE_wr2 = DEF_WILL_FIRE_wr2;
      }
      ++num;
      if ((backing.DEF_def__h15238) != DEF_def__h15238)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15238, 16u);
	backing.DEF_def__h15238 = DEF_def__h15238;
      }
      ++num;
      if ((backing.DEF_def__h15333) != DEF_def__h15333)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15333, 16u);
	backing.DEF_def__h15333 = DEF_def__h15333;
      }
      ++num;
      if ((backing.DEF_def__h15428) != DEF_def__h15428)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15428, 16u);
	backing.DEF_def__h15428 = DEF_def__h15428;
      }
      ++num;
      if ((backing.DEF_def__h15523) != DEF_def__h15523)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15523, 16u);
	backing.DEF_def__h15523 = DEF_def__h15523;
      }
      ++num;
      if ((backing.DEF_def__h15618) != DEF_def__h15618)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15618, 16u);
	backing.DEF_def__h15618 = DEF_def__h15618;
      }
      ++num;
      if ((backing.DEF_def__h15713) != DEF_def__h15713)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15713, 16u);
	backing.DEF_def__h15713 = DEF_def__h15713;
      }
      ++num;
      if ((backing.DEF_def__h15808) != DEF_def__h15808)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15808, 16u);
	backing.DEF_def__h15808 = DEF_def__h15808;
      }
      ++num;
      if ((backing.DEF_def__h15903) != DEF_def__h15903)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h15903, 16u);
	backing.DEF_def__h15903 = DEF_def__h15903;
      }
      ++num;
      if ((backing.DEF_n__read__h8058) != DEF_n__read__h8058)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8058, 16u);
	backing.DEF_n__read__h8058 = DEF_n__read__h8058;
      }
      ++num;
      if ((backing.DEF_n__read__h8060) != DEF_n__read__h8060)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8060, 16u);
	backing.DEF_n__read__h8060 = DEF_n__read__h8060;
      }
      ++num;
      if ((backing.DEF_n__read__h8062) != DEF_n__read__h8062)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8062, 16u);
	backing.DEF_n__read__h8062 = DEF_n__read__h8062;
      }
      ++num;
      if ((backing.DEF_n__read__h8064) != DEF_n__read__h8064)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8064, 16u);
	backing.DEF_n__read__h8064 = DEF_n__read__h8064;
      }
      ++num;
      if ((backing.DEF_n__read__h8066) != DEF_n__read__h8066)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8066, 16u);
	backing.DEF_n__read__h8066 = DEF_n__read__h8066;
      }
      ++num;
      if ((backing.DEF_n__read__h8068) != DEF_n__read__h8068)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8068, 16u);
	backing.DEF_n__read__h8068 = DEF_n__read__h8068;
      }
      ++num;
      if ((backing.DEF_n__read__h8070) != DEF_n__read__h8070)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8070, 16u);
	backing.DEF_n__read__h8070 = DEF_n__read__h8070;
      }
      ++num;
      if ((backing.DEF_n__read__h8072) != DEF_n__read__h8072)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h8072, 16u);
	backing.DEF_n__read__h8072 = DEF_n__read__h8072;
      }
      ++num;
      if ((backing.DEF_rfile_0_m_virtual_reg_1_read____d64) != DEF_rfile_0_m_virtual_reg_1_read____d64)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_0_m_virtual_reg_1_read____d64, 1u);
	backing.DEF_rfile_0_m_virtual_reg_1_read____d64 = DEF_rfile_0_m_virtual_reg_1_read____d64;
      }
      ++num;
      if ((backing.DEF_rfile_1_m_virtual_reg_1_read____d68) != DEF_rfile_1_m_virtual_reg_1_read____d68)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_1_m_virtual_reg_1_read____d68, 1u);
	backing.DEF_rfile_1_m_virtual_reg_1_read____d68 = DEF_rfile_1_m_virtual_reg_1_read____d68;
      }
      ++num;
      if ((backing.DEF_rfile_2_m_virtual_reg_1_read____d72) != DEF_rfile_2_m_virtual_reg_1_read____d72)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_2_m_virtual_reg_1_read____d72, 1u);
	backing.DEF_rfile_2_m_virtual_reg_1_read____d72 = DEF_rfile_2_m_virtual_reg_1_read____d72;
      }
      ++num;
      if ((backing.DEF_rfile_3_m_virtual_reg_1_read____d76) != DEF_rfile_3_m_virtual_reg_1_read____d76)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_3_m_virtual_reg_1_read____d76, 1u);
	backing.DEF_rfile_3_m_virtual_reg_1_read____d76 = DEF_rfile_3_m_virtual_reg_1_read____d76;
      }
      ++num;
      if ((backing.DEF_rfile_4_m_virtual_reg_1_read____d80) != DEF_rfile_4_m_virtual_reg_1_read____d80)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_4_m_virtual_reg_1_read____d80, 1u);
	backing.DEF_rfile_4_m_virtual_reg_1_read____d80 = DEF_rfile_4_m_virtual_reg_1_read____d80;
      }
      ++num;
      if ((backing.DEF_rfile_5_m_virtual_reg_1_read____d84) != DEF_rfile_5_m_virtual_reg_1_read____d84)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_5_m_virtual_reg_1_read____d84, 1u);
	backing.DEF_rfile_5_m_virtual_reg_1_read____d84 = DEF_rfile_5_m_virtual_reg_1_read____d84;
      }
      ++num;
      if ((backing.DEF_rfile_6_m_virtual_reg_1_read____d88) != DEF_rfile_6_m_virtual_reg_1_read____d88)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_6_m_virtual_reg_1_read____d88, 1u);
	backing.DEF_rfile_6_m_virtual_reg_1_read____d88 = DEF_rfile_6_m_virtual_reg_1_read____d88;
      }
      ++num;
      if ((backing.DEF_rfile_7_m_virtual_reg_1_read____d92) != DEF_rfile_7_m_virtual_reg_1_read____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_rfile_7_m_virtual_reg_1_read____d92, 1u);
	backing.DEF_rfile_7_m_virtual_reg_1_read____d92 = DEF_rfile_7_m_virtual_reg_1_read____d92;
      }
      ++num;
      if ((backing.PORT_EN_wr1) != PORT_EN_wr1)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_wr1, 1u);
	backing.PORT_EN_wr1 = PORT_EN_wr1;
      }
      ++num;
      if ((backing.PORT_EN_wr2) != PORT_EN_wr2)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_wr2, 1u);
	backing.PORT_EN_wr2 = PORT_EN_wr2;
      }
      ++num;
      if ((backing.PORT_RDY_rd1) != PORT_RDY_rd1)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd1, 1u);
	backing.PORT_RDY_rd1 = PORT_RDY_rd1;
      }
      ++num;
      if ((backing.PORT_RDY_rd1Byte) != PORT_RDY_rd1Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd1Byte, 1u);
	backing.PORT_RDY_rd1Byte = PORT_RDY_rd1Byte;
      }
      ++num;
      if ((backing.PORT_RDY_rd1Word) != PORT_RDY_rd1Word)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd1Word, 1u);
	backing.PORT_RDY_rd1Word = PORT_RDY_rd1Word;
      }
      ++num;
      if ((backing.PORT_RDY_rd2) != PORT_RDY_rd2)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd2, 1u);
	backing.PORT_RDY_rd2 = PORT_RDY_rd2;
      }
      ++num;
      if ((backing.PORT_RDY_rd2Byte) != PORT_RDY_rd2Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd2Byte, 1u);
	backing.PORT_RDY_rd2Byte = PORT_RDY_rd2Byte;
      }
      ++num;
      if ((backing.PORT_RDY_rd2Word) != PORT_RDY_rd2Word)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd2Word, 1u);
	backing.PORT_RDY_rd2Word = PORT_RDY_rd2Word;
      }
      ++num;
      if ((backing.PORT_RDY_rd3) != PORT_RDY_rd3)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd3, 1u);
	backing.PORT_RDY_rd3 = PORT_RDY_rd3;
      }
      ++num;
      if ((backing.PORT_RDY_rd3Byte) != PORT_RDY_rd3Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd3Byte, 1u);
	backing.PORT_RDY_rd3Byte = PORT_RDY_rd3Byte;
      }
      ++num;
      if ((backing.PORT_RDY_rd3Word) != PORT_RDY_rd3Word)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_rd3Word, 1u);
	backing.PORT_RDY_rd3Word = PORT_RDY_rd3Word;
      }
      ++num;
      if ((backing.PORT_RDY_wr1) != PORT_RDY_wr1)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_wr1, 1u);
	backing.PORT_RDY_wr1 = PORT_RDY_wr1;
      }
      ++num;
      if ((backing.PORT_RDY_wr2) != PORT_RDY_wr2)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_wr2, 1u);
	backing.PORT_RDY_wr2 = PORT_RDY_wr2;
      }
      ++num;
      if ((backing.PORT_rd1) != PORT_rd1)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1, 17u);
	backing.PORT_rd1 = PORT_rd1;
      }
      ++num;
      if ((backing.PORT_rd1Byte) != PORT_rd1Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1Byte, 8u);
	backing.PORT_rd1Byte = PORT_rd1Byte;
      }
      ++num;
      if ((backing.PORT_rd1Byte_r) != PORT_rd1Byte_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1Byte_r, 3u);
	backing.PORT_rd1Byte_r = PORT_rd1Byte_r;
      }
      ++num;
      if ((backing.PORT_rd1Word) != PORT_rd1Word)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1Word, 16u);
	backing.PORT_rd1Word = PORT_rd1Word;
      }
      ++num;
      if ((backing.PORT_rd1Word_r) != PORT_rd1Word_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1Word_r, 3u);
	backing.PORT_rd1Word_r = PORT_rd1Word_r;
      }
      ++num;
      if ((backing.PORT_rd1_r) != PORT_rd1_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd1_r, 4u);
	backing.PORT_rd1_r = PORT_rd1_r;
      }
      ++num;
      if ((backing.PORT_rd2) != PORT_rd2)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2, 17u);
	backing.PORT_rd2 = PORT_rd2;
      }
      ++num;
      if ((backing.PORT_rd2Byte) != PORT_rd2Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2Byte, 8u);
	backing.PORT_rd2Byte = PORT_rd2Byte;
      }
      ++num;
      if ((backing.PORT_rd2Byte_r) != PORT_rd2Byte_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2Byte_r, 3u);
	backing.PORT_rd2Byte_r = PORT_rd2Byte_r;
      }
      ++num;
      if ((backing.PORT_rd2Word) != PORT_rd2Word)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2Word, 16u);
	backing.PORT_rd2Word = PORT_rd2Word;
      }
      ++num;
      if ((backing.PORT_rd2Word_r) != PORT_rd2Word_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2Word_r, 3u);
	backing.PORT_rd2Word_r = PORT_rd2Word_r;
      }
      ++num;
      if ((backing.PORT_rd2_r) != PORT_rd2_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd2_r, 4u);
	backing.PORT_rd2_r = PORT_rd2_r;
      }
      ++num;
      if ((backing.PORT_rd3) != PORT_rd3)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3, 17u);
	backing.PORT_rd3 = PORT_rd3;
      }
      ++num;
      if ((backing.PORT_rd3Byte) != PORT_rd3Byte)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3Byte, 8u);
	backing.PORT_rd3Byte = PORT_rd3Byte;
      }
      ++num;
      if ((backing.PORT_rd3Byte_r) != PORT_rd3Byte_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3Byte_r, 3u);
	backing.PORT_rd3Byte_r = PORT_rd3Byte_r;
      }
      ++num;
      if ((backing.PORT_rd3Word) != PORT_rd3Word)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3Word, 16u);
	backing.PORT_rd3Word = PORT_rd3Word;
      }
      ++num;
      if ((backing.PORT_rd3Word_r) != PORT_rd3Word_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3Word_r, 3u);
	backing.PORT_rd3Word_r = PORT_rd3Word_r;
      }
      ++num;
      if ((backing.PORT_rd3_r) != PORT_rd3_r)
      {
	vcd_write_val(sim_hdl, num, PORT_rd3_r, 4u);
	backing.PORT_rd3_r = PORT_rd3_r;
      }
      ++num;
      if ((backing.PORT_wr1_data) != PORT_wr1_data)
      {
	vcd_write_val(sim_hdl, num, PORT_wr1_data, 17u);
	backing.PORT_wr1_data = PORT_wr1_data;
      }
      ++num;
      if ((backing.PORT_wr1_r) != PORT_wr1_r)
      {
	vcd_write_val(sim_hdl, num, PORT_wr1_r, 4u);
	backing.PORT_wr1_r = PORT_wr1_r;
      }
      ++num;
      if ((backing.PORT_wr2_data) != PORT_wr2_data)
      {
	vcd_write_val(sim_hdl, num, PORT_wr2_data, 17u);
	backing.PORT_wr2_data = PORT_wr2_data;
      }
      ++num;
      if ((backing.PORT_wr2_r) != PORT_wr2_r)
      {
	vcd_write_val(sim_hdl, num, PORT_wr2_r, 4u);
	backing.PORT_wr2_r = PORT_wr2_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_0_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_0_m_canonicalize = DEF_CAN_FIRE_RL_rfile_0_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_1_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_1_m_canonicalize = DEF_CAN_FIRE_RL_rfile_1_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_2_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_2_m_canonicalize = DEF_CAN_FIRE_RL_rfile_2_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_3_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_3_m_canonicalize = DEF_CAN_FIRE_RL_rfile_3_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_4_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_4_m_canonicalize = DEF_CAN_FIRE_RL_rfile_4_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_5_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_5_m_canonicalize = DEF_CAN_FIRE_RL_rfile_5_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_6_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_6_m_canonicalize = DEF_CAN_FIRE_RL_rfile_6_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rfile_7_m_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_rfile_7_m_canonicalize = DEF_CAN_FIRE_RL_rfile_7_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd1, 1u);
      backing.DEF_CAN_FIRE_rd1 = DEF_CAN_FIRE_rd1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd1Byte, 1u);
      backing.DEF_CAN_FIRE_rd1Byte = DEF_CAN_FIRE_rd1Byte;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd1Word, 1u);
      backing.DEF_CAN_FIRE_rd1Word = DEF_CAN_FIRE_rd1Word;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd2, 1u);
      backing.DEF_CAN_FIRE_rd2 = DEF_CAN_FIRE_rd2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd2Byte, 1u);
      backing.DEF_CAN_FIRE_rd2Byte = DEF_CAN_FIRE_rd2Byte;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd2Word, 1u);
      backing.DEF_CAN_FIRE_rd2Word = DEF_CAN_FIRE_rd2Word;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd3, 1u);
      backing.DEF_CAN_FIRE_rd3 = DEF_CAN_FIRE_rd3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd3Byte, 1u);
      backing.DEF_CAN_FIRE_rd3Byte = DEF_CAN_FIRE_rd3Byte;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_rd3Word, 1u);
      backing.DEF_CAN_FIRE_rd3Word = DEF_CAN_FIRE_rd3Word;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_wr1, 1u);
      backing.DEF_CAN_FIRE_wr1 = DEF_CAN_FIRE_wr1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_wr2, 1u);
      backing.DEF_CAN_FIRE_wr2 = DEF_CAN_FIRE_wr2;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6, 16u);
      backing.DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6 = DEF_IF_rfile_0_m_wires_0_whas_THEN_rfile_0_m_wires_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13, 16u);
      backing.DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13 = DEF_IF_rfile_1_m_wires_0_whas__0_THEN_rfile_1_m_wi_ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20, 16u);
      backing.DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20 = DEF_IF_rfile_2_m_wires_0_whas__7_THEN_rfile_2_m_wi_ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27, 16u);
      backing.DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27 = DEF_IF_rfile_3_m_wires_0_whas__4_THEN_rfile_3_m_wi_ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34, 16u);
      backing.DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34 = DEF_IF_rfile_4_m_wires_0_whas__1_THEN_rfile_4_m_wi_ETC___d34;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41, 16u);
      backing.DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41 = DEF_IF_rfile_5_m_wires_0_whas__8_THEN_rfile_5_m_wi_ETC___d41;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48, 16u);
      backing.DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48 = DEF_IF_rfile_6_m_wires_0_whas__5_THEN_rfile_6_m_wi_ETC___d48;
      vcd_write_val(sim_hdl, num++, DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55, 16u);
      backing.DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55 = DEF_IF_rfile_7_m_wires_0_whas__2_THEN_rfile_7_m_wi_ETC___d55;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_0_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_0_m_canonicalize = DEF_WILL_FIRE_RL_rfile_0_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_1_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_1_m_canonicalize = DEF_WILL_FIRE_RL_rfile_1_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_2_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_2_m_canonicalize = DEF_WILL_FIRE_RL_rfile_2_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_3_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_3_m_canonicalize = DEF_WILL_FIRE_RL_rfile_3_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_4_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_4_m_canonicalize = DEF_WILL_FIRE_RL_rfile_4_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_5_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_5_m_canonicalize = DEF_WILL_FIRE_RL_rfile_5_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_6_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_6_m_canonicalize = DEF_WILL_FIRE_RL_rfile_6_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rfile_7_m_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_rfile_7_m_canonicalize = DEF_WILL_FIRE_RL_rfile_7_m_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_wr1, 1u);
      backing.DEF_WILL_FIRE_wr1 = DEF_WILL_FIRE_wr1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_wr2, 1u);
      backing.DEF_WILL_FIRE_wr2 = DEF_WILL_FIRE_wr2;
      vcd_write_val(sim_hdl, num++, DEF_def__h15238, 16u);
      backing.DEF_def__h15238 = DEF_def__h15238;
      vcd_write_val(sim_hdl, num++, DEF_def__h15333, 16u);
      backing.DEF_def__h15333 = DEF_def__h15333;
      vcd_write_val(sim_hdl, num++, DEF_def__h15428, 16u);
      backing.DEF_def__h15428 = DEF_def__h15428;
      vcd_write_val(sim_hdl, num++, DEF_def__h15523, 16u);
      backing.DEF_def__h15523 = DEF_def__h15523;
      vcd_write_val(sim_hdl, num++, DEF_def__h15618, 16u);
      backing.DEF_def__h15618 = DEF_def__h15618;
      vcd_write_val(sim_hdl, num++, DEF_def__h15713, 16u);
      backing.DEF_def__h15713 = DEF_def__h15713;
      vcd_write_val(sim_hdl, num++, DEF_def__h15808, 16u);
      backing.DEF_def__h15808 = DEF_def__h15808;
      vcd_write_val(sim_hdl, num++, DEF_def__h15903, 16u);
      backing.DEF_def__h15903 = DEF_def__h15903;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8058, 16u);
      backing.DEF_n__read__h8058 = DEF_n__read__h8058;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8060, 16u);
      backing.DEF_n__read__h8060 = DEF_n__read__h8060;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8062, 16u);
      backing.DEF_n__read__h8062 = DEF_n__read__h8062;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8064, 16u);
      backing.DEF_n__read__h8064 = DEF_n__read__h8064;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8066, 16u);
      backing.DEF_n__read__h8066 = DEF_n__read__h8066;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8068, 16u);
      backing.DEF_n__read__h8068 = DEF_n__read__h8068;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8070, 16u);
      backing.DEF_n__read__h8070 = DEF_n__read__h8070;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h8072, 16u);
      backing.DEF_n__read__h8072 = DEF_n__read__h8072;
      vcd_write_val(sim_hdl, num++, DEF_rfile_0_m_virtual_reg_1_read____d64, 1u);
      backing.DEF_rfile_0_m_virtual_reg_1_read____d64 = DEF_rfile_0_m_virtual_reg_1_read____d64;
      vcd_write_val(sim_hdl, num++, DEF_rfile_1_m_virtual_reg_1_read____d68, 1u);
      backing.DEF_rfile_1_m_virtual_reg_1_read____d68 = DEF_rfile_1_m_virtual_reg_1_read____d68;
      vcd_write_val(sim_hdl, num++, DEF_rfile_2_m_virtual_reg_1_read____d72, 1u);
      backing.DEF_rfile_2_m_virtual_reg_1_read____d72 = DEF_rfile_2_m_virtual_reg_1_read____d72;
      vcd_write_val(sim_hdl, num++, DEF_rfile_3_m_virtual_reg_1_read____d76, 1u);
      backing.DEF_rfile_3_m_virtual_reg_1_read____d76 = DEF_rfile_3_m_virtual_reg_1_read____d76;
      vcd_write_val(sim_hdl, num++, DEF_rfile_4_m_virtual_reg_1_read____d80, 1u);
      backing.DEF_rfile_4_m_virtual_reg_1_read____d80 = DEF_rfile_4_m_virtual_reg_1_read____d80;
      vcd_write_val(sim_hdl, num++, DEF_rfile_5_m_virtual_reg_1_read____d84, 1u);
      backing.DEF_rfile_5_m_virtual_reg_1_read____d84 = DEF_rfile_5_m_virtual_reg_1_read____d84;
      vcd_write_val(sim_hdl, num++, DEF_rfile_6_m_virtual_reg_1_read____d88, 1u);
      backing.DEF_rfile_6_m_virtual_reg_1_read____d88 = DEF_rfile_6_m_virtual_reg_1_read____d88;
      vcd_write_val(sim_hdl, num++, DEF_rfile_7_m_virtual_reg_1_read____d92, 1u);
      backing.DEF_rfile_7_m_virtual_reg_1_read____d92 = DEF_rfile_7_m_virtual_reg_1_read____d92;
      vcd_write_val(sim_hdl, num++, PORT_EN_wr1, 1u);
      backing.PORT_EN_wr1 = PORT_EN_wr1;
      vcd_write_val(sim_hdl, num++, PORT_EN_wr2, 1u);
      backing.PORT_EN_wr2 = PORT_EN_wr2;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd1, 1u);
      backing.PORT_RDY_rd1 = PORT_RDY_rd1;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd1Byte, 1u);
      backing.PORT_RDY_rd1Byte = PORT_RDY_rd1Byte;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd1Word, 1u);
      backing.PORT_RDY_rd1Word = PORT_RDY_rd1Word;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd2, 1u);
      backing.PORT_RDY_rd2 = PORT_RDY_rd2;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd2Byte, 1u);
      backing.PORT_RDY_rd2Byte = PORT_RDY_rd2Byte;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd2Word, 1u);
      backing.PORT_RDY_rd2Word = PORT_RDY_rd2Word;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd3, 1u);
      backing.PORT_RDY_rd3 = PORT_RDY_rd3;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd3Byte, 1u);
      backing.PORT_RDY_rd3Byte = PORT_RDY_rd3Byte;
      vcd_write_val(sim_hdl, num++, PORT_RDY_rd3Word, 1u);
      backing.PORT_RDY_rd3Word = PORT_RDY_rd3Word;
      vcd_write_val(sim_hdl, num++, PORT_RDY_wr1, 1u);
      backing.PORT_RDY_wr1 = PORT_RDY_wr1;
      vcd_write_val(sim_hdl, num++, PORT_RDY_wr2, 1u);
      backing.PORT_RDY_wr2 = PORT_RDY_wr2;
      vcd_write_val(sim_hdl, num++, PORT_rd1, 17u);
      backing.PORT_rd1 = PORT_rd1;
      vcd_write_val(sim_hdl, num++, PORT_rd1Byte, 8u);
      backing.PORT_rd1Byte = PORT_rd1Byte;
      vcd_write_val(sim_hdl, num++, PORT_rd1Byte_r, 3u);
      backing.PORT_rd1Byte_r = PORT_rd1Byte_r;
      vcd_write_val(sim_hdl, num++, PORT_rd1Word, 16u);
      backing.PORT_rd1Word = PORT_rd1Word;
      vcd_write_val(sim_hdl, num++, PORT_rd1Word_r, 3u);
      backing.PORT_rd1Word_r = PORT_rd1Word_r;
      vcd_write_val(sim_hdl, num++, PORT_rd1_r, 4u);
      backing.PORT_rd1_r = PORT_rd1_r;
      vcd_write_val(sim_hdl, num++, PORT_rd2, 17u);
      backing.PORT_rd2 = PORT_rd2;
      vcd_write_val(sim_hdl, num++, PORT_rd2Byte, 8u);
      backing.PORT_rd2Byte = PORT_rd2Byte;
      vcd_write_val(sim_hdl, num++, PORT_rd2Byte_r, 3u);
      backing.PORT_rd2Byte_r = PORT_rd2Byte_r;
      vcd_write_val(sim_hdl, num++, PORT_rd2Word, 16u);
      backing.PORT_rd2Word = PORT_rd2Word;
      vcd_write_val(sim_hdl, num++, PORT_rd2Word_r, 3u);
      backing.PORT_rd2Word_r = PORT_rd2Word_r;
      vcd_write_val(sim_hdl, num++, PORT_rd2_r, 4u);
      backing.PORT_rd2_r = PORT_rd2_r;
      vcd_write_val(sim_hdl, num++, PORT_rd3, 17u);
      backing.PORT_rd3 = PORT_rd3;
      vcd_write_val(sim_hdl, num++, PORT_rd3Byte, 8u);
      backing.PORT_rd3Byte = PORT_rd3Byte;
      vcd_write_val(sim_hdl, num++, PORT_rd3Byte_r, 3u);
      backing.PORT_rd3Byte_r = PORT_rd3Byte_r;
      vcd_write_val(sim_hdl, num++, PORT_rd3Word, 16u);
      backing.PORT_rd3Word = PORT_rd3Word;
      vcd_write_val(sim_hdl, num++, PORT_rd3Word_r, 3u);
      backing.PORT_rd3Word_r = PORT_rd3Word_r;
      vcd_write_val(sim_hdl, num++, PORT_rd3_r, 4u);
      backing.PORT_rd3_r = PORT_rd3_r;
      vcd_write_val(sim_hdl, num++, PORT_wr1_data, 17u);
      backing.PORT_wr1_data = PORT_wr1_data;
      vcd_write_val(sim_hdl, num++, PORT_wr1_r, 4u);
      backing.PORT_wr1_r = PORT_wr1_r;
      vcd_write_val(sim_hdl, num++, PORT_wr2_data, 17u);
      backing.PORT_wr2_data = PORT_wr2_data;
      vcd_write_val(sim_hdl, num++, PORT_wr2_r, 4u);
      backing.PORT_wr2_r = PORT_wr2_r;
    }
}

void MOD_mkRFile::vcd_prims(tVCDDumpType dt, MOD_mkRFile &backing)
{
  INST_rfile_0_m_ehrReg.dump_VCD(dt, backing.INST_rfile_0_m_ehrReg);
  INST_rfile_0_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_0_m_ignored_wires_0);
  INST_rfile_0_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_0_m_ignored_wires_1);
  INST_rfile_0_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_0_m_virtual_reg_0);
  INST_rfile_0_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_0_m_virtual_reg_1);
  INST_rfile_0_m_wires_0.dump_VCD(dt, backing.INST_rfile_0_m_wires_0);
  INST_rfile_0_m_wires_1.dump_VCD(dt, backing.INST_rfile_0_m_wires_1);
  INST_rfile_1_m_ehrReg.dump_VCD(dt, backing.INST_rfile_1_m_ehrReg);
  INST_rfile_1_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_1_m_ignored_wires_0);
  INST_rfile_1_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_1_m_ignored_wires_1);
  INST_rfile_1_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_1_m_virtual_reg_0);
  INST_rfile_1_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_1_m_virtual_reg_1);
  INST_rfile_1_m_wires_0.dump_VCD(dt, backing.INST_rfile_1_m_wires_0);
  INST_rfile_1_m_wires_1.dump_VCD(dt, backing.INST_rfile_1_m_wires_1);
  INST_rfile_2_m_ehrReg.dump_VCD(dt, backing.INST_rfile_2_m_ehrReg);
  INST_rfile_2_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_2_m_ignored_wires_0);
  INST_rfile_2_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_2_m_ignored_wires_1);
  INST_rfile_2_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_2_m_virtual_reg_0);
  INST_rfile_2_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_2_m_virtual_reg_1);
  INST_rfile_2_m_wires_0.dump_VCD(dt, backing.INST_rfile_2_m_wires_0);
  INST_rfile_2_m_wires_1.dump_VCD(dt, backing.INST_rfile_2_m_wires_1);
  INST_rfile_3_m_ehrReg.dump_VCD(dt, backing.INST_rfile_3_m_ehrReg);
  INST_rfile_3_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_3_m_ignored_wires_0);
  INST_rfile_3_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_3_m_ignored_wires_1);
  INST_rfile_3_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_3_m_virtual_reg_0);
  INST_rfile_3_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_3_m_virtual_reg_1);
  INST_rfile_3_m_wires_0.dump_VCD(dt, backing.INST_rfile_3_m_wires_0);
  INST_rfile_3_m_wires_1.dump_VCD(dt, backing.INST_rfile_3_m_wires_1);
  INST_rfile_4_m_ehrReg.dump_VCD(dt, backing.INST_rfile_4_m_ehrReg);
  INST_rfile_4_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_4_m_ignored_wires_0);
  INST_rfile_4_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_4_m_ignored_wires_1);
  INST_rfile_4_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_4_m_virtual_reg_0);
  INST_rfile_4_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_4_m_virtual_reg_1);
  INST_rfile_4_m_wires_0.dump_VCD(dt, backing.INST_rfile_4_m_wires_0);
  INST_rfile_4_m_wires_1.dump_VCD(dt, backing.INST_rfile_4_m_wires_1);
  INST_rfile_5_m_ehrReg.dump_VCD(dt, backing.INST_rfile_5_m_ehrReg);
  INST_rfile_5_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_5_m_ignored_wires_0);
  INST_rfile_5_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_5_m_ignored_wires_1);
  INST_rfile_5_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_5_m_virtual_reg_0);
  INST_rfile_5_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_5_m_virtual_reg_1);
  INST_rfile_5_m_wires_0.dump_VCD(dt, backing.INST_rfile_5_m_wires_0);
  INST_rfile_5_m_wires_1.dump_VCD(dt, backing.INST_rfile_5_m_wires_1);
  INST_rfile_6_m_ehrReg.dump_VCD(dt, backing.INST_rfile_6_m_ehrReg);
  INST_rfile_6_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_6_m_ignored_wires_0);
  INST_rfile_6_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_6_m_ignored_wires_1);
  INST_rfile_6_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_6_m_virtual_reg_0);
  INST_rfile_6_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_6_m_virtual_reg_1);
  INST_rfile_6_m_wires_0.dump_VCD(dt, backing.INST_rfile_6_m_wires_0);
  INST_rfile_6_m_wires_1.dump_VCD(dt, backing.INST_rfile_6_m_wires_1);
  INST_rfile_7_m_ehrReg.dump_VCD(dt, backing.INST_rfile_7_m_ehrReg);
  INST_rfile_7_m_ignored_wires_0.dump_VCD(dt, backing.INST_rfile_7_m_ignored_wires_0);
  INST_rfile_7_m_ignored_wires_1.dump_VCD(dt, backing.INST_rfile_7_m_ignored_wires_1);
  INST_rfile_7_m_virtual_reg_0.dump_VCD(dt, backing.INST_rfile_7_m_virtual_reg_0);
  INST_rfile_7_m_virtual_reg_1.dump_VCD(dt, backing.INST_rfile_7_m_virtual_reg_1);
  INST_rfile_7_m_wires_0.dump_VCD(dt, backing.INST_rfile_7_m_wires_0);
  INST_rfile_7_m_wires_1.dump_VCD(dt, backing.INST_rfile_7_m_wires_1);
}
