module Lab1(
input logic a,
output logic b,
);

endmodule