

================================================================
== Vitis HLS Report for 'kernel_mhsa_Outline_ATT_INIT'
================================================================
* Date:           Sat Sep 27 23:14:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.250 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       25|     6193|  0.100 us|  24.772 us|   25|  6193|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ATT_INIT  |       24|     6192|   2 ~ 516|          -|          -|    12|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:127]   --->   Operation 4 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln128_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln128"   --->   Operation 6 'read' 'select_ln128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.36ns)   --->   "%store_ln127 = store i4 0, i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 7 'store' 'store_ln127' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_128_1"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%h_2 = load i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 9 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.66ns)   --->   "%add_ln127 = add i4 %h_2, i4 1" [kernel_MHSA.cpp:127]   --->   Operation 10 'add' 'add_ln127' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln127 = icmp_eq  i4 %h_2, i4 12" [kernel_MHSA.cpp:127]   --->   Operation 11 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %VITIS_LOOP_128_1.split, void %Q_LOAD.preheader.exitStub" [kernel_MHSA.cpp:127]   --->   Operation 12 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:127]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MHSA.cpp:127]   --->   Operation 14 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp, void %for.inc94.lr.ph, void %for.inc97" [kernel_MHSA.cpp:128]   --->   Operation 15 'br' 'br_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.81ns)   --->   "%call_ln127 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_128_1, i33 %select_ln128_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i4 %h_2" [kernel_MHSA.cpp:127]   --->   Operation 16 'call' 'call_ln127' <Predicate = (!icmp_ln127 & !tmp)> <Delay = 1.81> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 18 [1/2] (1.38ns)   --->   "%call_ln127 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_128_1, i33 %select_ln128_read, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i4 %h_2" [kernel_MHSA.cpp:127]   --->   Operation 18 'call' 'call_ln127' <Predicate = (!tmp)> <Delay = 1.38> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc97"   --->   Operation 19 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.36ns)   --->   "%store_ln127 = store i4 %add_ln127, i4 %h" [kernel_MHSA.cpp:127]   --->   Operation 20 'store' 'store_ln127' <Predicate = true> <Delay = 0.36>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln127 = br void %VITIS_LOOP_128_1" [kernel_MHSA.cpp:127]   --->   Operation 21 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.360ns
The critical path consists of the following:
	'alloca' operation 4 bit ('h', kernel_MHSA.cpp:127) [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln127', kernel_MHSA.cpp:127) of constant 0 on local variable 'h', kernel_MHSA.cpp:127 [18]  (0.360 ns)

 <State 2>: 2.250ns
The critical path consists of the following:
	'load' operation 4 bit ('h', kernel_MHSA.cpp:127) on local variable 'h', kernel_MHSA.cpp:127 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln127', kernel_MHSA.cpp:127) [23]  (0.434 ns)
	'call' operation 0 bit ('call_ln127', kernel_MHSA.cpp:127) to 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1' [30]  (1.816 ns)

 <State 3>: 1.389ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln127', kernel_MHSA.cpp:127) to 'kernel_mhsa_Pipeline_VITIS_LOOP_128_1' [30]  (1.389 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
