{"vcs1":{"timestamp_begin":1728647385.263763651, "rt":1.47, "ut":0.61, "st":0.27}}
{"vcselab":{"timestamp_begin":1728647386.805228043, "rt":1.09, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1728647387.964725695, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728647384.716013212}
{"VCS_COMP_START_TIME": 1728647384.716013212}
{"VCS_COMP_END_TIME": 1728647389.983285486}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331132}}
{"stitch_vcselab": {"peak_mem": 231548}}
