==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-3-e-es2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'astro.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 348.113 ; gain = 12.586 ; free physical = 529 ; free virtual = 10246
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 348.113 ; gain = 12.586 ; free physical = 510 ; free virtual = 10245
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.cpp:124) in function 'gravity()': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.cpp:126) in function 'gravity()': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-603] Inlining function 'to_int' into 'astroSim' (astro.cpp:193).
INFO: [XFORM 203-603] Inlining function 'hls::CORDIC_rnd_slv<72, 25>' into 'hls::fn_rom_data_int<6, false, 1, 48, 0, 25, 0, 0, 0, 25, 25>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:1256).
INFO: [XFORM 203-603] Inlining function 'hls::CORDIC_rnd_slv<72, 25>' into 'hls::CORDIC_inv_cordic_scale_slv<6, 0, 1, 48, 0, 25, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:1277).
INFO: [XFORM 203-603] Inlining function 'hls::sqrt_slv<48, 1, 25>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661).
INFO: [XFORM 203-603] Inlining function 'hls::CORDIC_rnd_slv<25, 25>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:667).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 26, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'gravity' (astro.cpp:154).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<27, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'gravity' (astro.cpp:154).
INFO: [XFORM 203-603] Inlining function 'kick' into 'janus_step' (astro.cpp:173).
INFO: [XFORM 203-603] Inlining function 'janus_step' into 'astroSim' (astro.cpp:198).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 477.816 ; gain = 142.289 ; free physical = 452 ; free virtual = 10198
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::CORDIC_get_eng_mode' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:166) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::CORDIC_get_transform_type' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:168) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::CORDIC_inv_cordic_scale_slv<6, 0, 1, 48, 0, 25, 0, 0>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::get_inputs<48, 6, 1>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::set_outputs<25, 6, 1>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<1, 48, 25, 0>' into 'gravity' (astro.cpp:149) automatically.
WARNING: [SYNCHK 200-23] /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:312: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-120] astro.cpp:137: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:00:54 . Memory (MB): peak = 477.816 ; gain = 142.289 ; free physical = 414 ; free virtual = 10167
INFO: [XFORM 203-1101] Packing variable 'result' (astro.cpp:181) into a 270-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hls::set_outputs<25, 6, 1>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:411).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hls::get_inputs<48, 6, 1>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:308).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:80).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'gravity' (astro.cpp:124:58).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (astro.cpp:124) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (astro.cpp:126) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'to_double' (astro.cpp:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (astro.cpp:76) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (astro.cpp:76) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'drift' (astro.cpp:96).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (astro.cpp:97) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (astro.cpp:97) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_X' (astro.cpp:195) in function 'astroSim' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (astro.cpp:114) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.1' (astro.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412) in function 'hls::set_outputs<25, 6, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311) in function 'hls::get_inputs<48, 6, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'data_int_frac_loop' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'precision_loop' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'rem_loop' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'sqre_loop' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'sqrt_int_loop' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.cpp:124) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.cpp:126) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.cpp:76) in function 'to_double' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.cpp:97) in function 'drift' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.cpp:64) in function 'astroSim' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_X' (astro.cpp:195) in function 'astroSim' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (astro.cpp:114) in function 'astroSim' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
WARNING: [XFORM 203-561] Updating loop lower bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
INFO: [XFORM 203-101] Partitioning array 'p.x.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.y.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.z.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vx.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vy.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vz.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ax.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ay.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.az.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.m.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.x.V' (astro.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.y.V' (astro.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.z.V' (astro.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vx.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vy.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vz.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::get_inputs<48, 6, 1>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::set_outputs<25, 6, 1>' into 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<1, 48, 25, 0>' into 'gravity' (astro.cpp:149) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:80:83) to (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:682:5) in function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.cpp:134:38) to (astro.cpp:164:1) in function 'gravity'... converting 793 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (astro.cpp:64:29) in function 'astroSim'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:18 ; elapsed = 00:02:05 . Memory (MB): peak = 540.109 ; gain = 204.582 ; free physical = 190 ; free virtual = 9959
WARNING: [XFORM 203-631] Renaming function 'hls::cordic_base<6, false, 1, 0, 48, 25, 0, 0, 0, 0>' (/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:81:5) into cordic_base.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:02:13 . Memory (MB): peak = 540.109 ; gain = 204.582 ; free physical = 172 ; free virtual = 9905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'astroSim' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'drift'.
INFO: [SCHED 204-61] Pipelining result: Target II: 6, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 132.8 seconds; current allocated memory: 221.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'to_double'.
INFO: [SCHED 204-61] Pipelining result: Target II: 6, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 221.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'cordic_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_base'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 223.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'gravity'.
INFO: [SCHED 204-61] Pipelining result: Target II: 6, Final II: 6, Depth: 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.9 seconds; current allocated memory: 245.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.1 seconds; current allocated memory: 269.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_X'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 278.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.35 seconds; current allocated memory: 293.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drift'.
INFO: [HLS 200-111]  Elapsed time: 5.97 seconds; current allocated memory: 300.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'to_double'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 301.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_base' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_base'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 304.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_dmul_64ns_64ns_64_4_max_dsp' to 'astroSim_dmul_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_ddiv_64ns_64ns_64_17' to 'astroSim_ddiv_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_sitodp_64s_64_3' to 'astroSim_sitodp_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_mul_mul_15ns_27s_42_1' to 'astroSim_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'gravity' is 22244 from HDL expression: ((ap_ce == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_flag00011001 == 1'b0))
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64ncud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64nbkb': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mul_mul_eOg': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_sitodp_6dEe': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gravity'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 347.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'astroSim' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_x_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'astroSim_mux_164_27_1' to 'astroSim_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_mux_94_27_1' to 'astroSim_mux_94_2g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_fYi': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_94_2g8j': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'astroSim'.
INFO: [HLS 200-111]  Elapsed time: 20.16 seconds; current allocated memory: 475.611 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:34 ; elapsed = 00:03:31 . Memory (MB): peak = 860.109 ; gain = 524.582 ; free physical = 136 ; free virtual = 9597
INFO: [SYSC 207-301] Generating SystemC RTL for astroSim.
INFO: [VHDL 208-304] Generating VHDL RTL for astroSim.
INFO: [VLOG 209-307] Generating Verilog RTL for astroSim.
INFO: [HLS 200-112] Total elapsed time: 210.86 seconds; peak allocated memory: 475.611 MB.
