0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Admin/Desktop/github-files/DSD-SEM5/grey code to binary/grey code to binary.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Desktop/github-files/DSD-SEM5/grey code to binary/grey code to binary.srcs/sim_1/new/testbench.v,1702715217,verilog,,,,testbench,,,,,,,,
C:/Users/Admin/Desktop/github-files/DSD-SEM5/grey code to binary/grey code to binary.srcs/sources_1/new/design.v,1702715171,verilog,,C:/Users/Admin/Desktop/github-files/DSD-SEM5/grey code to binary/grey code to binary.srcs/sim_1/new/testbench.v,,design_module,,,,,,,,
