// Seed: 3659534381
module module_0 ();
  id_2(
      .id_0(id_3), .id_1(1), .id_2(id_1[1'b0]), .id_3(id_1), .id_4(1)
  );
  assign id_2 = id_3;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output supply1 id_4
);
  tri0 id_6;
  always begin
    #1 begin
      wait (1'h0);
    end
    id_6 = id_1;
  end
  wor id_7 = id_0;
  module_0();
  assign id_2 = 1'b0;
  assign id_7 = id_7 + id_7;
endmodule
