//===-- A32ISelDAGToDAG.cpp - A dag to dag inst selector for A32 ------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the A32 target.
//
//===----------------------------------------------------------------------===//

#include "A32.h"
#include "MCTargetDesc/A32MCTargetDesc.h"
#include "A32TargetMachine.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/MathExtras.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;

#define DEBUG_TYPE "a32-isel"

// A32-specific code to select A32 machine instructions for
// SelectionDAG operations.
namespace {
class A32DAGToDAGISel final : public SelectionDAGISel {
public:
  explicit A32DAGToDAGISel(A32TargetMachine &TargetMachine)
      : SelectionDAGISel(TargetMachine) {}

  StringRef getPassName() const override {
    return "A32 DAG->DAG Pattern Instruction Selection";
  }

  void Select(SDNode *Node) override;

// Include the pieces autogenerated from the target description.
#include "A32GenDAGISel.inc"
};
}

void A32DAGToDAGISel::Select(SDNode *Node) {
  // If we have a custom node, we have already selected
  if (Node->isMachineOpcode()) {
    LLVM_DEBUG(dbgs() << "== "; Node->dump(CurDAG); dbgs() << "\n");
    Node->setNodeId(-1);
    return;
  }

  // Select the default instruction.
  SelectCode(Node);
}

// This pass converts a legalized DAG into a A32-specific DAG, ready
// for instruction scheduling.
FunctionPass *llvm::createA32ISelDag(A32TargetMachine &TM) {
  return new A32DAGToDAGISel(TM);
}
