// Seed: 2908050927
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_35;
  input wire id_34;
  output wire id_33;
  input wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1'b0) id_29 = id_2;
  id_36(
      1 - 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_10;
  module_0(
      id_2,
      id_6,
      id_5,
      id_5,
      id_9,
      id_6,
      id_2,
      id_2,
      id_2,
      id_9,
      id_8,
      id_2,
      id_3,
      id_1,
      id_2,
      id_6,
      id_6,
      id_3,
      id_6,
      id_2,
      id_6,
      id_2,
      id_2,
      id_1,
      id_6,
      id_4,
      id_1,
      id_8,
      id_3,
      id_6,
      id_9,
      id_1,
      id_9,
      id_8,
      id_2
  );
  assign id_9 = id_4;
  assign id_10[1] = id_1;
  assign id_3 = id_5;
  assign id_7 = 1'b0 ? id_6 : 1;
  wire id_11;
  `define pp_12 0
  assign `pp_12 = id_2;
  wire id_13;
endmodule
