   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 6	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"VGA_Out_apps.c"
  14              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.8.4 20140725 (release) [ARM/embedded-4_8-
  15              	@	compiled by GNU C version 4.7.4, GMP version 4.3.2, MPFR version 2.4.2, MPC version 0.8.1
  16              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  17              	@ options passed:  -I . -I apps -I apps/inc -I apps/src -I apps/src/fonts
  18              	@ -I cmsis_boot -I cmsis_boot/startup -I cmsis_core
  19              	@ -I SAM4S_StdPeriph_Driver -I SAM4S_StdPeriph_Driver/Include
  20              	@ -I SAM4S_StdPeriph_Driver/Include/SAM4S
  21              	@ -I SAM4S_StdPeriph_Driver/Include/SAM4S/component
  22              	@ -I SAM4S_StdPeriph_Driver/Include/SAM4S/instance
  23              	@ -I SAM4S_StdPeriph_Driver/Include/SAM4S/pio
  24              	@ -I SAM4S_StdPeriph_Driver/Source -I SAM4S_StdPeriph_Driver/Source/SAM4S
  25              	@ -I SAM4S_StdPeriph_Driver/Source/SAM4S/include
  26              	@ -I SAM4S_StdPeriph_Driver/Source/SAM4S/source -I user_libs
  27              	@ -I user_libs/inc -I user_libs/src -imultilib armv7e-m
  28              	@ -iprefix d:\armgcc\bin\../lib/gcc/arm-none-eabi/4.8.4/
  29              	@ -isysroot d:\armgcc\bin\../arm-none-eabi -MD out/apps/src/VGA_Out_apps.d
  30              	@ -MF out/apps/src/VGA_Out_apps.o.dep -MP -MQ out/apps/src/VGA_Out_apps.o
  31              	@ -D__USES_INITFINI__ -D gcc apps/src/VGA_Out_apps.c -mcpu=cortex-m4
  32              	@ -mthumb -auxbase-strip out/apps/src/VGA_Out_apps.o -ggdb3 -O0 -Wall
  33              	@ -Wpointer-arith -Wswitch -Wnested-externs -std=gnu99 -fomit-frame-pointer
  34              	@ -fverbose-asm -funsigned-char
  35              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  36              	@ -fbranch-count-reg -fcommon -fdelete-null-pointer-checks -fdwarf2-cfi-asm
  37              	@ -fearly-inlining -feliminate-unused-debug-types -ffunction-cse -fgcse-lm
  38              	@ -fgnu-runtime -fgnu-unique -fident -finline-atomics -fira-hoist-pressure
  39              	@ -fira-share-save-slots -fira-share-spill-slots -fivopts
  40              	@ -fkeep-static-consts -fleading-underscore -fmath-errno
  41              	@ -fmerge-debug-strings -fmove-loop-invariants -fomit-frame-pointer
  42              	@ -fpeephole -fprefetch-loop-arrays -freg-struct-return
  43              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  44              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  45              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  46              	@ -fsched-stalled-insns-dep -fshow-column -fsigned-zeros
  47              	@ -fsplit-ivs-in-unroller -fstrict-volatile-bitfields -fsync-libcalls
  48              	@ -ftrapping-math -ftree-coalesce-vars -ftree-cselim -ftree-forwprop
  49              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  50              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pta
  51              	@ -ftree-reassoc -ftree-scev-cprop -ftree-slp-vectorize
  52              	@ -ftree-vect-loop-version -funit-at-a-time -fverbose-asm
  53              	@ -fzero-initialized-in-bss -mlittle-endian -mpic-data-is-text-relative
  54              	@ -msched-prolog -mthumb -munaligned-access -mvectorize-with-neon-quad
  55              	
  56              		.text
  57              	.Ltext0:
  58              		.cfi_sections	.debug_frame
  59              		.align	2
  60              		.thumb
  61              		.thumb_func
  63              	NVIC_EnableIRQ:
  64              	.LFB101:
  65              		.file 1 "cmsis_core/core_cm4.h"
   1:cmsis_core/core_cm4.h **** /**************************************************************************//**
   2:cmsis_core/core_cm4.h ****  * @file     core_cm4.h
   3:cmsis_core/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:cmsis_core/core_cm4.h ****  * @version  V3.20
   5:cmsis_core/core_cm4.h ****  * @date     25. February 2013
   6:cmsis_core/core_cm4.h ****  *
   7:cmsis_core/core_cm4.h ****  * @note
   8:cmsis_core/core_cm4.h ****  *
   9:cmsis_core/core_cm4.h ****  ******************************************************************************/
  10:cmsis_core/core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:cmsis_core/core_cm4.h **** 
  12:cmsis_core/core_cm4.h ****    All rights reserved.
  13:cmsis_core/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:cmsis_core/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:cmsis_core/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:cmsis_core/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:cmsis_core/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:cmsis_core/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:cmsis_core/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:cmsis_core/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:cmsis_core/core_cm4.h ****      to endorse or promote products derived from this software without
  22:cmsis_core/core_cm4.h ****      specific prior written permission.
  23:cmsis_core/core_cm4.h ****    *
  24:cmsis_core/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:cmsis_core/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:cmsis_core/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:cmsis_core/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:cmsis_core/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:cmsis_core/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:cmsis_core/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:cmsis_core/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:cmsis_core/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:cmsis_core/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:cmsis_core/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:cmsis_core/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:cmsis_core/core_cm4.h **** 
  37:cmsis_core/core_cm4.h **** 
  38:cmsis_core/core_cm4.h **** #if defined ( __ICCARM__ )
  39:cmsis_core/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:cmsis_core/core_cm4.h **** #endif
  41:cmsis_core/core_cm4.h **** 
  42:cmsis_core/core_cm4.h **** #ifdef __cplusplus
  43:cmsis_core/core_cm4.h ****  extern "C" {
  44:cmsis_core/core_cm4.h **** #endif
  45:cmsis_core/core_cm4.h **** 
  46:cmsis_core/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:cmsis_core/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:cmsis_core/core_cm4.h **** 
  49:cmsis_core/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:cmsis_core/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:cmsis_core/core_cm4.h **** 
  52:cmsis_core/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:cmsis_core/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:cmsis_core/core_cm4.h **** 
  55:cmsis_core/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:cmsis_core/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:cmsis_core/core_cm4.h **** 
  58:cmsis_core/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:cmsis_core/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:cmsis_core/core_cm4.h ****  */
  61:cmsis_core/core_cm4.h **** 
  62:cmsis_core/core_cm4.h **** 
  63:cmsis_core/core_cm4.h **** /*******************************************************************************
  64:cmsis_core/core_cm4.h ****  *                 CMSIS definitions
  65:cmsis_core/core_cm4.h ****  ******************************************************************************/
  66:cmsis_core/core_cm4.h **** /** \ingroup Cortex_M4
  67:cmsis_core/core_cm4.h ****   @{
  68:cmsis_core/core_cm4.h ****  */
  69:cmsis_core/core_cm4.h **** 
  70:cmsis_core/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:cmsis_core/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:cmsis_core/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:cmsis_core/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:cmsis_core/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:cmsis_core/core_cm4.h **** 
  76:cmsis_core/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:cmsis_core/core_cm4.h **** 
  78:cmsis_core/core_cm4.h **** 
  79:cmsis_core/core_cm4.h **** #if   defined ( __CC_ARM )
  80:cmsis_core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:cmsis_core/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:cmsis_core/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:cmsis_core/core_cm4.h **** 
  84:cmsis_core/core_cm4.h **** #elif defined ( __ICCARM__ )
  85:cmsis_core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:cmsis_core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:cmsis_core/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:cmsis_core/core_cm4.h **** 
  89:cmsis_core/core_cm4.h **** #elif defined ( __TMS470__ )
  90:cmsis_core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:cmsis_core/core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:cmsis_core/core_cm4.h **** 
  93:cmsis_core/core_cm4.h **** #elif defined ( __GNUC__ )
  94:cmsis_core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:cmsis_core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:cmsis_core/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:cmsis_core/core_cm4.h **** 
  98:cmsis_core/core_cm4.h **** #elif defined ( __TASKING__ )
  99:cmsis_core/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:cmsis_core/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:cmsis_core/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:cmsis_core/core_cm4.h **** 
 103:cmsis_core/core_cm4.h **** #endif
 104:cmsis_core/core_cm4.h **** 
 105:cmsis_core/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:cmsis_core/core_cm4.h **** */
 107:cmsis_core/core_cm4.h **** #if defined ( __CC_ARM )
 108:cmsis_core/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:cmsis_core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:cmsis_core/core_cm4.h ****       #define __FPU_USED       1
 111:cmsis_core/core_cm4.h ****     #else
 112:cmsis_core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:cmsis_core/core_cm4.h ****       #define __FPU_USED       0
 114:cmsis_core/core_cm4.h ****     #endif
 115:cmsis_core/core_cm4.h ****   #else
 116:cmsis_core/core_cm4.h ****     #define __FPU_USED         0
 117:cmsis_core/core_cm4.h ****   #endif
 118:cmsis_core/core_cm4.h **** 
 119:cmsis_core/core_cm4.h **** #elif defined ( __ICCARM__ )
 120:cmsis_core/core_cm4.h ****   #if defined __ARMVFP__
 121:cmsis_core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:cmsis_core/core_cm4.h ****       #define __FPU_USED       1
 123:cmsis_core/core_cm4.h ****     #else
 124:cmsis_core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:cmsis_core/core_cm4.h ****       #define __FPU_USED       0
 126:cmsis_core/core_cm4.h ****     #endif
 127:cmsis_core/core_cm4.h ****   #else
 128:cmsis_core/core_cm4.h ****     #define __FPU_USED         0
 129:cmsis_core/core_cm4.h ****   #endif
 130:cmsis_core/core_cm4.h **** 
 131:cmsis_core/core_cm4.h **** #elif defined ( __TMS470__ )
 132:cmsis_core/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:cmsis_core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:cmsis_core/core_cm4.h ****       #define __FPU_USED       1
 135:cmsis_core/core_cm4.h ****     #else
 136:cmsis_core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:cmsis_core/core_cm4.h ****       #define __FPU_USED       0
 138:cmsis_core/core_cm4.h ****     #endif
 139:cmsis_core/core_cm4.h ****   #else
 140:cmsis_core/core_cm4.h ****     #define __FPU_USED         0
 141:cmsis_core/core_cm4.h ****   #endif
 142:cmsis_core/core_cm4.h **** 
 143:cmsis_core/core_cm4.h **** #elif defined ( __GNUC__ )
 144:cmsis_core/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:cmsis_core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:cmsis_core/core_cm4.h ****       #define __FPU_USED       1
 147:cmsis_core/core_cm4.h ****     #else
 148:cmsis_core/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:cmsis_core/core_cm4.h ****       #define __FPU_USED       0
 150:cmsis_core/core_cm4.h ****     #endif
 151:cmsis_core/core_cm4.h ****   #else
 152:cmsis_core/core_cm4.h ****     #define __FPU_USED         0
 153:cmsis_core/core_cm4.h ****   #endif
 154:cmsis_core/core_cm4.h **** 
 155:cmsis_core/core_cm4.h **** #elif defined ( __TASKING__ )
 156:cmsis_core/core_cm4.h ****   #if defined __FPU_VFP__
 157:cmsis_core/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:cmsis_core/core_cm4.h ****       #define __FPU_USED       1
 159:cmsis_core/core_cm4.h ****     #else
 160:cmsis_core/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:cmsis_core/core_cm4.h ****       #define __FPU_USED       0
 162:cmsis_core/core_cm4.h ****     #endif
 163:cmsis_core/core_cm4.h ****   #else
 164:cmsis_core/core_cm4.h ****     #define __FPU_USED         0
 165:cmsis_core/core_cm4.h ****   #endif
 166:cmsis_core/core_cm4.h **** #endif
 167:cmsis_core/core_cm4.h **** 
 168:cmsis_core/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:cmsis_core/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:cmsis_core/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:cmsis_core/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:cmsis_core/core_cm4.h **** 
 173:cmsis_core/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:cmsis_core/core_cm4.h **** 
 175:cmsis_core/core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:cmsis_core/core_cm4.h **** 
 177:cmsis_core/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:cmsis_core/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:cmsis_core/core_cm4.h **** 
 180:cmsis_core/core_cm4.h **** /* check device defines and use defaults */
 181:cmsis_core/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:cmsis_core/core_cm4.h ****   #ifndef __CM4_REV
 183:cmsis_core/core_cm4.h ****     #define __CM4_REV               0x0000
 184:cmsis_core/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:cmsis_core/core_cm4.h ****   #endif
 186:cmsis_core/core_cm4.h **** 
 187:cmsis_core/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:cmsis_core/core_cm4.h ****     #define __FPU_PRESENT             0
 189:cmsis_core/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:cmsis_core/core_cm4.h ****   #endif
 191:cmsis_core/core_cm4.h **** 
 192:cmsis_core/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:cmsis_core/core_cm4.h ****     #define __MPU_PRESENT             0
 194:cmsis_core/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:cmsis_core/core_cm4.h ****   #endif
 196:cmsis_core/core_cm4.h **** 
 197:cmsis_core/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:cmsis_core/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:cmsis_core/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:cmsis_core/core_cm4.h ****   #endif
 201:cmsis_core/core_cm4.h **** 
 202:cmsis_core/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:cmsis_core/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:cmsis_core/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:cmsis_core/core_cm4.h ****   #endif
 206:cmsis_core/core_cm4.h **** #endif
 207:cmsis_core/core_cm4.h **** 
 208:cmsis_core/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:cmsis_core/core_cm4.h **** /**
 210:cmsis_core/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:cmsis_core/core_cm4.h **** 
 212:cmsis_core/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:cmsis_core/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:cmsis_core/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:cmsis_core/core_cm4.h **** */
 216:cmsis_core/core_cm4.h **** #ifdef __cplusplus
 217:cmsis_core/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:cmsis_core/core_cm4.h **** #else
 219:cmsis_core/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:cmsis_core/core_cm4.h **** #endif
 221:cmsis_core/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:cmsis_core/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:cmsis_core/core_cm4.h **** 
 224:cmsis_core/core_cm4.h **** /*@} end of group Cortex_M4 */
 225:cmsis_core/core_cm4.h **** 
 226:cmsis_core/core_cm4.h **** 
 227:cmsis_core/core_cm4.h **** 
 228:cmsis_core/core_cm4.h **** /*******************************************************************************
 229:cmsis_core/core_cm4.h ****  *                 Register Abstraction
 230:cmsis_core/core_cm4.h ****   Core Register contain:
 231:cmsis_core/core_cm4.h ****   - Core Register
 232:cmsis_core/core_cm4.h ****   - Core NVIC Register
 233:cmsis_core/core_cm4.h ****   - Core SCB Register
 234:cmsis_core/core_cm4.h ****   - Core SysTick Register
 235:cmsis_core/core_cm4.h ****   - Core Debug Register
 236:cmsis_core/core_cm4.h ****   - Core MPU Register
 237:cmsis_core/core_cm4.h ****   - Core FPU Register
 238:cmsis_core/core_cm4.h ****  ******************************************************************************/
 239:cmsis_core/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:cmsis_core/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:cmsis_core/core_cm4.h **** */
 242:cmsis_core/core_cm4.h **** 
 243:cmsis_core/core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:cmsis_core/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:cmsis_core/core_cm4.h ****     \brief  Core Register type definitions.
 246:cmsis_core/core_cm4.h ****   @{
 247:cmsis_core/core_cm4.h ****  */
 248:cmsis_core/core_cm4.h **** 
 249:cmsis_core/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:cmsis_core/core_cm4.h ****  */
 251:cmsis_core/core_cm4.h **** typedef union
 252:cmsis_core/core_cm4.h **** {
 253:cmsis_core/core_cm4.h ****   struct
 254:cmsis_core/core_cm4.h ****   {
 255:cmsis_core/core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:cmsis_core/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:cmsis_core/core_cm4.h **** #else
 258:cmsis_core/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:cmsis_core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:cmsis_core/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:cmsis_core/core_cm4.h **** #endif
 262:cmsis_core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:cmsis_core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:cmsis_core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:cmsis_core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:cmsis_core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:cmsis_core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:cmsis_core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:cmsis_core/core_cm4.h **** } APSR_Type;
 270:cmsis_core/core_cm4.h **** 
 271:cmsis_core/core_cm4.h **** 
 272:cmsis_core/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:cmsis_core/core_cm4.h ****  */
 274:cmsis_core/core_cm4.h **** typedef union
 275:cmsis_core/core_cm4.h **** {
 276:cmsis_core/core_cm4.h ****   struct
 277:cmsis_core/core_cm4.h ****   {
 278:cmsis_core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:cmsis_core/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:cmsis_core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:cmsis_core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:cmsis_core/core_cm4.h **** } IPSR_Type;
 283:cmsis_core/core_cm4.h **** 
 284:cmsis_core/core_cm4.h **** 
 285:cmsis_core/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:cmsis_core/core_cm4.h ****  */
 287:cmsis_core/core_cm4.h **** typedef union
 288:cmsis_core/core_cm4.h **** {
 289:cmsis_core/core_cm4.h ****   struct
 290:cmsis_core/core_cm4.h ****   {
 291:cmsis_core/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:cmsis_core/core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:cmsis_core/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:cmsis_core/core_cm4.h **** #else
 295:cmsis_core/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:cmsis_core/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:cmsis_core/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:cmsis_core/core_cm4.h **** #endif
 299:cmsis_core/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:cmsis_core/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:cmsis_core/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:cmsis_core/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:cmsis_core/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:cmsis_core/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:cmsis_core/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:cmsis_core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:cmsis_core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:cmsis_core/core_cm4.h **** } xPSR_Type;
 309:cmsis_core/core_cm4.h **** 
 310:cmsis_core/core_cm4.h **** 
 311:cmsis_core/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:cmsis_core/core_cm4.h ****  */
 313:cmsis_core/core_cm4.h **** typedef union
 314:cmsis_core/core_cm4.h **** {
 315:cmsis_core/core_cm4.h ****   struct
 316:cmsis_core/core_cm4.h ****   {
 317:cmsis_core/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:cmsis_core/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:cmsis_core/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:cmsis_core/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:cmsis_core/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:cmsis_core/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:cmsis_core/core_cm4.h **** } CONTROL_Type;
 324:cmsis_core/core_cm4.h **** 
 325:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:cmsis_core/core_cm4.h **** 
 327:cmsis_core/core_cm4.h **** 
 328:cmsis_core/core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:cmsis_core/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:cmsis_core/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:cmsis_core/core_cm4.h ****   @{
 332:cmsis_core/core_cm4.h ****  */
 333:cmsis_core/core_cm4.h **** 
 334:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:cmsis_core/core_cm4.h ****  */
 336:cmsis_core/core_cm4.h **** typedef struct
 337:cmsis_core/core_cm4.h **** {
 338:cmsis_core/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[24];
 340:cmsis_core/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:cmsis_core/core_cm4.h ****        uint32_t RSERVED1[24];
 342:cmsis_core/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:cmsis_core/core_cm4.h ****        uint32_t RESERVED2[24];
 344:cmsis_core/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:cmsis_core/core_cm4.h ****        uint32_t RESERVED3[24];
 346:cmsis_core/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:cmsis_core/core_cm4.h ****        uint32_t RESERVED4[56];
 348:cmsis_core/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:cmsis_core/core_cm4.h ****        uint32_t RESERVED5[644];
 350:cmsis_core/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:cmsis_core/core_cm4.h **** }  NVIC_Type;
 352:cmsis_core/core_cm4.h **** 
 353:cmsis_core/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:cmsis_core/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:cmsis_core/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:cmsis_core/core_cm4.h **** 
 357:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:cmsis_core/core_cm4.h **** 
 359:cmsis_core/core_cm4.h **** 
 360:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:cmsis_core/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:cmsis_core/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:cmsis_core/core_cm4.h ****   @{
 364:cmsis_core/core_cm4.h ****  */
 365:cmsis_core/core_cm4.h **** 
 366:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:cmsis_core/core_cm4.h ****  */
 368:cmsis_core/core_cm4.h **** typedef struct
 369:cmsis_core/core_cm4.h **** {
 370:cmsis_core/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:cmsis_core/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:cmsis_core/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:cmsis_core/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:cmsis_core/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:cmsis_core/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:cmsis_core/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:cmsis_core/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:cmsis_core/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:cmsis_core/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:cmsis_core/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:cmsis_core/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:cmsis_core/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:cmsis_core/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:cmsis_core/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:cmsis_core/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:cmsis_core/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:cmsis_core/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:cmsis_core/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[5];
 390:cmsis_core/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:cmsis_core/core_cm4.h **** } SCB_Type;
 392:cmsis_core/core_cm4.h **** 
 393:cmsis_core/core_cm4.h **** /* SCB CPUID Register Definitions */
 394:cmsis_core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:cmsis_core/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:cmsis_core/core_cm4.h **** 
 397:cmsis_core/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:cmsis_core/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:cmsis_core/core_cm4.h **** 
 400:cmsis_core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:cmsis_core/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:cmsis_core/core_cm4.h **** 
 403:cmsis_core/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:cmsis_core/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:cmsis_core/core_cm4.h **** 
 406:cmsis_core/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:cmsis_core/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:cmsis_core/core_cm4.h **** 
 409:cmsis_core/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:cmsis_core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:cmsis_core/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:cmsis_core/core_cm4.h **** 
 413:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:cmsis_core/core_cm4.h **** 
 416:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:cmsis_core/core_cm4.h **** 
 419:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:cmsis_core/core_cm4.h **** 
 422:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:cmsis_core/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:cmsis_core/core_cm4.h **** 
 425:cmsis_core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:cmsis_core/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:cmsis_core/core_cm4.h **** 
 428:cmsis_core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:cmsis_core/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:cmsis_core/core_cm4.h **** 
 431:cmsis_core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:cmsis_core/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:cmsis_core/core_cm4.h **** 
 434:cmsis_core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:cmsis_core/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:cmsis_core/core_cm4.h **** 
 437:cmsis_core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:cmsis_core/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:cmsis_core/core_cm4.h **** 
 440:cmsis_core/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:cmsis_core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:cmsis_core/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:cmsis_core/core_cm4.h **** 
 444:cmsis_core/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:cmsis_core/core_cm4.h **** 
 448:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:cmsis_core/core_cm4.h **** 
 451:cmsis_core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:cmsis_core/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:cmsis_core/core_cm4.h **** 
 454:cmsis_core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:cmsis_core/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:cmsis_core/core_cm4.h **** 
 457:cmsis_core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:cmsis_core/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:cmsis_core/core_cm4.h **** 
 460:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:cmsis_core/core_cm4.h **** 
 463:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:cmsis_core/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:cmsis_core/core_cm4.h **** 
 466:cmsis_core/core_cm4.h **** /* SCB System Control Register Definitions */
 467:cmsis_core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:cmsis_core/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:cmsis_core/core_cm4.h **** 
 470:cmsis_core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:cmsis_core/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:cmsis_core/core_cm4.h **** 
 473:cmsis_core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:cmsis_core/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:cmsis_core/core_cm4.h **** 
 476:cmsis_core/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:cmsis_core/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:cmsis_core/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:cmsis_core/core_cm4.h **** 
 480:cmsis_core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:cmsis_core/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:cmsis_core/core_cm4.h **** 
 483:cmsis_core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:cmsis_core/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:cmsis_core/core_cm4.h **** 
 486:cmsis_core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:cmsis_core/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:cmsis_core/core_cm4.h **** 
 489:cmsis_core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:cmsis_core/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:cmsis_core/core_cm4.h **** 
 492:cmsis_core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:cmsis_core/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:cmsis_core/core_cm4.h **** 
 495:cmsis_core/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:cmsis_core/core_cm4.h **** 
 499:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:cmsis_core/core_cm4.h **** 
 502:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:cmsis_core/core_cm4.h **** 
 505:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:cmsis_core/core_cm4.h **** 
 508:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:cmsis_core/core_cm4.h **** 
 511:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:cmsis_core/core_cm4.h **** 
 514:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:cmsis_core/core_cm4.h **** 
 517:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:cmsis_core/core_cm4.h **** 
 520:cmsis_core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:cmsis_core/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:cmsis_core/core_cm4.h **** 
 523:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:cmsis_core/core_cm4.h **** 
 526:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:cmsis_core/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:cmsis_core/core_cm4.h **** 
 529:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:cmsis_core/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:cmsis_core/core_cm4.h **** 
 532:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:cmsis_core/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:cmsis_core/core_cm4.h **** 
 535:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:cmsis_core/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:cmsis_core/core_cm4.h **** 
 538:cmsis_core/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:cmsis_core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:cmsis_core/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:cmsis_core/core_cm4.h **** 
 542:cmsis_core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:cmsis_core/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:cmsis_core/core_cm4.h **** 
 545:cmsis_core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:cmsis_core/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:cmsis_core/core_cm4.h **** 
 548:cmsis_core/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:cmsis_core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:cmsis_core/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:cmsis_core/core_cm4.h **** 
 552:cmsis_core/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:cmsis_core/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:cmsis_core/core_cm4.h **** 
 555:cmsis_core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:cmsis_core/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:cmsis_core/core_cm4.h **** 
 558:cmsis_core/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:cmsis_core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:cmsis_core/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:cmsis_core/core_cm4.h **** 
 562:cmsis_core/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:cmsis_core/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:cmsis_core/core_cm4.h **** 
 565:cmsis_core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:cmsis_core/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:cmsis_core/core_cm4.h **** 
 568:cmsis_core/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:cmsis_core/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:cmsis_core/core_cm4.h **** 
 571:cmsis_core/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:cmsis_core/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:cmsis_core/core_cm4.h **** 
 574:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:cmsis_core/core_cm4.h **** 
 576:cmsis_core/core_cm4.h **** 
 577:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:cmsis_core/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:cmsis_core/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:cmsis_core/core_cm4.h ****   @{
 581:cmsis_core/core_cm4.h ****  */
 582:cmsis_core/core_cm4.h **** 
 583:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:cmsis_core/core_cm4.h ****  */
 585:cmsis_core/core_cm4.h **** typedef struct
 586:cmsis_core/core_cm4.h **** {
 587:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[1];
 588:cmsis_core/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:cmsis_core/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:cmsis_core/core_cm4.h **** } SCnSCB_Type;
 591:cmsis_core/core_cm4.h **** 
 592:cmsis_core/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:cmsis_core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:cmsis_core/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:cmsis_core/core_cm4.h **** 
 596:cmsis_core/core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:cmsis_core/core_cm4.h **** 
 600:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:cmsis_core/core_cm4.h **** 
 603:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:cmsis_core/core_cm4.h **** 
 606:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:cmsis_core/core_cm4.h **** 
 609:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:cmsis_core/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:cmsis_core/core_cm4.h **** 
 612:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:cmsis_core/core_cm4.h **** 
 614:cmsis_core/core_cm4.h **** 
 615:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:cmsis_core/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:cmsis_core/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:cmsis_core/core_cm4.h ****   @{
 619:cmsis_core/core_cm4.h ****  */
 620:cmsis_core/core_cm4.h **** 
 621:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:cmsis_core/core_cm4.h ****  */
 623:cmsis_core/core_cm4.h **** typedef struct
 624:cmsis_core/core_cm4.h **** {
 625:cmsis_core/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:cmsis_core/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:cmsis_core/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:cmsis_core/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:cmsis_core/core_cm4.h **** } SysTick_Type;
 630:cmsis_core/core_cm4.h **** 
 631:cmsis_core/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:cmsis_core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:cmsis_core/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:cmsis_core/core_cm4.h **** 
 635:cmsis_core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:cmsis_core/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:cmsis_core/core_cm4.h **** 
 638:cmsis_core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:cmsis_core/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:cmsis_core/core_cm4.h **** 
 641:cmsis_core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:cmsis_core/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:cmsis_core/core_cm4.h **** 
 644:cmsis_core/core_cm4.h **** /* SysTick Reload Register Definitions */
 645:cmsis_core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:cmsis_core/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:cmsis_core/core_cm4.h **** 
 648:cmsis_core/core_cm4.h **** /* SysTick Current Register Definitions */
 649:cmsis_core/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:cmsis_core/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:cmsis_core/core_cm4.h **** 
 652:cmsis_core/core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:cmsis_core/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:cmsis_core/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:cmsis_core/core_cm4.h **** 
 656:cmsis_core/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:cmsis_core/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:cmsis_core/core_cm4.h **** 
 659:cmsis_core/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:cmsis_core/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:cmsis_core/core_cm4.h **** 
 662:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:cmsis_core/core_cm4.h **** 
 664:cmsis_core/core_cm4.h **** 
 665:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:cmsis_core/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:cmsis_core/core_cm4.h ****   @{
 669:cmsis_core/core_cm4.h ****  */
 670:cmsis_core/core_cm4.h **** 
 671:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:cmsis_core/core_cm4.h ****  */
 673:cmsis_core/core_cm4.h **** typedef struct
 674:cmsis_core/core_cm4.h **** {
 675:cmsis_core/core_cm4.h ****   __O  union
 676:cmsis_core/core_cm4.h ****   {
 677:cmsis_core/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:cmsis_core/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:cmsis_core/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:cmsis_core/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[864];
 682:cmsis_core/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:cmsis_core/core_cm4.h ****        uint32_t RESERVED1[15];
 684:cmsis_core/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:cmsis_core/core_cm4.h ****        uint32_t RESERVED2[15];
 686:cmsis_core/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:cmsis_core/core_cm4.h ****        uint32_t RESERVED3[29];
 688:cmsis_core/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:cmsis_core/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:cmsis_core/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:cmsis_core/core_cm4.h ****        uint32_t RESERVED4[43];
 692:cmsis_core/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:cmsis_core/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:cmsis_core/core_cm4.h ****        uint32_t RESERVED5[6];
 695:cmsis_core/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:cmsis_core/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:cmsis_core/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:cmsis_core/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:cmsis_core/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:cmsis_core/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:cmsis_core/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:cmsis_core/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:cmsis_core/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:cmsis_core/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:cmsis_core/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:cmsis_core/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:cmsis_core/core_cm4.h **** } ITM_Type;
 708:cmsis_core/core_cm4.h **** 
 709:cmsis_core/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:cmsis_core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:cmsis_core/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:cmsis_core/core_cm4.h **** 
 713:cmsis_core/core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:cmsis_core/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:cmsis_core/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:cmsis_core/core_cm4.h **** 
 717:cmsis_core/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:cmsis_core/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:cmsis_core/core_cm4.h **** 
 720:cmsis_core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:cmsis_core/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:cmsis_core/core_cm4.h **** 
 723:cmsis_core/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:cmsis_core/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:cmsis_core/core_cm4.h **** 
 726:cmsis_core/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:cmsis_core/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:cmsis_core/core_cm4.h **** 
 729:cmsis_core/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:cmsis_core/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:cmsis_core/core_cm4.h **** 
 732:cmsis_core/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:cmsis_core/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:cmsis_core/core_cm4.h **** 
 735:cmsis_core/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:cmsis_core/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:cmsis_core/core_cm4.h **** 
 738:cmsis_core/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:cmsis_core/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:cmsis_core/core_cm4.h **** 
 741:cmsis_core/core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:cmsis_core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:cmsis_core/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:cmsis_core/core_cm4.h **** 
 745:cmsis_core/core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:cmsis_core/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:cmsis_core/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:cmsis_core/core_cm4.h **** 
 749:cmsis_core/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:cmsis_core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:cmsis_core/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:cmsis_core/core_cm4.h **** 
 753:cmsis_core/core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:cmsis_core/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:cmsis_core/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:cmsis_core/core_cm4.h **** 
 757:cmsis_core/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:cmsis_core/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:cmsis_core/core_cm4.h **** 
 760:cmsis_core/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:cmsis_core/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:cmsis_core/core_cm4.h **** 
 763:cmsis_core/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:cmsis_core/core_cm4.h **** 
 765:cmsis_core/core_cm4.h **** 
 766:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:cmsis_core/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:cmsis_core/core_cm4.h ****   @{
 770:cmsis_core/core_cm4.h ****  */
 771:cmsis_core/core_cm4.h **** 
 772:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:cmsis_core/core_cm4.h ****  */
 774:cmsis_core/core_cm4.h **** typedef struct
 775:cmsis_core/core_cm4.h **** {
 776:cmsis_core/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:cmsis_core/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:cmsis_core/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:cmsis_core/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:cmsis_core/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:cmsis_core/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:cmsis_core/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:cmsis_core/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:cmsis_core/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:cmsis_core/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:cmsis_core/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[1];
 788:cmsis_core/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:cmsis_core/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:cmsis_core/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:cmsis_core/core_cm4.h ****        uint32_t RESERVED1[1];
 792:cmsis_core/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:cmsis_core/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:cmsis_core/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:cmsis_core/core_cm4.h ****        uint32_t RESERVED2[1];
 796:cmsis_core/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:cmsis_core/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:cmsis_core/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:cmsis_core/core_cm4.h **** } DWT_Type;
 800:cmsis_core/core_cm4.h **** 
 801:cmsis_core/core_cm4.h **** /* DWT Control Register Definitions */
 802:cmsis_core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:cmsis_core/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:cmsis_core/core_cm4.h **** 
 805:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:cmsis_core/core_cm4.h **** 
 808:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:cmsis_core/core_cm4.h **** 
 811:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:cmsis_core/core_cm4.h **** 
 814:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:cmsis_core/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:cmsis_core/core_cm4.h **** 
 817:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:cmsis_core/core_cm4.h **** 
 820:cmsis_core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:cmsis_core/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:cmsis_core/core_cm4.h **** 
 823:cmsis_core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:cmsis_core/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:cmsis_core/core_cm4.h **** 
 826:cmsis_core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:cmsis_core/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:cmsis_core/core_cm4.h **** 
 829:cmsis_core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:cmsis_core/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:cmsis_core/core_cm4.h **** 
 832:cmsis_core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:cmsis_core/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:cmsis_core/core_cm4.h **** 
 835:cmsis_core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:cmsis_core/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:cmsis_core/core_cm4.h **** 
 838:cmsis_core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:cmsis_core/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:cmsis_core/core_cm4.h **** 
 841:cmsis_core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:cmsis_core/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:cmsis_core/core_cm4.h **** 
 844:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:cmsis_core/core_cm4.h **** 
 847:cmsis_core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:cmsis_core/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:cmsis_core/core_cm4.h **** 
 850:cmsis_core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:cmsis_core/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:cmsis_core/core_cm4.h **** 
 853:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:cmsis_core/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:cmsis_core/core_cm4.h **** 
 856:cmsis_core/core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:cmsis_core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:cmsis_core/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 859:cmsis_core/core_cm4.h **** 
 860:cmsis_core/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:cmsis_core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:cmsis_core/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:cmsis_core/core_cm4.h **** 
 864:cmsis_core/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:cmsis_core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:cmsis_core/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:cmsis_core/core_cm4.h **** 
 868:cmsis_core/core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:cmsis_core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:cmsis_core/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:cmsis_core/core_cm4.h **** 
 872:cmsis_core/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:cmsis_core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:cmsis_core/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:cmsis_core/core_cm4.h **** 
 876:cmsis_core/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:cmsis_core/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:cmsis_core/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:cmsis_core/core_cm4.h **** 
 880:cmsis_core/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:cmsis_core/core_cm4.h **** 
 884:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:cmsis_core/core_cm4.h **** 
 887:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:cmsis_core/core_cm4.h **** 
 890:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:cmsis_core/core_cm4.h **** 
 893:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:cmsis_core/core_cm4.h **** 
 896:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:cmsis_core/core_cm4.h **** 
 899:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:cmsis_core/core_cm4.h **** 
 902:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:cmsis_core/core_cm4.h **** 
 905:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:cmsis_core/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:cmsis_core/core_cm4.h **** 
 908:cmsis_core/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:cmsis_core/core_cm4.h **** 
 910:cmsis_core/core_cm4.h **** 
 911:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:cmsis_core/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:cmsis_core/core_cm4.h ****   @{
 915:cmsis_core/core_cm4.h ****  */
 916:cmsis_core/core_cm4.h **** 
 917:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:cmsis_core/core_cm4.h ****  */
 919:cmsis_core/core_cm4.h **** typedef struct
 920:cmsis_core/core_cm4.h **** {
 921:cmsis_core/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:cmsis_core/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[2];
 924:cmsis_core/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:cmsis_core/core_cm4.h ****        uint32_t RESERVED1[55];
 926:cmsis_core/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:cmsis_core/core_cm4.h ****        uint32_t RESERVED2[131];
 928:cmsis_core/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:cmsis_core/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:cmsis_core/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:cmsis_core/core_cm4.h ****        uint32_t RESERVED3[759];
 932:cmsis_core/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:cmsis_core/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:cmsis_core/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:cmsis_core/core_cm4.h ****        uint32_t RESERVED4[1];
 936:cmsis_core/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:cmsis_core/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:cmsis_core/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:cmsis_core/core_cm4.h ****        uint32_t RESERVED5[39];
 940:cmsis_core/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:cmsis_core/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:cmsis_core/core_cm4.h ****        uint32_t RESERVED7[8];
 943:cmsis_core/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:cmsis_core/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:cmsis_core/core_cm4.h **** } TPI_Type;
 946:cmsis_core/core_cm4.h **** 
 947:cmsis_core/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:cmsis_core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:cmsis_core/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:cmsis_core/core_cm4.h **** 
 951:cmsis_core/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:cmsis_core/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:cmsis_core/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:cmsis_core/core_cm4.h **** 
 955:cmsis_core/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:cmsis_core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:cmsis_core/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:cmsis_core/core_cm4.h **** 
 959:cmsis_core/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:cmsis_core/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:cmsis_core/core_cm4.h **** 
 962:cmsis_core/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:cmsis_core/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:cmsis_core/core_cm4.h **** 
 965:cmsis_core/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:cmsis_core/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:cmsis_core/core_cm4.h **** 
 968:cmsis_core/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:cmsis_core/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:cmsis_core/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:cmsis_core/core_cm4.h **** 
 972:cmsis_core/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 973:cmsis_core/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:cmsis_core/core_cm4.h **** 
 975:cmsis_core/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:cmsis_core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:cmsis_core/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:cmsis_core/core_cm4.h **** 
 979:cmsis_core/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:cmsis_core/core_cm4.h **** 
 983:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:cmsis_core/core_cm4.h **** 
 986:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:cmsis_core/core_cm4.h **** 
 989:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:cmsis_core/core_cm4.h **** 
 992:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:cmsis_core/core_cm4.h **** 
 995:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:cmsis_core/core_cm4.h **** 
 998:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:cmsis_core/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:cmsis_core/core_cm4.h **** 
1001:cmsis_core/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:cmsis_core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:cmsis_core/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:cmsis_core/core_cm4.h **** 
1005:cmsis_core/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:cmsis_core/core_cm4.h **** 
1009:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:cmsis_core/core_cm4.h **** 
1012:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:cmsis_core/core_cm4.h **** 
1015:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:cmsis_core/core_cm4.h **** 
1018:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:cmsis_core/core_cm4.h **** 
1021:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:cmsis_core/core_cm4.h **** 
1024:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:cmsis_core/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:cmsis_core/core_cm4.h **** 
1027:cmsis_core/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:cmsis_core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:cmsis_core/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1030:cmsis_core/core_cm4.h **** 
1031:cmsis_core/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:cmsis_core/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:cmsis_core/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:cmsis_core/core_cm4.h **** 
1035:cmsis_core/core_cm4.h **** /* TPI DEVID Register Definitions */
1036:cmsis_core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:cmsis_core/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:cmsis_core/core_cm4.h **** 
1039:cmsis_core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:cmsis_core/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:cmsis_core/core_cm4.h **** 
1042:cmsis_core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:cmsis_core/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:cmsis_core/core_cm4.h **** 
1045:cmsis_core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:cmsis_core/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:cmsis_core/core_cm4.h **** 
1048:cmsis_core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:cmsis_core/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:cmsis_core/core_cm4.h **** 
1051:cmsis_core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:cmsis_core/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:cmsis_core/core_cm4.h **** 
1054:cmsis_core/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:cmsis_core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:cmsis_core/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:cmsis_core/core_cm4.h **** 
1058:cmsis_core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:cmsis_core/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:cmsis_core/core_cm4.h **** 
1061:cmsis_core/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:cmsis_core/core_cm4.h **** 
1063:cmsis_core/core_cm4.h **** 
1064:cmsis_core/core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:cmsis_core/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:cmsis_core/core_cm4.h ****   @{
1069:cmsis_core/core_cm4.h ****  */
1070:cmsis_core/core_cm4.h **** 
1071:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:cmsis_core/core_cm4.h ****  */
1073:cmsis_core/core_cm4.h **** typedef struct
1074:cmsis_core/core_cm4.h **** {
1075:cmsis_core/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:cmsis_core/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:cmsis_core/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:cmsis_core/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:cmsis_core/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:cmsis_core/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:cmsis_core/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:cmsis_core/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:cmsis_core/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:cmsis_core/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:cmsis_core/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:cmsis_core/core_cm4.h **** } MPU_Type;
1087:cmsis_core/core_cm4.h **** 
1088:cmsis_core/core_cm4.h **** /* MPU Type Register */
1089:cmsis_core/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:cmsis_core/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:cmsis_core/core_cm4.h **** 
1092:cmsis_core/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:cmsis_core/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:cmsis_core/core_cm4.h **** 
1095:cmsis_core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:cmsis_core/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:cmsis_core/core_cm4.h **** 
1098:cmsis_core/core_cm4.h **** /* MPU Control Register */
1099:cmsis_core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:cmsis_core/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:cmsis_core/core_cm4.h **** 
1102:cmsis_core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:cmsis_core/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:cmsis_core/core_cm4.h **** 
1105:cmsis_core/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:cmsis_core/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:cmsis_core/core_cm4.h **** 
1108:cmsis_core/core_cm4.h **** /* MPU Region Number Register */
1109:cmsis_core/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:cmsis_core/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:cmsis_core/core_cm4.h **** 
1112:cmsis_core/core_cm4.h **** /* MPU Region Base Address Register */
1113:cmsis_core/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:cmsis_core/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:cmsis_core/core_cm4.h **** 
1116:cmsis_core/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:cmsis_core/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:cmsis_core/core_cm4.h **** 
1119:cmsis_core/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:cmsis_core/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:cmsis_core/core_cm4.h **** 
1122:cmsis_core/core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:cmsis_core/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:cmsis_core/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:cmsis_core/core_cm4.h **** 
1126:cmsis_core/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:cmsis_core/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:cmsis_core/core_cm4.h **** 
1129:cmsis_core/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:cmsis_core/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:cmsis_core/core_cm4.h **** 
1132:cmsis_core/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:cmsis_core/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:cmsis_core/core_cm4.h **** 
1135:cmsis_core/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:cmsis_core/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:cmsis_core/core_cm4.h **** 
1138:cmsis_core/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:cmsis_core/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:cmsis_core/core_cm4.h **** 
1141:cmsis_core/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:cmsis_core/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:cmsis_core/core_cm4.h **** 
1144:cmsis_core/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:cmsis_core/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:cmsis_core/core_cm4.h **** 
1147:cmsis_core/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:cmsis_core/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:cmsis_core/core_cm4.h **** 
1150:cmsis_core/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:cmsis_core/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:cmsis_core/core_cm4.h **** 
1153:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:cmsis_core/core_cm4.h **** #endif
1155:cmsis_core/core_cm4.h **** 
1156:cmsis_core/core_cm4.h **** 
1157:cmsis_core/core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:cmsis_core/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:cmsis_core/core_cm4.h ****   @{
1162:cmsis_core/core_cm4.h ****  */
1163:cmsis_core/core_cm4.h **** 
1164:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:cmsis_core/core_cm4.h ****  */
1166:cmsis_core/core_cm4.h **** typedef struct
1167:cmsis_core/core_cm4.h **** {
1168:cmsis_core/core_cm4.h ****        uint32_t RESERVED0[1];
1169:cmsis_core/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:cmsis_core/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:cmsis_core/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:cmsis_core/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:cmsis_core/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:cmsis_core/core_cm4.h **** } FPU_Type;
1175:cmsis_core/core_cm4.h **** 
1176:cmsis_core/core_cm4.h **** /* Floating-Point Context Control Register */
1177:cmsis_core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:cmsis_core/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:cmsis_core/core_cm4.h **** 
1180:cmsis_core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:cmsis_core/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:cmsis_core/core_cm4.h **** 
1183:cmsis_core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:cmsis_core/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:cmsis_core/core_cm4.h **** 
1186:cmsis_core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:cmsis_core/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:cmsis_core/core_cm4.h **** 
1189:cmsis_core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:cmsis_core/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:cmsis_core/core_cm4.h **** 
1192:cmsis_core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:cmsis_core/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:cmsis_core/core_cm4.h **** 
1195:cmsis_core/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:cmsis_core/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:cmsis_core/core_cm4.h **** 
1198:cmsis_core/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:cmsis_core/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:cmsis_core/core_cm4.h **** 
1201:cmsis_core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:cmsis_core/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:cmsis_core/core_cm4.h **** 
1204:cmsis_core/core_cm4.h **** /* Floating-Point Context Address Register */
1205:cmsis_core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:cmsis_core/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:cmsis_core/core_cm4.h **** 
1208:cmsis_core/core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:cmsis_core/core_cm4.h **** 
1212:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:cmsis_core/core_cm4.h **** 
1215:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:cmsis_core/core_cm4.h **** 
1218:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:cmsis_core/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:cmsis_core/core_cm4.h **** 
1221:cmsis_core/core_cm4.h **** /* Media and FP Feature Register 0 */
1222:cmsis_core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:cmsis_core/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:cmsis_core/core_cm4.h **** 
1225:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:cmsis_core/core_cm4.h **** 
1228:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:cmsis_core/core_cm4.h **** 
1231:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:cmsis_core/core_cm4.h **** 
1234:cmsis_core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:cmsis_core/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:cmsis_core/core_cm4.h **** 
1237:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:cmsis_core/core_cm4.h **** 
1240:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:cmsis_core/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:cmsis_core/core_cm4.h **** 
1243:cmsis_core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:cmsis_core/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:cmsis_core/core_cm4.h **** 
1246:cmsis_core/core_cm4.h **** /* Media and FP Feature Register 1 */
1247:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:cmsis_core/core_cm4.h **** 
1250:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:cmsis_core/core_cm4.h **** 
1253:cmsis_core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:cmsis_core/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:cmsis_core/core_cm4.h **** 
1256:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:cmsis_core/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1258:cmsis_core/core_cm4.h **** 
1259:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:cmsis_core/core_cm4.h **** #endif
1261:cmsis_core/core_cm4.h **** 
1262:cmsis_core/core_cm4.h **** 
1263:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:cmsis_core/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:cmsis_core/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:cmsis_core/core_cm4.h ****   @{
1267:cmsis_core/core_cm4.h ****  */
1268:cmsis_core/core_cm4.h **** 
1269:cmsis_core/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:cmsis_core/core_cm4.h ****  */
1271:cmsis_core/core_cm4.h **** typedef struct
1272:cmsis_core/core_cm4.h **** {
1273:cmsis_core/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:cmsis_core/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:cmsis_core/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:cmsis_core/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:cmsis_core/core_cm4.h **** } CoreDebug_Type;
1278:cmsis_core/core_cm4.h **** 
1279:cmsis_core/core_cm4.h **** /* Debug Halting Control and Status Register */
1280:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:cmsis_core/core_cm4.h **** 
1283:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:cmsis_core/core_cm4.h **** 
1286:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:cmsis_core/core_cm4.h **** 
1289:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:cmsis_core/core_cm4.h **** 
1292:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:cmsis_core/core_cm4.h **** 
1295:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:cmsis_core/core_cm4.h **** 
1298:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:cmsis_core/core_cm4.h **** 
1301:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:cmsis_core/core_cm4.h **** 
1304:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:cmsis_core/core_cm4.h **** 
1307:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:cmsis_core/core_cm4.h **** 
1310:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:cmsis_core/core_cm4.h **** 
1313:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:cmsis_core/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1315:cmsis_core/core_cm4.h **** 
1316:cmsis_core/core_cm4.h **** /* Debug Core Register Selector Register */
1317:cmsis_core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:cmsis_core/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:cmsis_core/core_cm4.h **** 
1320:cmsis_core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:cmsis_core/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:cmsis_core/core_cm4.h **** 
1323:cmsis_core/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:cmsis_core/core_cm4.h **** 
1327:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:cmsis_core/core_cm4.h **** 
1330:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:cmsis_core/core_cm4.h **** 
1333:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:cmsis_core/core_cm4.h **** 
1336:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:cmsis_core/core_cm4.h **** 
1339:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:cmsis_core/core_cm4.h **** 
1342:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:cmsis_core/core_cm4.h **** 
1345:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:cmsis_core/core_cm4.h **** 
1348:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:cmsis_core/core_cm4.h **** 
1351:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:cmsis_core/core_cm4.h **** 
1354:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:cmsis_core/core_cm4.h **** 
1357:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:cmsis_core/core_cm4.h **** 
1360:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:cmsis_core/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:cmsis_core/core_cm4.h **** 
1363:cmsis_core/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:cmsis_core/core_cm4.h **** 
1365:cmsis_core/core_cm4.h **** 
1366:cmsis_core/core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:cmsis_core/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:cmsis_core/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:cmsis_core/core_cm4.h ****   @{
1370:cmsis_core/core_cm4.h ****  */
1371:cmsis_core/core_cm4.h **** 
1372:cmsis_core/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:cmsis_core/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:cmsis_core/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:cmsis_core/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:cmsis_core/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:cmsis_core/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:cmsis_core/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:cmsis_core/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:cmsis_core/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:cmsis_core/core_cm4.h **** 
1382:cmsis_core/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:cmsis_core/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:cmsis_core/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:cmsis_core/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:cmsis_core/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:cmsis_core/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:cmsis_core/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:cmsis_core/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:cmsis_core/core_cm4.h **** 
1391:cmsis_core/core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:cmsis_core/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:cmsis_core/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:cmsis_core/core_cm4.h **** #endif
1395:cmsis_core/core_cm4.h **** 
1396:cmsis_core/core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:cmsis_core/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:cmsis_core/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:cmsis_core/core_cm4.h **** #endif
1400:cmsis_core/core_cm4.h **** 
1401:cmsis_core/core_cm4.h **** /*@} */
1402:cmsis_core/core_cm4.h **** 
1403:cmsis_core/core_cm4.h **** 
1404:cmsis_core/core_cm4.h **** 
1405:cmsis_core/core_cm4.h **** /*******************************************************************************
1406:cmsis_core/core_cm4.h ****  *                Hardware Abstraction Layer
1407:cmsis_core/core_cm4.h ****   Core Function Interface contains:
1408:cmsis_core/core_cm4.h ****   - Core NVIC Functions
1409:cmsis_core/core_cm4.h ****   - Core SysTick Functions
1410:cmsis_core/core_cm4.h ****   - Core Debug Functions
1411:cmsis_core/core_cm4.h ****   - Core Register Access Functions
1412:cmsis_core/core_cm4.h ****  ******************************************************************************/
1413:cmsis_core/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:cmsis_core/core_cm4.h **** */
1415:cmsis_core/core_cm4.h **** 
1416:cmsis_core/core_cm4.h **** 
1417:cmsis_core/core_cm4.h **** 
1418:cmsis_core/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:cmsis_core/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:cmsis_core/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:cmsis_core/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:cmsis_core/core_cm4.h ****     @{
1423:cmsis_core/core_cm4.h ****  */
1424:cmsis_core/core_cm4.h **** 
1425:cmsis_core/core_cm4.h **** /** \brief  Set Priority Grouping
1426:cmsis_core/core_cm4.h **** 
1427:cmsis_core/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:cmsis_core/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1429:cmsis_core/core_cm4.h ****   Only values from 0..7 are used.
1430:cmsis_core/core_cm4.h ****   In case of a conflict between priority grouping and available
1431:cmsis_core/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:cmsis_core/core_cm4.h **** 
1433:cmsis_core/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:cmsis_core/core_cm4.h ****  */
1435:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:cmsis_core/core_cm4.h **** {
1437:cmsis_core/core_cm4.h ****   uint32_t reg_value;
1438:cmsis_core/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:cmsis_core/core_cm4.h **** 
1440:cmsis_core/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:cmsis_core/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:cmsis_core/core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:cmsis_core/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:cmsis_core/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:cmsis_core/core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:cmsis_core/core_cm4.h **** }
1447:cmsis_core/core_cm4.h **** 
1448:cmsis_core/core_cm4.h **** 
1449:cmsis_core/core_cm4.h **** /** \brief  Get Priority Grouping
1450:cmsis_core/core_cm4.h **** 
1451:cmsis_core/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:cmsis_core/core_cm4.h **** 
1453:cmsis_core/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:cmsis_core/core_cm4.h ****  */
1455:cmsis_core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:cmsis_core/core_cm4.h **** {
1457:cmsis_core/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:cmsis_core/core_cm4.h **** }
1459:cmsis_core/core_cm4.h **** 
1460:cmsis_core/core_cm4.h **** 
1461:cmsis_core/core_cm4.h **** /** \brief  Enable External Interrupt
1462:cmsis_core/core_cm4.h **** 
1463:cmsis_core/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:cmsis_core/core_cm4.h **** 
1465:cmsis_core/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:cmsis_core/core_cm4.h ****  */
1467:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:cmsis_core/core_cm4.h **** {
  66              		.loc 1 1468 0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 8
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71 0000 82B0     		sub	sp, sp, #8	@,,
  72              		.cfi_def_cfa_offset 8
  73 0002 0346     		mov	r3, r0	@ tmp118, IRQn
  74 0004 8DF80730 		strb	r3, [sp, #7]	@ tmp119, IRQn
1469:cmsis_core/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:cmsis_core/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  75              		.loc 1 1470 0
  76 0008 074B     		ldr	r3, .L2	@ D.7376,
  77 000a 9DF90720 		ldrsb	r2, [sp, #7]	@ D.7377, IRQn
  78 000e 5209     		lsrs	r2, r2, #5	@ D.7377, D.7377,
  79 0010 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2	@ IRQn.12, IRQn
  80 0014 01F01F01 		and	r1, r1, #31	@ D.7378, D.7378,
  81 0018 0120     		movs	r0, #1	@ tmp120,
  82 001a 00FA01F1 		lsl	r1, r0, r1	@ D.7378, tmp120, D.7378
  83 001e 43F82210 		str	r1, [r3, r2, lsl #2]	@ D.7377, _1->ISER
1471:cmsis_core/core_cm4.h **** }
  84              		.loc 1 1471 0
  85 0022 02B0     		add	sp, sp, #8	@,,
  86              		@ sp needed	@
  87 0024 7047     		bx	lr	@
  88              	.L3:
  89 0026 00BF     		.align	2
  90              	.L2:
  91 0028 00E100E0 		.word	-536813312
  92              		.cfi_endproc
  93              	.LFE101:
  95              		.align	2
  96              		.thumb
  97              		.thumb_func
  99              	NVIC_DisableIRQ:
 100              	.LFB102:
1472:cmsis_core/core_cm4.h **** 
1473:cmsis_core/core_cm4.h **** 
1474:cmsis_core/core_cm4.h **** /** \brief  Disable External Interrupt
1475:cmsis_core/core_cm4.h **** 
1476:cmsis_core/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:cmsis_core/core_cm4.h **** 
1478:cmsis_core/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:cmsis_core/core_cm4.h ****  */
1480:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:cmsis_core/core_cm4.h **** {
 101              		.loc 1 1481 0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 8
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 106 002c 82B0     		sub	sp, sp, #8	@,,
 107              		.cfi_def_cfa_offset 8
 108 002e 0346     		mov	r3, r0	@ tmp118, IRQn
 109 0030 8DF80730 		strb	r3, [sp, #7]	@ tmp119, IRQn
1482:cmsis_core/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 110              		.loc 1 1482 0
 111 0034 074B     		ldr	r3, .L5	@ D.7379,
 112 0036 9DF90720 		ldrsb	r2, [sp, #7]	@ D.7380, IRQn
 113 003a 5209     		lsrs	r2, r2, #5	@ D.7380, D.7380,
 114 003c 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2	@ IRQn.9, IRQn
 115 0040 01F01F01 		and	r1, r1, #31	@ D.7381, D.7381,
 116 0044 0120     		movs	r0, #1	@ tmp120,
 117 0046 00FA01F1 		lsl	r1, r0, r1	@ D.7381, tmp120, D.7381
 118 004a 2032     		adds	r2, r2, #32	@ tmp121, D.7380,
 119 004c 43F82210 		str	r1, [r3, r2, lsl #2]	@ D.7380, _1->ICER
1483:cmsis_core/core_cm4.h **** }
 120              		.loc 1 1483 0
 121 0050 02B0     		add	sp, sp, #8	@,,
 122              		@ sp needed	@
 123 0052 7047     		bx	lr	@
 124              	.L6:
 125              		.align	2
 126              	.L5:
 127 0054 00E100E0 		.word	-536813312
 128              		.cfi_endproc
 129              	.LFE102:
 131              		.align	2
 132              		.thumb
 133              		.thumb_func
 135              	NVIC_ClearPendingIRQ:
 136              	.LFB105:
1484:cmsis_core/core_cm4.h **** 
1485:cmsis_core/core_cm4.h **** 
1486:cmsis_core/core_cm4.h **** /** \brief  Get Pending Interrupt
1487:cmsis_core/core_cm4.h **** 
1488:cmsis_core/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:cmsis_core/core_cm4.h ****     for the specified interrupt.
1490:cmsis_core/core_cm4.h **** 
1491:cmsis_core/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:cmsis_core/core_cm4.h **** 
1493:cmsis_core/core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:cmsis_core/core_cm4.h ****     \return             1  Interrupt status is pending.
1495:cmsis_core/core_cm4.h ****  */
1496:cmsis_core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:cmsis_core/core_cm4.h **** {
1498:cmsis_core/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:cmsis_core/core_cm4.h **** }
1500:cmsis_core/core_cm4.h **** 
1501:cmsis_core/core_cm4.h **** 
1502:cmsis_core/core_cm4.h **** /** \brief  Set Pending Interrupt
1503:cmsis_core/core_cm4.h **** 
1504:cmsis_core/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:cmsis_core/core_cm4.h **** 
1506:cmsis_core/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:cmsis_core/core_cm4.h ****  */
1508:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:cmsis_core/core_cm4.h **** {
1510:cmsis_core/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:cmsis_core/core_cm4.h **** }
1512:cmsis_core/core_cm4.h **** 
1513:cmsis_core/core_cm4.h **** 
1514:cmsis_core/core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:cmsis_core/core_cm4.h **** 
1516:cmsis_core/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:cmsis_core/core_cm4.h **** 
1518:cmsis_core/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:cmsis_core/core_cm4.h ****  */
1520:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:cmsis_core/core_cm4.h **** {
 137              		.loc 1 1521 0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 8
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141              		@ link register save eliminated.
 142 0058 82B0     		sub	sp, sp, #8	@,,
 143              		.cfi_def_cfa_offset 8
 144 005a 0346     		mov	r3, r0	@ tmp118, IRQn
 145 005c 8DF80730 		strb	r3, [sp, #7]	@ tmp119, IRQn
1522:cmsis_core/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 146              		.loc 1 1522 0
 147 0060 074B     		ldr	r3, .L8	@ D.7382,
 148 0062 9DF90720 		ldrsb	r2, [sp, #7]	@ D.7383, IRQn
 149 0066 5209     		lsrs	r2, r2, #5	@ D.7383, D.7383,
 150 0068 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2	@ IRQn.10, IRQn
 151 006c 01F01F01 		and	r1, r1, #31	@ D.7384, D.7384,
 152 0070 0120     		movs	r0, #1	@ tmp120,
 153 0072 00FA01F1 		lsl	r1, r0, r1	@ D.7384, tmp120, D.7384
 154 0076 6032     		adds	r2, r2, #96	@ tmp121, D.7383,
 155 0078 43F82210 		str	r1, [r3, r2, lsl #2]	@ D.7383, _1->ICPR
1523:cmsis_core/core_cm4.h **** }
 156              		.loc 1 1523 0
 157 007c 02B0     		add	sp, sp, #8	@,,
 158              		@ sp needed	@
 159 007e 7047     		bx	lr	@
 160              	.L9:
 161              		.align	2
 162              	.L8:
 163 0080 00E100E0 		.word	-536813312
 164              		.cfi_endproc
 165              	.LFE105:
 167              		.align	2
 168              		.thumb
 169              		.thumb_func
 171              	NVIC_SetPriority:
 172              	.LFB107:
1524:cmsis_core/core_cm4.h **** 
1525:cmsis_core/core_cm4.h **** 
1526:cmsis_core/core_cm4.h **** /** \brief  Get Active Interrupt
1527:cmsis_core/core_cm4.h **** 
1528:cmsis_core/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1529:cmsis_core/core_cm4.h **** 
1530:cmsis_core/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1531:cmsis_core/core_cm4.h **** 
1532:cmsis_core/core_cm4.h ****     \return             0  Interrupt status is not active.
1533:cmsis_core/core_cm4.h ****     \return             1  Interrupt status is active.
1534:cmsis_core/core_cm4.h ****  */
1535:cmsis_core/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1536:cmsis_core/core_cm4.h **** {
1537:cmsis_core/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1538:cmsis_core/core_cm4.h **** }
1539:cmsis_core/core_cm4.h **** 
1540:cmsis_core/core_cm4.h **** 
1541:cmsis_core/core_cm4.h **** /** \brief  Set Interrupt Priority
1542:cmsis_core/core_cm4.h **** 
1543:cmsis_core/core_cm4.h ****     The function sets the priority of an interrupt.
1544:cmsis_core/core_cm4.h **** 
1545:cmsis_core/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1546:cmsis_core/core_cm4.h **** 
1547:cmsis_core/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1548:cmsis_core/core_cm4.h ****     \param [in]  priority  Priority to set.
1549:cmsis_core/core_cm4.h ****  */
1550:cmsis_core/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1551:cmsis_core/core_cm4.h **** {
 173              		.loc 1 1551 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 8
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178 0084 82B0     		sub	sp, sp, #8	@,,
 179              		.cfi_def_cfa_offset 8
 180 0086 0346     		mov	r3, r0	@ tmp121, IRQn
 181 0088 0091     		str	r1, [sp]	@ priority, priority
 182 008a 8DF80730 		strb	r3, [sp, #7]	@ tmp122, IRQn
1552:cmsis_core/core_cm4.h ****   if(IRQn < 0) {
 183              		.loc 1 1552 0
 184 008e 9DF90730 		ldrsb	r3, [sp, #7]	@ tmp123, IRQn
 185 0092 002B     		cmp	r3, #0	@ tmp123,
 186 0094 0CDA     		bge	.L11	@,
1553:cmsis_core/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 187              		.loc 1 1553 0
 188 0096 0C49     		ldr	r1, .L13	@ D.7385,
 189 0098 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2	@ IRQn.11, IRQn
 190 009c 03F00F03 		and	r3, r3, #15	@ D.7386, D.7386,
 191 00a0 043B     		subs	r3, r3, #4	@ D.7386, D.7386,
 192 00a2 009A     		ldr	r2, [sp]	@ tmp124, priority
 193 00a4 D2B2     		uxtb	r2, r2	@ D.7387, tmp124
 194 00a6 1201     		lsls	r2, r2, #4	@ tmp125, D.7387,
 195 00a8 D2B2     		uxtb	r2, r2	@ D.7387, tmp125
 196 00aa 0B44     		add	r3, r3, r1	@ tmp126, D.7385
 197 00ac 1A76     		strb	r2, [r3, #24]	@ tmp127, _2->SHP
 198 00ae 09E0     		b	.L10	@
 199              	.L11:
1554:cmsis_core/core_cm4.h ****   else {
1555:cmsis_core/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
 200              		.loc 1 1555 0
 201 00b0 0649     		ldr	r1, .L13+4	@ D.7388,
 202 00b2 9DF90730 		ldrsb	r3, [sp, #7]	@ D.7386, IRQn
 203 00b6 009A     		ldr	r2, [sp]	@ tmp128, priority
 204 00b8 D2B2     		uxtb	r2, r2	@ D.7387, tmp128
 205 00ba 1201     		lsls	r2, r2, #4	@ tmp129, D.7387,
 206 00bc D2B2     		uxtb	r2, r2	@ D.7387, tmp129
 207 00be 0B44     		add	r3, r3, r1	@ tmp130, D.7388
 208 00c0 83F80023 		strb	r2, [r3, #768]	@ tmp131, _10->IP
 209              	.L10:
1556:cmsis_core/core_cm4.h **** }
 210              		.loc 1 1556 0
 211 00c4 02B0     		add	sp, sp, #8	@,,
 212              		@ sp needed	@
 213 00c6 7047     		bx	lr	@
 214              	.L14:
 215              		.align	2
 216              	.L13:
 217 00c8 00ED00E0 		.word	-536810240
 218 00cc 00E100E0 		.word	-536813312
 219              		.cfi_endproc
 220              	.LFE107:
 222              		.global	pins_TC
 223              		.data
 224              		.align	2
 227              	pins_TC:
 228              	@ mask:
 229 0000 01000000 		.word	1
 230              	@ pio:
 231 0004 000E0E40 		.word	1074662912
 232              	@ id:
 233 0008 0B       		.byte	11
 234              	@ type:
 235 0009 01       		.byte	1
 236              	@ attribute:
 237 000a 00       		.byte	0
 238 000b 00       		.space	1
 239              	@ mask:
 240 000c 00800000 		.word	32768
 241              	@ pio:
 242 0010 000E0E40 		.word	1074662912
 243              	@ id:
 244 0014 0B       		.byte	11
 245              	@ type:
 246 0015 01       		.byte	1
 247              	@ attribute:
 248 0016 00       		.byte	0
 249 0017 00       		.space	1
 250              		.global	pins_HSMCI
 251              		.align	2
 254              	pins_HSMCI:
 255              	@ mask:
 256 0018 00000040 		.word	1073741824
 257              	@ pio:
 258 001c 000E0E40 		.word	1074662912
 259              	@ id:
 260 0020 0B       		.byte	11
 261              	@ type:
 262 0021 02       		.byte	2
 263              	@ attribute:
 264 0022 00       		.byte	0
 265 0023 00       		.space	1
 266              	@ mask:
 267 0024 00000080 		.word	-2147483648
 268              	@ pio:
 269 0028 000E0E40 		.word	1074662912
 270              	@ id:
 271 002c 0B       		.byte	11
 272              	@ type:
 273 002d 02       		.byte	2
 274              	@ attribute:
 275 002e 00       		.byte	0
 276 002f 00       		.space	1
 277              	@ mask:
 278 0030 00000004 		.word	67108864
 279              	@ pio:
 280 0034 000E0E40 		.word	1074662912
 281              	@ id:
 282 0038 0B       		.byte	11
 283              	@ type:
 284 0039 02       		.byte	2
 285              	@ attribute:
 286 003a 00       		.byte	0
 287 003b 00       		.space	1
 288              	@ mask:
 289 003c 00000008 		.word	134217728
 290              	@ pio:
 291 0040 000E0E40 		.word	1074662912
 292              	@ id:
 293 0044 0B       		.byte	11
 294              	@ type:
 295 0045 02       		.byte	2
 296              	@ attribute:
 297 0046 00       		.byte	0
 298 0047 00       		.space	1
 299              		.comm	ga_Write_Block,112000,4
 300              		.comm	gs_hsmsi,12,4
 301              		.bss
 302              	g_vflag:
 303 0000 00       		.space	1
 304              	g_vdraw:
 305 0001 00       		.space	1
 306              		.align	1
 307              	g_vline:
 308 0002 0000     		.space	2
 309              		.align	1
 310              	g_temp_total:
 311 0004 0000     		.space	2
 312              		.text
 313              		.align	2
 314              		.global	TC0_IRQHandler
 315              		.thumb
 316              		.thumb_func
 318              	TC0_IRQHandler:
 319              	.LFB116:
 320              		.file 2 "apps/src/VGA_Out_apps.c"
   1:apps/src/VGA_Out_apps.c **** /**
   2:apps/src/VGA_Out_apps.c ****   ******************************************************************************
   3:apps/src/VGA_Out_apps.c ****   * @file     VGA_Out_apps.c
   4:apps/src/VGA_Out_apps.c ****   * @author   Spas Spasov
   5:apps/src/VGA_Out_apps.c ****   * @version  V1.1.0
   6:apps/src/VGA_Out_apps.c ****   * @date     10.2014
   7:apps/src/VGA_Out_apps.c ****   * @brief    This file provides firmware functions necessary for management of
   8:apps/src/VGA_Out_apps.c ****   *           the VGA Out supported processes.
   9:apps/src/VGA_Out_apps.c ****   *
  10:apps/src/VGA_Out_apps.c ****   ******************************************************************************
  11:apps/src/VGA_Out_apps.c ****   * @attention
  12:apps/src/VGA_Out_apps.c ****   *
  13:apps/src/VGA_Out_apps.c ****   ******************************************************************************
  14:apps/src/VGA_Out_apps.c ****   */
  15:apps/src/VGA_Out_apps.c **** 
  16:apps/src/VGA_Out_apps.c **** /* Includes ------------------------------------------------------------------*/
  17:apps/src/VGA_Out_apps.c **** #include "chip.h"                        /* SAM4S definitions                */
  18:apps/src/VGA_Out_apps.c **** #include "LED.h"
  19:apps/src/VGA_Out_apps.c **** #include "VGA_Out_apps.h"
  20:apps/src/VGA_Out_apps.c **** 
  21:apps/src/VGA_Out_apps.c **** /* Private typedef -----------------------------------------------------------*/
  22:apps/src/VGA_Out_apps.c **** /* None */
  23:apps/src/VGA_Out_apps.c **** 
  24:apps/src/VGA_Out_apps.c **** /* Private define ------------------------------------------------------------*/
  25:apps/src/VGA_Out_apps.c **** /** TC0 pins */
  26:apps/src/VGA_Out_apps.c **** #define PIN_TIOA0 {PIO_PA0, PIOA, ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT}
  27:apps/src/VGA_Out_apps.c **** #define PIN_TIOB0 {PIO_PA1, PIOA, ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT}
  28:apps/src/VGA_Out_apps.c **** #define PIN_TIOA1 {PIO_PA15, PIOA, ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT}
  29:apps/src/VGA_Out_apps.c **** #define PIN_TIOB1 {PIO_PA16, PIOA, ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT}
  30:apps/src/VGA_Out_apps.c **** 
  31:apps/src/VGA_Out_apps.c **** /** HSMCI pins */
  32:apps/src/VGA_Out_apps.c **** #define PIN_MCDA0 {PIO_PA30, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  33:apps/src/VGA_Out_apps.c **** #define PIN_MCDA1 {PIO_PA31, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  34:apps/src/VGA_Out_apps.c **** #define PIN_MCDA2 {PIO_PA26, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  35:apps/src/VGA_Out_apps.c **** #define PIN_MCDA3 {PIO_PA27, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  36:apps/src/VGA_Out_apps.c **** #define PIN_MCCK  {PIO_PA29, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  37:apps/src/VGA_Out_apps.c **** #define PIN_MCCDA {PIO_PA28, PIOA, ID_PIOA, PIO_PERIPH_C, PIO_DEFAULT}
  38:apps/src/VGA_Out_apps.c **** 
  39:apps/src/VGA_Out_apps.c **** #define TC         					TC0
  40:apps/src/VGA_Out_apps.c **** #define CHANNEL_H     			0 
  41:apps/src/VGA_Out_apps.c **** #define CHANNEL_V     			1 
  42:apps/src/VGA_Out_apps.c **** #define ID_TCH      				ID_TC0 
  43:apps/src/VGA_Out_apps.c **** #define ID_TCV      				ID_TC1
  44:apps/src/VGA_Out_apps.c **** 
  45:apps/src/VGA_Out_apps.c **** /* Private macro -------------------------------------------------------------*/
  46:apps/src/VGA_Out_apps.c **** 
  47:apps/src/VGA_Out_apps.c **** /* Private variables ---------------------------------------------------------*/
  48:apps/src/VGA_Out_apps.c **** /* PA0 - HSYNC, PA15 - VSYNC */
  49:apps/src/VGA_Out_apps.c **** Pin pins_TC[] = {PIN_TIOA0, PIN_TIOA1};
  50:apps/src/VGA_Out_apps.c **** 
  51:apps/src/VGA_Out_apps.c **** Pin pins_HSMCI[] = {PIN_MCDA0, PIN_MCDA1, PIN_MCDA2, PIN_MCDA3};
  52:apps/src/VGA_Out_apps.c **** 
  53:apps/src/VGA_Out_apps.c **** extern uint32_t SystemCoreClock;
  54:apps/src/VGA_Out_apps.c **** 
  55:apps/src/VGA_Out_apps.c **** volatile uint8_t ga_Write_Block[VID_VSIZE][HID_VSIZE];
  56:apps/src/VGA_Out_apps.c **** 
  57:apps/src/VGA_Out_apps.c **** 
  58:apps/src/VGA_Out_apps.c **** Mcid gs_hsmsi;
  59:apps/src/VGA_Out_apps.c **** 
  60:apps/src/VGA_Out_apps.c **** static volatile int8_t g_vflag = 0, g_vdraw = 0;
  61:apps/src/VGA_Out_apps.c **** static volatile uint16_t g_vline = 0, g_temp_total = 0;
  62:apps/src/VGA_Out_apps.c **** 
  63:apps/src/VGA_Out_apps.c **** /* Private function prototypes -----------------------------------------------*/
  64:apps/src/VGA_Out_apps.c **** 
  65:apps/src/VGA_Out_apps.c **** /* Public function prototypes ------------------------------------------------*/
  66:apps/src/VGA_Out_apps.c **** 
  67:apps/src/VGA_Out_apps.c **** /* Private functions ---------------------------------------------------------*/
  68:apps/src/VGA_Out_apps.c **** 
  69:apps/src/VGA_Out_apps.c **** /**
  70:apps/src/VGA_Out_apps.c ****   * @brief  
  71:apps/src/VGA_Out_apps.c ****   * @param  None
  72:apps/src/VGA_Out_apps.c ****   * @retval None
  73:apps/src/VGA_Out_apps.c ****   */
  74:apps/src/VGA_Out_apps.c **** void TC0_IRQHandler(void)
  75:apps/src/VGA_Out_apps.c **** {
 321              		.loc 2 75 0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 8
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 326 00d0 82B0     		sub	sp, sp, #8	@,,
 327              		.cfi_def_cfa_offset 8
  76:apps/src/VGA_Out_apps.c **** volatile uint32_t dummy;
  77:apps/src/VGA_Out_apps.c **** 
  78:apps/src/VGA_Out_apps.c **** 
  79:apps/src/VGA_Out_apps.c ****   /* Clear status bit to acknowledge interrupt */
  80:apps/src/VGA_Out_apps.c ****   dummy = TC0->TC_CHANNEL[ 0 ].TC_SR;
 328              		.loc 2 80 0
 329 00d2 0A4B     		ldr	r3, .L17	@ D.7389,
 330 00d4 1B6A     		ldr	r3, [r3, #32]	@ dummy.0, _1->TC_CHANNEL[0].TC_SR
 331 00d6 0193     		str	r3, [sp, #4]	@ dummy.0, dummy
  81:apps/src/VGA_Out_apps.c ****   if( g_vflag )
 332              		.loc 2 81 0
 333 00d8 094B     		ldr	r3, .L17+4	@ tmp115,
 334 00da 1B78     		ldrb	r3, [r3]	@ tmp116, g_vflag
 335 00dc DBB2     		uxtb	r3, r3	@ g_vflag.1, tmp116
 336 00de 002B     		cmp	r3, #0	@ g_vflag.1,
 337 00e0 0AD0     		beq	.L15	@,
  82:apps/src/VGA_Out_apps.c ****   {
  83:apps/src/VGA_Out_apps.c ****     HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTEN;
 338              		.loc 2 83 0
 339 00e2 4FF08043 		mov	r3, #1073741824	@ D.7390,
 340 00e6 4FF48072 		mov	r2, #256	@ tmp117,
 341 00ea C3F82021 		str	r2, [r3, #288]	@ tmp117, _4->HSMCI_PTCR
  84:apps/src/VGA_Out_apps.c ****     HSMCI->HSMCI_IER = HSMCI_IER_TXBUFE;
 342              		.loc 2 84 0
 343 00ee 4FF08043 		mov	r3, #1073741824	@ D.7390,
 344 00f2 4FF40042 		mov	r2, #32768	@ tmp118,
 345 00f6 5A64     		str	r2, [r3, #68]	@ tmp118, _5->HSMCI_IER
 346              	.L15:
  85:apps/src/VGA_Out_apps.c ****   }
  86:apps/src/VGA_Out_apps.c **** }
 347              		.loc 2 86 0
 348 00f8 02B0     		add	sp, sp, #8	@,,
 349              		@ sp needed	@
 350 00fa 7047     		bx	lr	@
 351              	.L18:
 352              		.align	2
 353              	.L17:
 354 00fc 00000140 		.word	1073807360
 355 0100 00000000 		.word	g_vflag
 356              		.cfi_endproc
 357              	.LFE116:
 359              		.align	2
 360              		.global	TC1_IRQHandler
 361              		.thumb
 362              		.thumb_func
 364              	TC1_IRQHandler:
 365              	.LFB117:
  87:apps/src/VGA_Out_apps.c **** 
  88:apps/src/VGA_Out_apps.c **** 
  89:apps/src/VGA_Out_apps.c **** /**
  90:apps/src/VGA_Out_apps.c ****   * @brief  
  91:apps/src/VGA_Out_apps.c ****   * @param  None
  92:apps/src/VGA_Out_apps.c ****   * @retval None
  93:apps/src/VGA_Out_apps.c ****   */
  94:apps/src/VGA_Out_apps.c **** void TC1_IRQHandler(void)
  95:apps/src/VGA_Out_apps.c **** {
 366              		.loc 2 95 0
 367              		.cfi_startproc
 368              		@ args = 0, pretend = 0, frame = 8
 369              		@ frame_needed = 0, uses_anonymous_args = 0
 370              		@ link register save eliminated.
 371 0104 82B0     		sub	sp, sp, #8	@,,
 372              		.cfi_def_cfa_offset 8
  96:apps/src/VGA_Out_apps.c **** volatile uint32_t dummy;
  97:apps/src/VGA_Out_apps.c **** 
  98:apps/src/VGA_Out_apps.c **** 
  99:apps/src/VGA_Out_apps.c ****   /* Clear status bit to acknowledge interrupt */
 100:apps/src/VGA_Out_apps.c ****   dummy = TC0->TC_CHANNEL[ 1 ].TC_SR;
 373              		.loc 2 100 0
 374 0106 044B     		ldr	r3, .L20	@ D.7391,
 375 0108 1B6E     		ldr	r3, [r3, #96]	@ dummy.2, _1->TC_CHANNEL[1].TC_SR
 376 010a 0193     		str	r3, [sp, #4]	@ dummy.2, dummy
 101:apps/src/VGA_Out_apps.c ****   g_vflag = 1;
 377              		.loc 2 101 0
 378 010c 034B     		ldr	r3, .L20+4	@ tmp112,
 379 010e 0122     		movs	r2, #1	@ tmp113,
 380 0110 1A70     		strb	r2, [r3]	@ tmp114, g_vflag
 102:apps/src/VGA_Out_apps.c **** }
 381              		.loc 2 102 0
 382 0112 02B0     		add	sp, sp, #8	@,,
 383              		@ sp needed	@
 384 0114 7047     		bx	lr	@
 385              	.L21:
 386 0116 00BF     		.align	2
 387              	.L20:
 388 0118 00000140 		.word	1073807360
 389 011c 00000000 		.word	g_vflag
 390              		.cfi_endproc
 391              	.LFE117:
 393              		.align	2
 394              		.global	HSMCI_IRQHandler
 395              		.thumb
 396              		.thumb_func
 398              	HSMCI_IRQHandler:
 399              	.LFB118:
 103:apps/src/VGA_Out_apps.c **** 
 104:apps/src/VGA_Out_apps.c **** 
 105:apps/src/VGA_Out_apps.c **** /**
 106:apps/src/VGA_Out_apps.c ****   * @brief  
 107:apps/src/VGA_Out_apps.c ****   * @param  None
 108:apps/src/VGA_Out_apps.c ****   * @retval None
 109:apps/src/VGA_Out_apps.c ****   */
 110:apps/src/VGA_Out_apps.c **** void HSMCI_IRQHandler( void )
 111:apps/src/VGA_Out_apps.c **** {
 400              		.loc 2 111 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 8
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 405 0120 82B0     		sub	sp, sp, #8	@,,
 406              		.cfi_def_cfa_offset 8
 112:apps/src/VGA_Out_apps.c **** volatile uint32_t dummy;
 113:apps/src/VGA_Out_apps.c **** 
 114:apps/src/VGA_Out_apps.c **** //LedOn();
 115:apps/src/VGA_Out_apps.c **** //LedToggle();
 116:apps/src/VGA_Out_apps.c ****   /* Clear status bit to acknowledge interrupt */
 117:apps/src/VGA_Out_apps.c ****   dummy = HSMCI->HSMCI_SR;
 407              		.loc 2 117 0
 408 0122 4FF08043 		mov	r3, #1073741824	@ D.7392,
 409 0126 1B6C     		ldr	r3, [r3, #64]	@ dummy.3, _1->HSMCI_SR
 410 0128 0193     		str	r3, [sp, #4]	@ dummy.3, dummy
 118:apps/src/VGA_Out_apps.c **** 	
 119:apps/src/VGA_Out_apps.c **** 
 120:apps/src/VGA_Out_apps.c **** #if 0
 121:apps/src/VGA_Out_apps.c **** 	g_vdraw++;
 122:apps/src/VGA_Out_apps.c ****   if( g_vdraw > 2)
 123:apps/src/VGA_Out_apps.c ****   {
 124:apps/src/VGA_Out_apps.c **** 		g_vdraw = 1;
 125:apps/src/VGA_Out_apps.c **** 
 126:apps/src/VGA_Out_apps.c **** 		g_vline++;
 127:apps/src/VGA_Out_apps.c **** 
 128:apps/src/VGA_Out_apps.c **** 		if( g_vline > VID_VSIZE )
 129:apps/src/VGA_Out_apps.c ****     {
 130:apps/src/VGA_Out_apps.c ****     	g_vline = 0;
 131:apps/src/VGA_Out_apps.c ****     	g_vflag = 0;
 132:apps/src/VGA_Out_apps.c **** 			g_temp_total = 0;
 133:apps/src/VGA_Out_apps.c **** 
 134:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_IDR = HSMCI_IDR_TXBUFE;
 135:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTDIS;
 136:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_TPR = (uint32_t)ga_Write_Block;
 137:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_TCR = HID_VSIZE/4;			
 138:apps/src/VGA_Out_apps.c ****     }
 139:apps/src/VGA_Out_apps.c ****     else
 140:apps/src/VGA_Out_apps.c ****     {
 141:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_IDR = HSMCI_IDR_TXBUFE;
 142:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTDIS;		
 143:apps/src/VGA_Out_apps.c **** 	
 144:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_TPR = (uint32_t)&ga_Write_Block[g_vline][0];
 145:apps/src/VGA_Out_apps.c **** 
 146:apps/src/VGA_Out_apps.c **** 			HSMCI->HSMCI_TCR = HID_VSIZE/4;
 147:apps/src/VGA_Out_apps.c ****     }
 148:apps/src/VGA_Out_apps.c ****   }	
 149:apps/src/VGA_Out_apps.c **** 	else
 150:apps/src/VGA_Out_apps.c **** 	{
 151:apps/src/VGA_Out_apps.c **** 		HSMCI->HSMCI_IDR = HSMCI_IDR_TXBUFE;
 152:apps/src/VGA_Out_apps.c **** 		HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTDIS;
 153:apps/src/VGA_Out_apps.c **** 
 154:apps/src/VGA_Out_apps.c **** 		HSMCI->HSMCI_TPR = (uint32_t)&ga_Write_Block[g_vline][0];
 155:apps/src/VGA_Out_apps.c **** 
 156:apps/src/VGA_Out_apps.c **** 		HSMCI->HSMCI_TCR = HID_VSIZE/4;		
 157:apps/src/VGA_Out_apps.c **** 	}
 158:apps/src/VGA_Out_apps.c **** #endif
 159:apps/src/VGA_Out_apps.c **** 
 160:apps/src/VGA_Out_apps.c **** #if 1
 161:apps/src/VGA_Out_apps.c **** 	g_vline++;
 411              		.loc 2 161 0
 412 012a 194B     		ldr	r3, .L24	@ tmp124,
 413 012c 1B88     		ldrh	r3, [r3]	@ movhi	@ tmp125, g_vline
 414 012e 9BB2     		uxth	r3, r3	@ g_vline.4, tmp125
 415 0130 0133     		adds	r3, r3, #1	@ tmp126, g_vline.5,
 416 0132 9AB2     		uxth	r2, r3	@ g_vline.6, tmp126
 417 0134 164B     		ldr	r3, .L24	@ tmp127,
 418 0136 1A80     		strh	r2, [r3]	@ movhi	@ tmp128, g_vline
 162:apps/src/VGA_Out_apps.c **** 	if( g_vline > VID_VSIZE )
 419              		.loc 2 162 0
 420 0138 154B     		ldr	r3, .L24	@ tmp129,
 421 013a 1B88     		ldrh	r3, [r3]	@ movhi	@ tmp130, g_vline
 422 013c 9BB2     		uxth	r3, r3	@ g_vline.7, tmp130
 423 013e B3F5AF7F 		cmp	r3, #350	@ g_vline.7,
 424 0142 05D9     		bls	.L23	@,
 163:apps/src/VGA_Out_apps.c ****   {
 164:apps/src/VGA_Out_apps.c ****   	g_vline = 0;
 425              		.loc 2 164 0
 426 0144 124B     		ldr	r3, .L24	@ tmp131,
 427 0146 0022     		movs	r2, #0	@ tmp133,
 428 0148 1A80     		strh	r2, [r3]	@ movhi	@ tmp132, g_vline
 165:apps/src/VGA_Out_apps.c ****   	g_vflag = 0;
 429              		.loc 2 165 0
 430 014a 124B     		ldr	r3, .L24+4	@ tmp134,
 431 014c 0022     		movs	r2, #0	@ tmp135,
 432 014e 1A70     		strb	r2, [r3]	@ tmp136, g_vflag
 433              	.L23:
 166:apps/src/VGA_Out_apps.c ****   }
 167:apps/src/VGA_Out_apps.c **** 
 168:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_IDR = HSMCI_IDR_TXBUFE;
 434              		.loc 2 168 0
 435 0150 4FF08043 		mov	r3, #1073741824	@ D.7392,
 436 0154 4FF40042 		mov	r2, #32768	@ tmp137,
 437 0158 9A64     		str	r2, [r3, #72]	@ tmp137, _7->HSMCI_IDR
 169:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTDIS;
 438              		.loc 2 169 0
 439 015a 4FF08043 		mov	r3, #1073741824	@ D.7392,
 440 015e 4FF40072 		mov	r2, #512	@ tmp138,
 441 0162 C3F82021 		str	r2, [r3, #288]	@ tmp138, _8->HSMCI_PTCR
 170:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_TPR = (uint32_t)&ga_Write_Block[g_vline][0];
 442              		.loc 2 170 0
 443 0166 4FF08041 		mov	r1, #1073741824	@ D.7392,
 444 016a 094B     		ldr	r3, .L24	@ tmp139,
 445 016c 1B88     		ldrh	r3, [r3]	@ movhi	@ tmp140, g_vline
 446 016e 9BB2     		uxth	r3, r3	@ g_vline.8, tmp140
 447 0170 1A46     		mov	r2, r3	@ D.7393, g_vline.8
 448 0172 1346     		mov	r3, r2	@ tmp141, D.7393
 449 0174 9B00     		lsls	r3, r3, #2	@ tmp141, tmp141,
 450 0176 1344     		add	r3, r3, r2	@ tmp141, D.7393
 451 0178 9B01     		lsls	r3, r3, #6	@ tmp142, tmp141,
 452 017a 074A     		ldr	r2, .L24+8	@ tmp143,
 453 017c 1344     		add	r3, r3, r2	@ D.7394, tmp143
 454 017e C1F80831 		str	r3, [r1, #264]	@ D.7395, _9->HSMCI_TPR
 171:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_TCR = HID_VSIZE/4;
 455              		.loc 2 171 0
 456 0182 4FF08043 		mov	r3, #1073741824	@ D.7392,
 457 0186 5022     		movs	r2, #80	@ tmp144,
 458 0188 C3F80C21 		str	r2, [r3, #268]	@ tmp144, _14->HSMCI_TCR
 172:apps/src/VGA_Out_apps.c **** 
 173:apps/src/VGA_Out_apps.c **** #endif
 174:apps/src/VGA_Out_apps.c **** }
 459              		.loc 2 174 0
 460 018c 02B0     		add	sp, sp, #8	@,,
 461              		@ sp needed	@
 462 018e 7047     		bx	lr	@
 463              	.L25:
 464              		.align	2
 465              	.L24:
 466 0190 02000000 		.word	g_vline
 467 0194 00000000 		.word	g_vflag
 468 0198 00000000 		.word	ga_Write_Block
 469              		.cfi_endproc
 470              	.LFE118:
 472              		.align	2
 473              		.global	ConfigTCPins
 474              		.thumb
 475              		.thumb_func
 477              	ConfigTCPins:
 478              	.LFB119:
 175:apps/src/VGA_Out_apps.c **** 
 176:apps/src/VGA_Out_apps.c **** 
 177:apps/src/VGA_Out_apps.c **** /**
 178:apps/src/VGA_Out_apps.c ****   * @brief  
 179:apps/src/VGA_Out_apps.c ****   * @param  None
 180:apps/src/VGA_Out_apps.c ****   * @retval None
 181:apps/src/VGA_Out_apps.c ****   */
 182:apps/src/VGA_Out_apps.c **** void ConfigTCPins( void )
 183:apps/src/VGA_Out_apps.c **** {
 479              		.loc 2 183 0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 019c 08B5     		push	{r3, lr}	@
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 3, -8
 486              		.cfi_offset 14, -4
 184:apps/src/VGA_Out_apps.c **** 
 185:apps/src/VGA_Out_apps.c **** 	/* pin TIOA0 - HSYNC, pin TIOA1 - VSYNC */
 186:apps/src/VGA_Out_apps.c **** 	PIO_Configure(pins_TC, PIO_LISTSIZE(pins_TC));
 487              		.loc 2 186 0
 488 019e 0248     		ldr	r0, .L27	@,
 489 01a0 0221     		movs	r1, #2	@,
 490 01a2 FFF7FEFF 		bl	PIO_Configure	@
 187:apps/src/VGA_Out_apps.c **** }
 491              		.loc 2 187 0
 492 01a6 08BD     		pop	{r3, pc}	@
 493              	.L28:
 494              		.align	2
 495              	.L27:
 496 01a8 00000000 		.word	pins_TC
 497              		.cfi_endproc
 498              	.LFE119:
 500              		.align	2
 501              		.global	ConfigTCInterrupt
 502              		.thumb
 503              		.thumb_func
 505              	ConfigTCInterrupt:
 506              	.LFB120:
 188:apps/src/VGA_Out_apps.c **** 
 189:apps/src/VGA_Out_apps.c **** 
 190:apps/src/VGA_Out_apps.c **** /**
 191:apps/src/VGA_Out_apps.c ****   * @brief  
 192:apps/src/VGA_Out_apps.c ****   * @param  None
 193:apps/src/VGA_Out_apps.c ****   * @retval None
 194:apps/src/VGA_Out_apps.c ****   */
 195:apps/src/VGA_Out_apps.c **** void ConfigTCInterrupt( void )
 196:apps/src/VGA_Out_apps.c **** {
 507              		.loc 2 196 0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511 01ac 08B5     		push	{r3, lr}	@
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 3, -8
 514              		.cfi_offset 14, -4
 197:apps/src/VGA_Out_apps.c **** 
 198:apps/src/VGA_Out_apps.c ****   /* Configure TC interrupts */
 199:apps/src/VGA_Out_apps.c ****   NVIC_DisableIRQ(TC0_IRQn);
 515              		.loc 2 199 0
 516 01ae 1720     		movs	r0, #23	@,
 517 01b0 FFF73CFF 		bl	NVIC_DisableIRQ	@
 200:apps/src/VGA_Out_apps.c ****   NVIC_ClearPendingIRQ(TC0_IRQn); 
 518              		.loc 2 200 0
 519 01b4 1720     		movs	r0, #23	@,
 520 01b6 FFF74FFF 		bl	NVIC_ClearPendingIRQ	@
 201:apps/src/VGA_Out_apps.c ****   NVIC_SetPriority(TC0_IRQn,0);
 521              		.loc 2 201 0
 522 01ba 1720     		movs	r0, #23	@,
 523 01bc 0021     		movs	r1, #0	@,
 524 01be FFF761FF 		bl	NVIC_SetPriority	@
 202:apps/src/VGA_Out_apps.c ****   NVIC_DisableIRQ(TC1_IRQn); 
 525              		.loc 2 202 0
 526 01c2 1820     		movs	r0, #24	@,
 527 01c4 FFF732FF 		bl	NVIC_DisableIRQ	@
 203:apps/src/VGA_Out_apps.c ****   NVIC_ClearPendingIRQ(TC1_IRQn); 
 528              		.loc 2 203 0
 529 01c8 1820     		movs	r0, #24	@,
 530 01ca FFF745FF 		bl	NVIC_ClearPendingIRQ	@
 204:apps/src/VGA_Out_apps.c ****   NVIC_SetPriority(TC1_IRQn,0);
 531              		.loc 2 204 0
 532 01ce 1820     		movs	r0, #24	@,
 533 01d0 0021     		movs	r1, #0	@,
 534 01d2 FFF757FF 		bl	NVIC_SetPriority	@
 205:apps/src/VGA_Out_apps.c **** 
 206:apps/src/VGA_Out_apps.c ****   NVIC_EnableIRQ(TC0_IRQn);
 535              		.loc 2 206 0
 536 01d6 1720     		movs	r0, #23	@,
 537 01d8 FFF712FF 		bl	NVIC_EnableIRQ	@
 207:apps/src/VGA_Out_apps.c ****   NVIC_EnableIRQ(TC1_IRQn); 	
 538              		.loc 2 207 0
 539 01dc 1820     		movs	r0, #24	@,
 540 01de FFF70FFF 		bl	NVIC_EnableIRQ	@
 208:apps/src/VGA_Out_apps.c **** }
 541              		.loc 2 208 0
 542 01e2 08BD     		pop	{r3, pc}	@
 543              		.cfi_endproc
 544              	.LFE120:
 546              		.align	2
 547              		.global	ConfigHVSynchroOut
 548              		.thumb
 549              		.thumb_func
 551              	ConfigHVSynchroOut:
 552              	.LFB121:
 209:apps/src/VGA_Out_apps.c **** 
 210:apps/src/VGA_Out_apps.c **** #if 0
 211:apps/src/VGA_Out_apps.c **** /**
 212:apps/src/VGA_Out_apps.c ****   * @brief  
 213:apps/src/VGA_Out_apps.c ****   * @param  None
 214:apps/src/VGA_Out_apps.c ****   * @retval None
 215:apps/src/VGA_Out_apps.c ****   */
 216:apps/src/VGA_Out_apps.c **** void ConfigHVSynchroOut( void )
 217:apps/src/VGA_Out_apps.c **** {
 218:apps/src/VGA_Out_apps.c **** 
 219:apps/src/VGA_Out_apps.c **** /*
 220:apps/src/VGA_Out_apps.c **** SVGA Signal 800 x 600 @ 60 Hz timing 	- real in project 400x300
 221:apps/src/VGA_Out_apps.c **** 
 222:apps/src/VGA_Out_apps.c **** General timing:
 223:apps/src/VGA_Out_apps.c **** Screen refresh rate	60 Hz
 224:apps/src/VGA_Out_apps.c **** Vertical refresh	37.878787878788 kHz
 225:apps/src/VGA_Out_apps.c **** Pixel freq.			40.0 MHz							 - real in project 20.0 MHz
 226:apps/src/VGA_Out_apps.c **** 
 227:apps/src/VGA_Out_apps.c **** Horizontal timing (line):
 228:apps/src/VGA_Out_apps.c **** Polarity of horizontal sync pulse is positive.
 229:apps/src/VGA_Out_apps.c **** Scanline part	Pixels	Time [s]
 230:apps/src/VGA_Out_apps.c **** Visible area	800		20
 231:apps/src/VGA_Out_apps.c **** Front porch		40		1
 232:apps/src/VGA_Out_apps.c **** Sync pulse		128		3.2
 233:apps/src/VGA_Out_apps.c **** Back porch		88		2.2
 234:apps/src/VGA_Out_apps.c **** Whole line		1056	26.4
 235:apps/src/VGA_Out_apps.c **** 
 236:apps/src/VGA_Out_apps.c **** Vertical timing (frame):
 237:apps/src/VGA_Out_apps.c **** Polarity of vertical sync pulse is positive.
 238:apps/src/VGA_Out_apps.c **** Frame part		Lines	Time [ms]
 239:apps/src/VGA_Out_apps.c **** Visible area	600		15.84
 240:apps/src/VGA_Out_apps.c **** Front porch		1		0.0264
 241:apps/src/VGA_Out_apps.c **** Sync pulse		4		0.1056
 242:apps/src/VGA_Out_apps.c **** Back porch		23		0.6072
 243:apps/src/VGA_Out_apps.c **** Whole frame		628		16.5792
 244:apps/src/VGA_Out_apps.c **** */		
 245:apps/src/VGA_Out_apps.c **** 	ConfigTCPins();	
 246:apps/src/VGA_Out_apps.c **** 		
 247:apps/src/VGA_Out_apps.c **** 	PMC_EnablePeripheral(ID_TCH); 
 248:apps/src/VGA_Out_apps.c **** 	PMC_EnablePeripheral(ID_TCV);
 249:apps/src/VGA_Out_apps.c **** 	
 250:apps/src/VGA_Out_apps.c **** 	TC_Configure(TC, CHANNEL_H, TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_ACPC_SET | TC_CMR_BCPC_SET | TC_CM
 251:apps/src/VGA_Out_apps.c **** 	TC_WriteRa(TC, CHANNEL_H, 196);		//164 - 100MHz
 252:apps/src/VGA_Out_apps.c **** 	TC_WriteRb(TC, CHANNEL_H, 290);		//278
 253:apps/src/VGA_Out_apps.c **** 	TC_WriteRc(TC, CHANNEL_H, 1584);	//1320
 254:apps/src/VGA_Out_apps.c **** 	
 255:apps/src/VGA_Out_apps.c **** 	TC_Configure(TC, CHANNEL_V, TC_CMR_TCCLKS_XC1 | TC_CMR_ACPC_SET | TC_CMR_BCPC_SET | TC_CMR_ACPA_CL
 256:apps/src/VGA_Out_apps.c **** 	TC_WriteRa(TC, CHANNEL_V, 4);
 257:apps/src/VGA_Out_apps.c **** 	TC_WriteRb(TC, CHANNEL_V, 20);	
 258:apps/src/VGA_Out_apps.c **** 	TC_WriteRc(TC, CHANNEL_V, 628);
 259:apps/src/VGA_Out_apps.c **** 	TC_SetBlockMode(TC, TC_BMR_TC1XC1S_TIOA0);
 260:apps/src/VGA_Out_apps.c **** 	
 261:apps/src/VGA_Out_apps.c **** 	TC_EnableInterrupt(TC, CHANNEL_H, TC_IER_CPBS);            // Enable interrupt.
 262:apps/src/VGA_Out_apps.c **** 	TC_EnableInterrupt(TC, CHANNEL_V, TC_IER_CPBS);            // Enable interrupt.
 263:apps/src/VGA_Out_apps.c **** 	
 264:apps/src/VGA_Out_apps.c **** 	TC_Start(TC,CHANNEL_H);         														// Start the TC_H
 265:apps/src/VGA_Out_apps.c **** 	TC_Start(TC,CHANNEL_V);         														// Start the TC_V
 266:apps/src/VGA_Out_apps.c **** 	
 267:apps/src/VGA_Out_apps.c **** 	ConfigTCInterrupt();
 268:apps/src/VGA_Out_apps.c **** }
 269:apps/src/VGA_Out_apps.c **** #endif
 270:apps/src/VGA_Out_apps.c **** 
 271:apps/src/VGA_Out_apps.c **** #if 1
 272:apps/src/VGA_Out_apps.c **** /**
 273:apps/src/VGA_Out_apps.c ****   * @brief
 274:apps/src/VGA_Out_apps.c ****   * @param  None
 275:apps/src/VGA_Out_apps.c ****   * @retval None
 276:apps/src/VGA_Out_apps.c ****   */
 277:apps/src/VGA_Out_apps.c **** void ConfigHVSynchroOut( void )
 278:apps/src/VGA_Out_apps.c **** {
 553              		.loc 2 278 0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557 01e4 08B5     		push	{r3, lr}	@
 558              		.cfi_def_cfa_offset 8
 559              		.cfi_offset 3, -8
 560              		.cfi_offset 14, -4
 279:apps/src/VGA_Out_apps.c **** 
 280:apps/src/VGA_Out_apps.c **** /*
 281:apps/src/VGA_Out_apps.c **** EGA Signal 640 x 350 @ 70 Hz timing
 282:apps/src/VGA_Out_apps.c **** 
 283:apps/src/VGA_Out_apps.c **** General timing:
 284:apps/src/VGA_Out_apps.c **** Screen refresh rate	70.0 Hz
 285:apps/src/VGA_Out_apps.c **** Vertical refresh		31.78 kHz
 286:apps/src/VGA_Out_apps.c **** Pixel freq.					25.0 MHz
 287:apps/src/VGA_Out_apps.c **** 
 288:apps/src/VGA_Out_apps.c **** Horizonal Timing:
 289:apps/src/VGA_Out_apps.c **** Horizonal Dots 				640
 290:apps/src/VGA_Out_apps.c **** Vertical 	Scan Lines 	350
 291:apps/src/VGA_Out_apps.c **** Horiz. Sync Polarity 	POS
 292:apps/src/VGA_Out_apps.c **** Horiz. Frequency 			31.47KHz
 293:apps/src/VGA_Out_apps.c **** A (us) 								31.76 Scanline time
 294:apps/src/VGA_Out_apps.c **** B (us) 								3.77 	Sync pulse lenght
 295:apps/src/VGA_Out_apps.c **** C (us) 								1.89 	Back porch
 296:apps/src/VGA_Out_apps.c **** D (us) 								25.6  ctive video time
 297:apps/src/VGA_Out_apps.c **** E (us) 								0.5 	Front porch
 298:apps/src/VGA_Out_apps.c ****          ______________________          ________
 299:apps/src/VGA_Out_apps.c **** ________|        VIDEO         |________| VIDEO (next line)
 300:apps/src/VGA_Out_apps.c ****     |-C-|----------D-----------|-E-|
 301:apps/src/VGA_Out_apps.c ****    _                                _
 302:apps/src/VGA_Out_apps.c **** __| |______________________________| |___________
 303:apps/src/VGA_Out_apps.c ****   |B|
 304:apps/src/VGA_Out_apps.c ****   |---------------A----------------|
 305:apps/src/VGA_Out_apps.c **** 
 306:apps/src/VGA_Out_apps.c **** 
 307:apps/src/VGA_Out_apps.c **** Vertical Timing:
 308:apps/src/VGA_Out_apps.c **** Horizonal Dots 			640
 309:apps/src/VGA_Out_apps.c **** Vertical Scan Lines 350
 310:apps/src/VGA_Out_apps.c **** Vert. Sync Polarity POS
 311:apps/src/VGA_Out_apps.c **** Vertical Frequency 	70Hz
 312:apps/src/VGA_Out_apps.c **** O (ms) 							14.28 	Total frame time
 313:apps/src/VGA_Out_apps.c **** P (ms) 							0.06 		Sync length
 314:apps/src/VGA_Out_apps.c **** Q (ms) 							1.88		Back porch
 315:apps/src/VGA_Out_apps.c **** R (ms)							11.12		Active video time
 316:apps/src/VGA_Out_apps.c **** S (ms) 							1.22 		Front porch
 317:apps/src/VGA_Out_apps.c ****          ______________________          ________
 318:apps/src/VGA_Out_apps.c **** ________|        VIDEO         |________|  VIDEO (next frame)
 319:apps/src/VGA_Out_apps.c ****     |-Q-|----------R-----------|-S-|
 320:apps/src/VGA_Out_apps.c ****    _                                _
 321:apps/src/VGA_Out_apps.c **** __| |______________________________| |___________
 322:apps/src/VGA_Out_apps.c ****   |P|
 323:apps/src/VGA_Out_apps.c ****   |---------------O----------------|
 324:apps/src/VGA_Out_apps.c **** 
 325:apps/src/VGA_Out_apps.c **** */
 326:apps/src/VGA_Out_apps.c **** 	ConfigTCPins();
 561              		.loc 2 326 0
 562 01e6 FFF7FEFF 		bl	ConfigTCPins	@
 327:apps/src/VGA_Out_apps.c **** 
 328:apps/src/VGA_Out_apps.c **** 	PMC_EnablePeripheral(ID_TCH);
 563              		.loc 2 328 0
 564 01ea 1720     		movs	r0, #23	@,
 565 01ec FFF7FEFF 		bl	PMC_EnablePeripheral	@
 329:apps/src/VGA_Out_apps.c **** 	PMC_EnablePeripheral(ID_TCV);
 566              		.loc 2 329 0
 567 01f0 1820     		movs	r0, #24	@,
 568 01f2 FFF7FEFF 		bl	PMC_EnablePeripheral	@
 330:apps/src/VGA_Out_apps.c **** 
 331:apps/src/VGA_Out_apps.c **** 	/* In clock freq.(f)		-> TIMER_CLOCK1 = MCK/2, 				*/
 332:apps/src/VGA_Out_apps.c **** 	/* Out H clock period (T) 	-> A = 1/(TIMER_CLOCK1/RegC), 			*/
 333:apps/src/VGA_Out_apps.c **** 	/* H Sync pulse period (T)	-> B = 1/(TIMER_CLOCK1 / RegA), 		*/
 334:apps/src/VGA_Out_apps.c **** 	/* H Back porch period (T)	-> C = (1/(TIMER_CLOCK1 / RegB)) - B 	*/
 335:apps/src/VGA_Out_apps.c **** 	TC_Configure(TC, CHANNEL_H, TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_ACPC_SET | TC_CMR_BCPC_SET | TC_CM
 569              		.loc 2 335 0
 570 01f6 2148     		ldr	r0, .L31	@,
 571 01f8 0021     		movs	r1, #0	@,
 572 01fa 214A     		ldr	r2, .L31+4	@,
 573 01fc FFF7FEFF 		bl	TC_Configure	@
 336:apps/src/VGA_Out_apps.c **** 	TC_WriteRa(TC, CHANNEL_H, 94);
 574              		.loc 2 336 0
 575 0200 1E48     		ldr	r0, .L31	@,
 576 0202 0021     		movs	r1, #0	@,
 577 0204 5E22     		movs	r2, #94	@,
 578 0206 FFF7FEFF 		bl	TC_WriteRa	@
 337:apps/src/VGA_Out_apps.c **** 	TC_WriteRb(TC, CHANNEL_H, 141);
 579              		.loc 2 337 0
 580 020a 1C48     		ldr	r0, .L31	@,
 581 020c 0021     		movs	r1, #0	@,
 582 020e 8D22     		movs	r2, #141	@,
 583 0210 FFF7FEFF 		bl	TC_WriteRb	@
 338:apps/src/VGA_Out_apps.c **** 	TC_WriteRc(TC, CHANNEL_H, 1652);
 584              		.loc 2 338 0
 585 0214 1948     		ldr	r0, .L31	@,
 586 0216 0021     		movs	r1, #0	@,
 587 0218 40F27462 		movw	r2, #1652	@,
 588 021c FFF7FEFF 		bl	TC_WriteRc	@
 339:apps/src/VGA_Out_apps.c **** 
 340:apps/src/VGA_Out_apps.c **** 	/* In clock period (T)		-> TIOA0 = A, 			*/
 341:apps/src/VGA_Out_apps.c **** 	/* Out V clock period (T) 	-> O = A*RegC, 			*/
 342:apps/src/VGA_Out_apps.c **** 	/* V Sync pulse period (T) 	-> P = A*RegA), 		*/
 343:apps/src/VGA_Out_apps.c **** 	/* V Back porch period (T) 	-> Q = (A*RegB) - P 	*/
 344:apps/src/VGA_Out_apps.c **** 	TC_Configure(TC, CHANNEL_V, TC_CMR_TCCLKS_XC1 | TC_CMR_ACPC_SET | TC_CMR_BCPC_SET | TC_CMR_ACPA_CL
 589              		.loc 2 344 0
 590 0220 1648     		ldr	r0, .L31	@,
 591 0222 0121     		movs	r1, #1	@,
 592 0224 174A     		ldr	r2, .L31+8	@,
 593 0226 FFF7FEFF 		bl	TC_Configure	@
 345:apps/src/VGA_Out_apps.c **** 	TC_WriteRa(TC, CHANNEL_V, 2);
 594              		.loc 2 345 0
 595 022a 1448     		ldr	r0, .L31	@,
 596 022c 0121     		movs	r1, #1	@,
 597 022e 0222     		movs	r2, #2	@,
 598 0230 FFF7FEFF 		bl	TC_WriteRa	@
 346:apps/src/VGA_Out_apps.c **** 	TC_WriteRb(TC, CHANNEL_V, 52);
 599              		.loc 2 346 0
 600 0234 1148     		ldr	r0, .L31	@,
 601 0236 0121     		movs	r1, #1	@,
 602 0238 3422     		movs	r2, #52	@,
 603 023a FFF7FEFF 		bl	TC_WriteRb	@
 347:apps/src/VGA_Out_apps.c **** 	TC_WriteRc(TC, CHANNEL_V, 449);
 604              		.loc 2 347 0
 605 023e 0F48     		ldr	r0, .L31	@,
 606 0240 0121     		movs	r1, #1	@,
 607 0242 40F2C112 		movw	r2, #449	@,
 608 0246 FFF7FEFF 		bl	TC_WriteRc	@
 348:apps/src/VGA_Out_apps.c **** 	TC_SetBlockMode(TC, TC_BMR_TC1XC1S_TIOA0);
 609              		.loc 2 348 0
 610 024a 0C48     		ldr	r0, .L31	@,
 611 024c 0821     		movs	r1, #8	@,
 612 024e FFF7FEFF 		bl	TC_SetBlockMode	@
 349:apps/src/VGA_Out_apps.c **** 
 350:apps/src/VGA_Out_apps.c **** 	TC_EnableInterrupt(TC, CHANNEL_H, TC_IER_CPBS);            	/* Enable interrupt. 	*/
 613              		.loc 2 350 0
 614 0252 0A48     		ldr	r0, .L31	@,
 615 0254 0021     		movs	r1, #0	@,
 616 0256 0822     		movs	r2, #8	@,
 617 0258 FFF7FEFF 		bl	TC_EnableInterrupt	@
 351:apps/src/VGA_Out_apps.c **** 	TC_EnableInterrupt(TC, CHANNEL_V, TC_IER_CPBS);            	/* Enable interrupt. 	*/
 618              		.loc 2 351 0
 619 025c 0748     		ldr	r0, .L31	@,
 620 025e 0121     		movs	r1, #1	@,
 621 0260 0822     		movs	r2, #8	@,
 622 0262 FFF7FEFF 		bl	TC_EnableInterrupt	@
 352:apps/src/VGA_Out_apps.c **** 
 353:apps/src/VGA_Out_apps.c **** 	TC_Start(TC,CHANNEL_H);         							/* Start the TC_H		*/
 623              		.loc 2 353 0
 624 0266 0548     		ldr	r0, .L31	@,
 625 0268 0021     		movs	r1, #0	@,
 626 026a FFF7FEFF 		bl	TC_Start	@
 354:apps/src/VGA_Out_apps.c **** 	TC_Start(TC,CHANNEL_V);         							/* Start the TC_V		*/
 627              		.loc 2 354 0
 628 026e 0348     		ldr	r0, .L31	@,
 629 0270 0121     		movs	r1, #1	@,
 630 0272 FFF7FEFF 		bl	TC_Start	@
 355:apps/src/VGA_Out_apps.c **** 
 356:apps/src/VGA_Out_apps.c **** 	ConfigTCInterrupt();
 631              		.loc 2 356 0
 632 0276 FFF7FEFF 		bl	ConfigTCInterrupt	@
 357:apps/src/VGA_Out_apps.c **** }
 633              		.loc 2 357 0
 634 027a 08BD     		pop	{r3, pc}	@
 635              	.L32:
 636              		.align	2
 637              	.L31:
 638 027c 00000140 		.word	1073807360
 639 0280 00C40606 		.word	101106688
 640 0284 06C40606 		.word	101106694
 641              		.cfi_endproc
 642              	.LFE121:
 644              		.align	2
 645              		.global	HSMCI_Init
 646              		.thumb
 647              		.thumb_func
 649              	HSMCI_Init:
 650              	.LFB122:
 358:apps/src/VGA_Out_apps.c **** #endif
 359:apps/src/VGA_Out_apps.c **** 
 360:apps/src/VGA_Out_apps.c **** /**
 361:apps/src/VGA_Out_apps.c ****   * @brief  
 362:apps/src/VGA_Out_apps.c ****   * @param  None
 363:apps/src/VGA_Out_apps.c ****   * @retval None
 364:apps/src/VGA_Out_apps.c ****   */
 365:apps/src/VGA_Out_apps.c **** void HSMCI_Init( void )
 366:apps/src/VGA_Out_apps.c **** {
 651              		.loc 2 366 0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655 0288 08B5     		push	{r3, lr}	@
 656              		.cfi_def_cfa_offset 8
 657              		.cfi_offset 3, -8
 658              		.cfi_offset 14, -4
 367:apps/src/VGA_Out_apps.c **** 	/*!!! HSMCI send first Hi half-byte*/
 368:apps/src/VGA_Out_apps.c **** 	
 369:apps/src/VGA_Out_apps.c **** 	PIO_Configure(pins_HSMCI, PIO_LISTSIZE(pins_HSMCI));
 659              		.loc 2 369 0
 660 028a 2848     		ldr	r0, .L34	@,
 661 028c 0421     		movs	r1, #4	@,
 662 028e FFF7FEFF 		bl	PIO_Configure	@
 370:apps/src/VGA_Out_apps.c **** 	MCI_Init(&gs_hsmsi, HSMCI, ID_HSMCI, SystemCoreClock);
 663              		.loc 2 370 0
 664 0292 274B     		ldr	r3, .L34+4	@ tmp122,
 665 0294 1B68     		ldr	r3, [r3]	@ SystemCoreClock.13, SystemCoreClock
 666 0296 2748     		ldr	r0, .L34+8	@,
 667 0298 4FF08041 		mov	r1, #1073741824	@,
 668 029c 1222     		movs	r2, #18	@,
 669 029e FFF7FEFF 		bl	MCI_Init	@
 371:apps/src/VGA_Out_apps.c **** 	MCI_SetBusWidth(&gs_hsmsi, HSMCI_SDCR_SDCBUS_4);
 670              		.loc 2 371 0
 671 02a2 2448     		ldr	r0, .L34+8	@,
 672 02a4 8021     		movs	r1, #128	@,
 673 02a6 FFF7FEFF 		bl	MCI_SetBusWidth	@
 372:apps/src/VGA_Out_apps.c **** 
 373:apps/src/VGA_Out_apps.c **** 	/* set clock speed for pixel in Hz*/
 374:apps/src/VGA_Out_apps.c **** 	MCI_SetSpeed(&gs_hsmsi, 30000000, SystemCoreClock);
 674              		.loc 2 374 0
 675 02aa 214B     		ldr	r3, .L34+4	@ tmp123,
 676 02ac 1B68     		ldr	r3, [r3]	@ SystemCoreClock.14, SystemCoreClock
 677 02ae 2148     		ldr	r0, .L34+8	@,
 678 02b0 2149     		ldr	r1, .L34+12	@,
 679 02b2 1A46     		mov	r2, r3	@, SystemCoreClock.14
 680 02b4 FFF7FEFF 		bl	MCI_SetSpeed	@
 375:apps/src/VGA_Out_apps.c **** 
 376:apps/src/VGA_Out_apps.c **** 	MCI_EnableHsMode(&gs_hsmsi, 1);
 681              		.loc 2 376 0
 682 02b8 1E48     		ldr	r0, .L34+8	@,
 683 02ba 0121     		movs	r1, #1	@,
 684 02bc FFF7FEFF 		bl	MCI_EnableHsMode	@
 377:apps/src/VGA_Out_apps.c **** 	PMC_EnablePeripheral(ID_HSMCI);
 685              		.loc 2 377 0
 686 02c0 1220     		movs	r0, #18	@,
 687 02c2 FFF7FEFF 		bl	PMC_EnablePeripheral	@
 378:apps/src/VGA_Out_apps.c **** 	
 379:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_IER = HSMCI_IER_TXBUFE;
 688              		.loc 2 379 0
 689 02c6 4FF08043 		mov	r3, #1073741824	@ D.7396,
 690 02ca 4FF40042 		mov	r2, #32768	@ tmp124,
 691 02ce 5A64     		str	r2, [r3, #68]	@ tmp124, _3->HSMCI_IER
 380:apps/src/VGA_Out_apps.c **** 	
 381:apps/src/VGA_Out_apps.c **** 	MCI_Enable(HSMCI);
 692              		.loc 2 381 0
 693 02d0 4FF08040 		mov	r0, #1073741824	@,
 694 02d4 FFF7FEFF 		bl	MCI_Enable	@
 382:apps/src/VGA_Out_apps.c **** 	
 383:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_MR |= HSMCI_MR_PDCMODE;
 695              		.loc 2 383 0
 696 02d8 4FF08043 		mov	r3, #1073741824	@ D.7396,
 697 02dc 4FF08042 		mov	r2, #1073741824	@ D.7396,
 698 02e0 5268     		ldr	r2, [r2, #4]	@ D.7397, _5->HSMCI_MR
 699 02e2 42F40042 		orr	r2, r2, #32768	@ D.7397, D.7397,
 700 02e6 5A60     		str	r2, [r3, #4]	@ D.7397, _4->HSMCI_MR
 384:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_TPR = (uint32_t)ga_Write_Block;
 701              		.loc 2 384 0
 702 02e8 4FF08043 		mov	r3, #1073741824	@ D.7396,
 703 02ec 134A     		ldr	r2, .L34+16	@ ga_Write_Block.15,
 704 02ee C3F80821 		str	r2, [r3, #264]	@ ga_Write_Block.15, _8->HSMCI_TPR
 385:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_TCR = HID_VSIZE/4;
 705              		.loc 2 385 0
 706 02f2 4FF08043 		mov	r3, #1073741824	@ D.7396,
 707 02f6 5022     		movs	r2, #80	@ tmp125,
 708 02f8 C3F80C21 		str	r2, [r3, #268]	@ tmp125, _10->HSMCI_TCR
 386:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_ARGR = 0;
 709              		.loc 2 386 0
 710 02fc 4FF08043 		mov	r3, #1073741824	@ D.7396,
 711 0300 0022     		movs	r2, #0	@ tmp126,
 712 0302 1A61     		str	r2, [r3, #16]	@ tmp126, _11->HSMCI_ARGR
 387:apps/src/VGA_Out_apps.c **** 	HSMCI->HSMCI_CMDR = 0x00110000;	
 713              		.loc 2 387 0
 714 0304 4FF08043 		mov	r3, #1073741824	@ D.7396,
 715 0308 4FF48812 		mov	r2, #1114112	@ tmp127,
 716 030c 5A61     		str	r2, [r3, #20]	@ tmp127, _12->HSMCI_CMDR
 388:apps/src/VGA_Out_apps.c **** 	
 389:apps/src/VGA_Out_apps.c **** 	
 390:apps/src/VGA_Out_apps.c **** 	NVIC_DisableIRQ(HSMCI_IRQn); 
 717              		.loc 2 390 0
 718 030e 1220     		movs	r0, #18	@,
 719 0310 FFF78CFE 		bl	NVIC_DisableIRQ	@
 391:apps/src/VGA_Out_apps.c **** 	NVIC_ClearPendingIRQ(HSMCI_IRQn);
 720              		.loc 2 391 0
 721 0314 1220     		movs	r0, #18	@,
 722 0316 FFF79FFE 		bl	NVIC_ClearPendingIRQ	@
 392:apps/src/VGA_Out_apps.c **** 	NVIC_SetPriority(HSMCI_IRQn,0);
 723              		.loc 2 392 0
 724 031a 1220     		movs	r0, #18	@,
 725 031c 0021     		movs	r1, #0	@,
 726 031e FFF7B1FE 		bl	NVIC_SetPriority	@
 393:apps/src/VGA_Out_apps.c **** 	NVIC_EnableIRQ(HSMCI_IRQn);
 727              		.loc 2 393 0
 728 0322 1220     		movs	r0, #18	@,
 729 0324 FFF76CFE 		bl	NVIC_EnableIRQ	@
 394:apps/src/VGA_Out_apps.c **** }
 730              		.loc 2 394 0
 731 0328 08BD     		pop	{r3, pc}	@
 732              	.L35:
 733 032a 00BF     		.align	2
 734              	.L34:
 735 032c 00000000 		.word	pins_HSMCI
 736 0330 00000000 		.word	SystemCoreClock
 737 0334 00000000 		.word	gs_hsmsi
 738 0338 80C3C901 		.word	30000000
 739 033c 00000000 		.word	ga_Write_Block
 740              		.cfi_endproc
 741              	.LFE122:
 743              		.align	2
 744              		.global	ColorColumnGradation4bit
 745              		.thumb
 746              		.thumb_func
 748              	ColorColumnGradation4bit:
 749              	.LFB123:
 395:apps/src/VGA_Out_apps.c **** 
 396:apps/src/VGA_Out_apps.c **** #if 0
 397:apps/src/VGA_Out_apps.c **** /**
 398:apps/src/VGA_Out_apps.c ****   * @brief
 399:apps/src/VGA_Out_apps.c ****   * @param  None
 400:apps/src/VGA_Out_apps.c ****   * @retval None
 401:apps/src/VGA_Out_apps.c ****   */
 402:apps/src/VGA_Out_apps.c **** void ColorColumnGradation4bit( void )
 403:apps/src/VGA_Out_apps.c **** {
 404:apps/src/VGA_Out_apps.c **** unsigned int i,j,k = 0, m = 0;
 405:apps/src/VGA_Out_apps.c **** 
 406:apps/src/VGA_Out_apps.c **** 
 407:apps/src/VGA_Out_apps.c **** 	for( k = 0; k < 256; k += 17 )
 408:apps/src/VGA_Out_apps.c **** 	{
 409:apps/src/VGA_Out_apps.c **** 		for( j = 0; j < VID_VSIZE; j++ )
 410:apps/src/VGA_Out_apps.c **** 		{
 411:apps/src/VGA_Out_apps.c **** 			for( i = 0; i < 12; i++ )
 412:apps/src/VGA_Out_apps.c **** 			{
 413:apps/src/VGA_Out_apps.c **** 				ga_Write_Block[j][i+m] = k;
 414:apps/src/VGA_Out_apps.c **** 			}
 415:apps/src/VGA_Out_apps.c **** 		}
 416:apps/src/VGA_Out_apps.c **** 		m += 12;
 417:apps/src/VGA_Out_apps.c **** 	}
 418:apps/src/VGA_Out_apps.c **** 
 419:apps/src/VGA_Out_apps.c **** }
 420:apps/src/VGA_Out_apps.c **** #endif
 421:apps/src/VGA_Out_apps.c **** 
 422:apps/src/VGA_Out_apps.c **** #if 1
 423:apps/src/VGA_Out_apps.c **** /**
 424:apps/src/VGA_Out_apps.c ****   * @brief  
 425:apps/src/VGA_Out_apps.c ****   * @param  None
 426:apps/src/VGA_Out_apps.c ****   * @retval None
 427:apps/src/VGA_Out_apps.c ****   */
 428:apps/src/VGA_Out_apps.c **** void ColorColumnGradation4bit( void )
 429:apps/src/VGA_Out_apps.c **** {
 750              		.loc 2 429 0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 16
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 755 0340 84B0     		sub	sp, sp, #16	@,,
 756              		.cfi_def_cfa_offset 16
 430:apps/src/VGA_Out_apps.c **** unsigned int  i,j,k = 0;
 757              		.loc 2 430 0
 758 0342 0023     		movs	r3, #0	@ tmp112,
 759 0344 0193     		str	r3, [sp, #4]	@ tmp112, k
 431:apps/src/VGA_Out_apps.c **** unsigned char m, mx;
 432:apps/src/VGA_Out_apps.c **** 
 433:apps/src/VGA_Out_apps.c **** 
 434:apps/src/VGA_Out_apps.c **** 	for( j = 0; j < VID_VSIZE; j++ )
 760              		.loc 2 434 0
 761 0346 0023     		movs	r3, #0	@ tmp113,
 762 0348 0293     		str	r3, [sp, #8]	@ tmp113, j
 763 034a 3AE0     		b	.L37	@
 764              	.L42:
 435:apps/src/VGA_Out_apps.c **** 	{
 436:apps/src/VGA_Out_apps.c **** 		m = 0, mx = 0;
 765              		.loc 2 436 0
 766 034c 0023     		movs	r3, #0	@ tmp114,
 767 034e 8DF80330 		strb	r3, [sp, #3]	@ tmp115, m
 768 0352 0023     		movs	r3, #0	@ tmp116,
 769 0354 8DF80230 		strb	r3, [sp, #2]	@ tmp117, mx
 437:apps/src/VGA_Out_apps.c **** 		for( k = 0; k < HID_VSIZE; k += 20 )
 770              		.loc 2 437 0
 771 0358 0023     		movs	r3, #0	@ tmp118,
 772 035a 0193     		str	r3, [sp, #4]	@ tmp118, k
 773 035c 2AE0     		b	.L38	@
 774              	.L41:
 438:apps/src/VGA_Out_apps.c **** 		{
 439:apps/src/VGA_Out_apps.c **** 			for( i = 0; i < 20; i++ )
 775              		.loc 2 439 0
 776 035e 0023     		movs	r3, #0	@ tmp119,
 777 0360 0393     		str	r3, [sp, #12]	@ tmp119, i
 778 0362 10E0     		b	.L39	@
 779              	.L40:
 440:apps/src/VGA_Out_apps.c **** 			{
 441:apps/src/VGA_Out_apps.c **** 				ga_Write_Block[j][i+k] = mx;
 780              		.loc 2 441 0 discriminator 2
 781 0364 039A     		ldr	r2, [sp, #12]	@ tmp120, i
 782 0366 019B     		ldr	r3, [sp, #4]	@ tmp121, k
 783 0368 D018     		adds	r0, r2, r3	@ D.7398, tmp120, tmp121
 784 036a 1949     		ldr	r1, .L43	@ tmp122,
 785 036c 029A     		ldr	r2, [sp, #8]	@ tmp123, j
 786 036e 1346     		mov	r3, r2	@ tmp124, tmp123
 787 0370 9B00     		lsls	r3, r3, #2	@ tmp124, tmp124,
 788 0372 1344     		add	r3, r3, r2	@ tmp124, tmp123
 789 0374 9B01     		lsls	r3, r3, #6	@ tmp125, tmp124,
 790 0376 0344     		add	r3, r3, r0	@ tmp126, D.7398
 791 0378 0B44     		add	r3, r3, r1	@ tmp127, tmp122
 792 037a 9DF80220 		ldrb	r2, [sp, #2]	@ tmp128, mx
 793 037e 1A70     		strb	r2, [r3]	@ tmp128, ga_Write_Block
 439:apps/src/VGA_Out_apps.c **** 			for( i = 0; i < 20; i++ )
 794              		.loc 2 439 0 discriminator 2
 795 0380 039B     		ldr	r3, [sp, #12]	@ tmp130, i
 796 0382 0133     		adds	r3, r3, #1	@ tmp129, tmp130,
 797 0384 0393     		str	r3, [sp, #12]	@ tmp129, i
 798              	.L39:
 439:apps/src/VGA_Out_apps.c **** 			for( i = 0; i < 20; i++ )
 799              		.loc 2 439 0 is_stmt 0 discriminator 1
 800 0386 039B     		ldr	r3, [sp, #12]	@ tmp131, i
 801 0388 132B     		cmp	r3, #19	@ tmp131,
 802 038a EBD9     		bls	.L40	@,
 442:apps/src/VGA_Out_apps.c **** 			}
 443:apps/src/VGA_Out_apps.c **** 			m ++;
 803              		.loc 2 443 0 is_stmt 1
 804 038c 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2	@ m.16, m
 805 0390 0133     		adds	r3, r3, #1	@ tmp132, m.16,
 806 0392 8DF80330 		strb	r3, [sp, #3]	@ tmp133, m
 444:apps/src/VGA_Out_apps.c **** 			mx = m << 4;
 807              		.loc 2 444 0
 808 0396 9DF80330 		ldrb	r3, [sp, #3]	@ tmp134, m
 809 039a 1B01     		lsls	r3, r3, #4	@ tmp135, tmp134,
 810 039c 8DF80230 		strb	r3, [sp, #2]	@ tmp136, mx
 445:apps/src/VGA_Out_apps.c **** 			mx |= m;
 811              		.loc 2 445 0
 812 03a0 9DF80220 		ldrb	r2, [sp, #2]	@ tmp137, mx
 813 03a4 9DF80330 		ldrb	r3, [sp, #3]	@ tmp138, m
 814 03a8 1343     		orrs	r3, r3, r2	@, tmp139, tmp138, tmp137
 815 03aa 8DF80230 		strb	r3, [sp, #2]	@ tmp140, mx
 437:apps/src/VGA_Out_apps.c **** 		for( k = 0; k < HID_VSIZE; k += 20 )
 816              		.loc 2 437 0
 817 03ae 019B     		ldr	r3, [sp, #4]	@ tmp142, k
 818 03b0 1433     		adds	r3, r3, #20	@ tmp141, tmp142,
 819 03b2 0193     		str	r3, [sp, #4]	@ tmp141, k
 820              	.L38:
 437:apps/src/VGA_Out_apps.c **** 		for( k = 0; k < HID_VSIZE; k += 20 )
 821              		.loc 2 437 0 is_stmt 0 discriminator 1
 822 03b4 019B     		ldr	r3, [sp, #4]	@ tmp143, k
 823 03b6 B3F5A07F 		cmp	r3, #320	@ tmp143,
 824 03ba D0D3     		bcc	.L41	@,
 434:apps/src/VGA_Out_apps.c **** 	for( j = 0; j < VID_VSIZE; j++ )
 825              		.loc 2 434 0 is_stmt 1
 826 03bc 029B     		ldr	r3, [sp, #8]	@ tmp145, j
 827 03be 0133     		adds	r3, r3, #1	@ tmp144, tmp145,
 828 03c0 0293     		str	r3, [sp, #8]	@ tmp144, j
 829              	.L37:
 434:apps/src/VGA_Out_apps.c **** 	for( j = 0; j < VID_VSIZE; j++ )
 830              		.loc 2 434 0 is_stmt 0 discriminator 1
 831 03c2 029B     		ldr	r3, [sp, #8]	@ tmp146, j
 832 03c4 B3F5AF7F 		cmp	r3, #350	@ tmp146,
 833 03c8 C0D3     		bcc	.L42	@,
 446:apps/src/VGA_Out_apps.c **** 		}
 447:apps/src/VGA_Out_apps.c **** 	}
 448:apps/src/VGA_Out_apps.c **** }
 834              		.loc 2 448 0 is_stmt 1
 835 03ca 04B0     		add	sp, sp, #16	@,,
 836              		@ sp needed	@
 837 03cc 7047     		bx	lr	@
 838              	.L44:
 839 03ce 00BF     		.align	2
 840              	.L43:
 841 03d0 00000000 		.word	ga_Write_Block
 842              		.cfi_endproc
 843              	.LFE123:
 845              		.align	2
 846              		.global	Frame4bit
 847              		.thumb
 848              		.thumb_func
 850              	Frame4bit:
 851              	.LFB124:
 449:apps/src/VGA_Out_apps.c **** #endif
 450:apps/src/VGA_Out_apps.c **** 
 451:apps/src/VGA_Out_apps.c **** 
 452:apps/src/VGA_Out_apps.c **** /**
 453:apps/src/VGA_Out_apps.c ****   * @brief
 454:apps/src/VGA_Out_apps.c ****   * @param  None
 455:apps/src/VGA_Out_apps.c ****   * @retval None
 456:apps/src/VGA_Out_apps.c ****   */
 457:apps/src/VGA_Out_apps.c **** void Frame4bit( unsigned char color )
 458:apps/src/VGA_Out_apps.c **** {
 852              		.loc 2 458 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 16
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857 03d4 84B0     		sub	sp, sp, #16	@,,
 858              		.cfi_def_cfa_offset 16
 859 03d6 0346     		mov	r3, r0	@ tmp110, color
 860 03d8 8DF80730 		strb	r3, [sp, #7]	@ tmp111, color
 459:apps/src/VGA_Out_apps.c **** unsigned int  i;
 460:apps/src/VGA_Out_apps.c **** unsigned char  tmp_color;
 461:apps/src/VGA_Out_apps.c **** 
 462:apps/src/VGA_Out_apps.c **** 
 463:apps/src/VGA_Out_apps.c **** 	color			&= 0x0F;
 861              		.loc 2 463 0
 862 03dc 9DF80730 		ldrb	r3, [sp, #7]	@ tmp112, color
 863 03e0 03F00F03 		and	r3, r3, #15	@ tmp113, tmp112,
 864 03e4 8DF80730 		strb	r3, [sp, #7]	@ tmp114, color
 464:apps/src/VGA_Out_apps.c **** 	tmp_color = color << 4;
 865              		.loc 2 464 0
 866 03e8 9DF80730 		ldrb	r3, [sp, #7]	@ tmp115, color
 867 03ec 1B01     		lsls	r3, r3, #4	@ tmp116, tmp115,
 868 03ee 8DF80B30 		strb	r3, [sp, #11]	@ tmp117, tmp_color
 465:apps/src/VGA_Out_apps.c **** 	tmp_color |= color;
 869              		.loc 2 465 0
 870 03f2 9DF80B20 		ldrb	r2, [sp, #11]	@ tmp118, tmp_color
 871 03f6 9DF80730 		ldrb	r3, [sp, #7]	@ tmp119, color
 872 03fa 1343     		orrs	r3, r3, r2	@, tmp120, tmp119, tmp118
 873 03fc 8DF80B30 		strb	r3, [sp, #11]	@ tmp121, tmp_color
 466:apps/src/VGA_Out_apps.c **** 
 467:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 874              		.loc 2 467 0
 875 0400 0023     		movs	r3, #0	@ tmp122,
 876 0402 0393     		str	r3, [sp, #12]	@ tmp122, i
 877 0404 08E0     		b	.L46	@
 878              	.L47:
 468:apps/src/VGA_Out_apps.c **** 	{
 469:apps/src/VGA_Out_apps.c **** 		ga_Write_Block[0][i] = tmp_color;
 879              		.loc 2 469 0 discriminator 2
 880 0406 264A     		ldr	r2, .L54	@ tmp123,
 881 0408 039B     		ldr	r3, [sp, #12]	@ tmp125, i
 882 040a 1344     		add	r3, r3, r2	@ tmp124, tmp123
 883 040c 9DF80B20 		ldrb	r2, [sp, #11]	@ tmp126, tmp_color
 884 0410 1A70     		strb	r2, [r3]	@ tmp126, ga_Write_Block
 467:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 885              		.loc 2 467 0 discriminator 2
 886 0412 039B     		ldr	r3, [sp, #12]	@ tmp128, i
 887 0414 0133     		adds	r3, r3, #1	@ tmp127, tmp128,
 888 0416 0393     		str	r3, [sp, #12]	@ tmp127, i
 889              	.L46:
 467:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 890              		.loc 2 467 0 is_stmt 0 discriminator 1
 891 0418 039B     		ldr	r3, [sp, #12]	@ tmp129, i
 892 041a B3F5207F 		cmp	r3, #640	@ tmp129,
 893 041e F2D3     		bcc	.L47	@,
 470:apps/src/VGA_Out_apps.c **** 	}
 471:apps/src/VGA_Out_apps.c **** 
 472:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 894              		.loc 2 472 0 is_stmt 1
 895 0420 0023     		movs	r3, #0	@ tmp130,
 896 0422 0393     		str	r3, [sp, #12]	@ tmp130, i
 897 0424 0BE0     		b	.L48	@
 898              	.L49:
 473:apps/src/VGA_Out_apps.c **** 	{
 474:apps/src/VGA_Out_apps.c **** 		ga_Write_Block[349][i] = tmp_color;
 899              		.loc 2 474 0 discriminator 2
 900 0426 1E4A     		ldr	r2, .L54	@ tmp131,
 901 0428 039B     		ldr	r3, [sp, #12]	@ tmp133, i
 902 042a 1344     		add	r3, r3, r2	@ tmp132, tmp131
 903 042c 03F5DA33 		add	r3, r3, #111616	@ tmp134, tmp132,
 904 0430 4033     		adds	r3, r3, #64	@ tmp134, tmp134,
 905 0432 9DF80B20 		ldrb	r2, [sp, #11]	@ tmp135, tmp_color
 906 0436 1A70     		strb	r2, [r3]	@ tmp135, ga_Write_Block
 472:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 907              		.loc 2 472 0 discriminator 2
 908 0438 039B     		ldr	r3, [sp, #12]	@ tmp137, i
 909 043a 0133     		adds	r3, r3, #1	@ tmp136, tmp137,
 910 043c 0393     		str	r3, [sp, #12]	@ tmp136, i
 911              	.L48:
 472:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 640; i++ )
 912              		.loc 2 472 0 is_stmt 0 discriminator 1
 913 043e 039B     		ldr	r3, [sp, #12]	@ tmp138, i
 914 0440 B3F5207F 		cmp	r3, #640	@ tmp138,
 915 0444 EFD3     		bcc	.L49	@,
 475:apps/src/VGA_Out_apps.c **** 	}
 476:apps/src/VGA_Out_apps.c **** 
 477:apps/src/VGA_Out_apps.c **** 	for( i = 1; i < 350; i++ )
 916              		.loc 2 477 0 is_stmt 1
 917 0446 0123     		movs	r3, #1	@ tmp139,
 918 0448 0393     		str	r3, [sp, #12]	@ tmp139, i
 919 044a 0CE0     		b	.L50	@
 920              	.L51:
 478:apps/src/VGA_Out_apps.c **** 	{
 479:apps/src/VGA_Out_apps.c **** 		ga_Write_Block[i][0] = tmp_color;
 921              		.loc 2 479 0 discriminator 2
 922 044c 1449     		ldr	r1, .L54	@ tmp140,
 923 044e 039A     		ldr	r2, [sp, #12]	@ tmp141, i
 924 0450 1346     		mov	r3, r2	@ tmp142, tmp141
 925 0452 9B00     		lsls	r3, r3, #2	@ tmp142, tmp142,
 926 0454 1344     		add	r3, r3, r2	@ tmp142, tmp141
 927 0456 9B01     		lsls	r3, r3, #6	@ tmp143, tmp142,
 928 0458 0B44     		add	r3, r3, r1	@ tmp144, tmp140
 929 045a 9DF80B20 		ldrb	r2, [sp, #11]	@ tmp145, tmp_color
 930 045e 1A70     		strb	r2, [r3]	@ tmp145, ga_Write_Block
 477:apps/src/VGA_Out_apps.c **** 	for( i = 1; i < 350; i++ )
 931              		.loc 2 477 0 discriminator 2
 932 0460 039B     		ldr	r3, [sp, #12]	@ tmp147, i
 933 0462 0133     		adds	r3, r3, #1	@ tmp146, tmp147,
 934 0464 0393     		str	r3, [sp, #12]	@ tmp146, i
 935              	.L50:
 477:apps/src/VGA_Out_apps.c **** 	for( i = 1; i < 350; i++ )
 936              		.loc 2 477 0 is_stmt 0 discriminator 1
 937 0466 039B     		ldr	r3, [sp, #12]	@ tmp148, i
 938 0468 B3F5AF7F 		cmp	r3, #350	@ tmp148,
 939 046c EED3     		bcc	.L51	@,
 480:apps/src/VGA_Out_apps.c **** 	}
 481:apps/src/VGA_Out_apps.c **** 
 482:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 350; i++ )
 940              		.loc 2 482 0 is_stmt 1
 941 046e 0023     		movs	r3, #0	@ tmp149,
 942 0470 0393     		str	r3, [sp, #12]	@ tmp149, i
 943 0472 0EE0     		b	.L52	@
 944              	.L53:
 483:apps/src/VGA_Out_apps.c **** 	{
 484:apps/src/VGA_Out_apps.c **** 		ga_Write_Block[i][639] = tmp_color;
 945              		.loc 2 484 0 discriminator 2
 946 0474 0A49     		ldr	r1, .L54	@ tmp150,
 947 0476 039A     		ldr	r2, [sp, #12]	@ tmp151, i
 948 0478 1346     		mov	r3, r2	@ tmp152, tmp151
 949 047a 9B00     		lsls	r3, r3, #2	@ tmp152, tmp152,
 950 047c 1344     		add	r3, r3, r2	@ tmp152, tmp151
 951 047e 9B01     		lsls	r3, r3, #6	@ tmp153, tmp152,
 952 0480 0B44     		add	r3, r3, r1	@ tmp154, tmp150
 953 0482 03F27F23 		addw	r3, r3, #639	@ tmp155, tmp154,
 954 0486 9DF80B20 		ldrb	r2, [sp, #11]	@ tmp156, tmp_color
 955 048a 1A70     		strb	r2, [r3]	@ tmp156, ga_Write_Block
 482:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 350; i++ )
 956              		.loc 2 482 0 discriminator 2
 957 048c 039B     		ldr	r3, [sp, #12]	@ tmp158, i
 958 048e 0133     		adds	r3, r3, #1	@ tmp157, tmp158,
 959 0490 0393     		str	r3, [sp, #12]	@ tmp157, i
 960              	.L52:
 482:apps/src/VGA_Out_apps.c **** 	for( i = 0; i < 350; i++ )
 961              		.loc 2 482 0 is_stmt 0 discriminator 1
 962 0492 039B     		ldr	r3, [sp, #12]	@ tmp159, i
 963 0494 B3F5AF7F 		cmp	r3, #350	@ tmp159,
 964 0498 ECD3     		bcc	.L53	@,
 485:apps/src/VGA_Out_apps.c **** 	}
 486:apps/src/VGA_Out_apps.c **** }
 965              		.loc 2 486 0 is_stmt 1
 966 049a 04B0     		add	sp, sp, #16	@,,
 967              		@ sp needed	@
 968 049c 7047     		bx	lr	@
 969              	.L55:
 970 049e 00BF     		.align	2
 971              	.L54:
 972 04a0 00000000 		.word	ga_Write_Block
 973              		.cfi_endproc
 974              	.LFE124:
 976              		.align	2
 977              		.global	StartVGAOut
 978              		.thumb
 979              		.thumb_func
 981              	StartVGAOut:
 982              	.LFB125:
 487:apps/src/VGA_Out_apps.c **** 
 488:apps/src/VGA_Out_apps.c **** 
 489:apps/src/VGA_Out_apps.c **** 
 490:apps/src/VGA_Out_apps.c **** /* Public functions ----------------------------------------------------------*/
 491:apps/src/VGA_Out_apps.c **** 
 492:apps/src/VGA_Out_apps.c **** /**
 493:apps/src/VGA_Out_apps.c ****   * @brief  
 494:apps/src/VGA_Out_apps.c ****   * @param  None
 495:apps/src/VGA_Out_apps.c ****   * @retval None
 496:apps/src/VGA_Out_apps.c ****   */
 497:apps/src/VGA_Out_apps.c **** void StartVGAOut( void )
 498:apps/src/VGA_Out_apps.c **** {
 983              		.loc 2 498 0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987 04a4 08B5     		push	{r3, lr}	@
 988              		.cfi_def_cfa_offset 8
 989              		.cfi_offset 3, -8
 990              		.cfi_offset 14, -4
 499:apps/src/VGA_Out_apps.c **** 
 500:apps/src/VGA_Out_apps.c **** #if 0
 501:apps/src/VGA_Out_apps.c **** unsigned int i;
 502:apps/src/VGA_Out_apps.c **** 
 503:apps/src/VGA_Out_apps.c **** 	for(i = 0; i < HID_VSIZE; i++ )
 504:apps/src/VGA_Out_apps.c **** 	{
 505:apps/src/VGA_Out_apps.c **** 		ga_Write_Block[0][i] = i+1;
 506:apps/src/VGA_Out_apps.c **** 	}
 507:apps/src/VGA_Out_apps.c **** 	ga_Write_Block[0][3] = 0x30;
 508:apps/src/VGA_Out_apps.c **** #endif	
 509:apps/src/VGA_Out_apps.c **** 
 510:apps/src/VGA_Out_apps.c **** //	ColorColumnGradation4bit();
 511:apps/src/VGA_Out_apps.c **** 	Frame4bit(9);
 991              		.loc 2 511 0
 992 04a6 0920     		movs	r0, #9	@,
 993 04a8 FFF7FEFF 		bl	Frame4bit	@
 512:apps/src/VGA_Out_apps.c **** 
 513:apps/src/VGA_Out_apps.c **** 	HSMCI_Init();
 994              		.loc 2 513 0
 995 04ac FFF7FEFF 		bl	HSMCI_Init	@
 514:apps/src/VGA_Out_apps.c **** 	ConfigHVSynchroOut();
 996              		.loc 2 514 0
 997 04b0 FFF7FEFF 		bl	ConfigHVSynchroOut	@
 515:apps/src/VGA_Out_apps.c **** }
 998              		.loc 2 515 0
 999 04b4 08BD     		pop	{r3, pc}	@
 1000              		.cfi_endproc
 1001              	.LFE125:
 1003              	.Letext0:
 1004              		.file 3 "d:\\armgcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1005              		.file 4 "d:\\armgcc\\arm-none-eabi\\include\\stdint.h"
 1006              		.file 5 "SAM4S_StdPeriph_Driver/Include/SAM4S/sam4s8b.h"
 1007              		.file 6 "SAM4S_StdPeriph_Driver/Include/SAM4S/component/hsmci.h"
 1008              		.file 7 "SAM4S_StdPeriph_Driver/Include/SAM4S/component/pio.h"
 1009              		.file 8 "SAM4S_StdPeriph_Driver/Include/SAM4S/component/tc.h"
 1010              		.file 9 "SAM4S_StdPeriph_Driver/Source/SAM4S/include/hsmci.h"
 1011              		.file 10 "SAM4S_StdPeriph_Driver/Source/SAM4S/include/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 VGA_Out_apps.c
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:59     .text:00000000 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:63     .text:00000000 NVIC_EnableIRQ
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:91     .text:00000028 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:95     .text:0000002c $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:99     .text:0000002c NVIC_DisableIRQ
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:127    .text:00000054 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:131    .text:00000058 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:135    .text:00000058 NVIC_ClearPendingIRQ
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:163    .text:00000080 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:167    .text:00000084 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:171    .text:00000084 NVIC_SetPriority
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:217    .text:000000c8 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:227    .data:00000000 pins_TC
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:224    .data:00000000 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:254    .data:00000018 pins_HSMCI
                            *COM*:0001b580 ga_Write_Block
                            *COM*:0000000c gs_hsmsi
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:302    .bss:00000000 g_vflag
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:303    .bss:00000000 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:304    .bss:00000001 g_vdraw
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:307    .bss:00000002 g_vline
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:310    .bss:00000004 g_temp_total
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:313    .text:000000d0 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:318    .text:000000d0 TC0_IRQHandler
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:354    .text:000000fc $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:359    .text:00000104 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:364    .text:00000104 TC1_IRQHandler
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:388    .text:00000118 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:393    .text:00000120 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:398    .text:00000120 HSMCI_IRQHandler
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:466    .text:00000190 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:472    .text:0000019c $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:477    .text:0000019c ConfigTCPins
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:496    .text:000001a8 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:500    .text:000001ac $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:505    .text:000001ac ConfigTCInterrupt
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:551    .text:000001e4 ConfigHVSynchroOut
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:638    .text:0000027c $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:644    .text:00000288 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:649    .text:00000288 HSMCI_Init
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:735    .text:0000032c $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:743    .text:00000340 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:748    .text:00000340 ColorColumnGradation4bit
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:841    .text:000003d0 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:845    .text:000003d4 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:850    .text:000003d4 Frame4bit
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:972    .text:000004a0 $d
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:976    .text:000004a4 $t
C:\Users\Spas\AppData\Local\Temp\cceV8V0E.s:981    .text:000004a4 StartVGAOut
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.bb49f1eb716983c9014b6db3ebb18dd1
                           .group:00000000 wm4.chip.h.31.ffb1374c8cfd711bf08b18cb482cdecd
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.sam4s8b.h.216.85427310ee57c6602cdb44976ff8eafc
                           .group:00000000 wm4.core_cm4.h.47.facd8ba456d1edc74a9cd34e5ef24231
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.d8e10c63b7db2f2a1586965c37b6affe
                           .group:00000000 wm4.core_cm4.h.178.877dd53394110c198a69aa86aba65870
                           .group:00000000 wm4.acc.h.31.dfd29459e721169d72014eb762f71214
                           .group:00000000 wm4.adc.h.31.c6656640e20d1eafe623af86cb226fca
                           .group:00000000 wm4.chipid.h.31.3af5a36d0a4a9a225c9afb52a1aea0b9
                           .group:00000000 wm4.crccu.h.31.a496852d13935483993734d587fc2f8e
                           .group:00000000 wm4.dacc.h.31.c9217b43fde87abb246765d0ddcb9c5a
                           .group:00000000 wm4.efc.h.31.0bf8e93e6585804f24ede0a4e728599a
                           .group:00000000 wm4.gpbr.h.31.7a5e3dd0c356c6b68d5c512bbdf67f08
                           .group:00000000 wm4.hsmci.h.31.9d224a62fa1ec786508b485b0627d948
                           .group:00000000 wm4.matrix.h.31.c705893f10dd90abec557434f19f4c80
                           .group:00000000 wm4.pdc.h.31.e2d19841c81c9c2bbeeb400b89d315b5
                           .group:00000000 wm4.pio.h.31.8c8983d26a861f040f0f117c14ec06d2
                           .group:00000000 wm4.pmc.h.31.ee762809cf9b67f8c369267b7f38d1b3
                           .group:00000000 wm4.pwm.h.31.da9b7d8dc8ac9c261fdee7e206bdee45
                           .group:00000000 wm4.rstc.h.31.96e972cc48a3044e9dca7f2d844f33fb
                           .group:00000000 wm4.rtc.h.31.f40a4fc6ecffe9e0a8284c655825715f
                           .group:00000000 wm4.rtt.h.31.f70870f04ef5dbcac3269f990b758352
                           .group:00000000 wm4.spi.h.31.f86a4b9d7f4ee32bf9133e4926aa8885
                           .group:00000000 wm4.ssc.h.31.b805b08edc780a096d6650d6ca36d1ca
                           .group:00000000 wm4.supc.h.31.131b9cb8083389b79a4bd5bf451243ef
                           .group:00000000 wm4.tc.h.31.8da8c788d3223db5455d03e5435ef8db
                           .group:00000000 wm4.twi.h.31.22147bf5d3d32053731c632df0e79c3c
                           .group:00000000 wm4.uart.h.31.8e28760a665c54768e00ff4c7a643590
                           .group:00000000 wm4.udp.h.31.edd1ad37d3ebc2c446bab55b82a89df9
                           .group:00000000 wm4.usart.h.31.f84a5833fa97905e15d92372b7a4d3aa
                           .group:00000000 wm4.wdt.h.31.bf9508cda074277d961fffa2c014b7c4
                           .group:00000000 wm4.hsmci.h.31.3557701962362e69e14e53f685fa289c
                           .group:00000000 wm4.ssc.h.31.b3090d071ea322e9320de7b3374b6c7d
                           .group:00000000 wm4.spi.h.31.0c099f04fc71f13866451dd19f165ce5
                           .group:00000000 wm4.tc0.h.31.82f2382972b60e05b032ad12082a9b88
                           .group:00000000 wm4.tc1.h.31.a45ad165f1e4a4be41030d128002f2e1
                           .group:00000000 wm4.twi0.h.31.a2f6579ad734afdd1f8957b7fc33aa94
                           .group:00000000 wm4.twi1.h.31.dcb9c8cbe7f017d537033c87ba5ff61b
                           .group:00000000 wm4.pwm.h.31.2d9663b87a377027ead59c1615e3084b
                           .group:00000000 wm4.usart0.h.31.ec6af36a3993709e003c7713e45e6d44
                           .group:00000000 wm4.usart1.h.31.eafbafd9baa63489c7d4b47b07dd4359
                           .group:00000000 wm4.udp.h.31.72bce9f16287d99e27dc398746c7b41a
                           .group:00000000 wm4.adc.h.31.d1d169655aedc0ac5464b9bc3e038d91
                           .group:00000000 wm4.dacc.h.31.f498d7e9c6281f6aa2a76955bd19179f
                           .group:00000000 wm4.acc.h.31.bd89452c6f6042da160b09b91f7b4ad6
                           .group:00000000 wm4.crccu.h.31.0f8ee11e21f25cd8f0d59ee9bd2d6017
                           .group:00000000 wm4.matrix.h.31.16f7506a18ec96f1a889a659d8f54158
                           .group:00000000 wm4.pmc.h.31.8ee9f69608f942cb1f3f8bedac24c137
                           .group:00000000 wm4.uart0.h.31.107626f9f656553c6d028df3e0c36652
                           .group:00000000 wm4.chipid.h.31.3d621c981fbba4cbcdf919961d16a7e0
                           .group:00000000 wm4.uart1.h.31.8229a0a664aa704025162a106c6f1697
                           .group:00000000 wm4.efc0.h.31.aa56af1c721ea83a50dc1967a8959b7e
                           .group:00000000 wm4.pioa.h.31.577ac2183c73a1a02e92e91a0e37e8fe
                           .group:00000000 wm4.piob.h.31.3d18377ca5f71fef4e536cd97e1dced2
                           .group:00000000 wm4.pioc.h.31.9fd85e02d9919f268f52f61ee7874ed4
                           .group:00000000 wm4.rstc.h.31.d42d559221b78874dbf800ea2429b8d0
                           .group:00000000 wm4.supc.h.31.851dbe7e029de2cc98417e6c6ce74d66
                           .group:00000000 wm4.rtt.h.31.b6f3540f51d07e433e9f2b607b78fa5d
                           .group:00000000 wm4.wdt.h.31.e29a378018b6da05e80df7a7d3fae91a
                           .group:00000000 wm4.rtc.h.31.62bff3fa21e4de3cfaf653749f73ca5b
                           .group:00000000 wm4.gpbr.h.31.a690ec9ac14ca127f47cc304a062f896
                           .group:00000000 wm4.sam4s8b.h.310.cfe4025ce42f19fc6dad5600399e6497
                           .group:00000000 wm4.sam4s8b.h.31.bac0ae8aa6a8295f4ede171816a1bfbd
                           .group:00000000 wm4.sam4s8b.h.455.d99766a935df92fcae5a6292daf0b9af
                           .group:00000000 wm4.newlib.h.8.fec018e441fee7bfa1923812ad010f97
                           .group:00000000 wm4.config.h.212.4163ef2871a828c674038d036b081cfd
                           .group:00000000 wm4._ansi.h.23.2147fde150631f5584b9dc29b914d1b8
                           .group:00000000 wm4.assert.h.11.7fe9eb241be6b0fee772a1e693b81ae3
                           .group:00000000 wm4.acc.h.61.44cfae6040af09278183f92220a11c11
                           .group:00000000 wm4.assert.h.11.7043852a511d37ae606afa012e67e471
                           .group:00000000 wm4.adc.h.62.836e1c74f33a3b2357c489804b9e4164
                           .group:00000000 wm4.async.h.38.b923efd27c82eb8a5a30fb0d9a711171
                           .group:00000000 wm4.dacc.h.61.de15528749b6a5508d4e234e0989531c
                           .group:00000000 wm4.efc.h.51.dca436509f69196baef24b3ff3ad1b51
                           .group:00000000 wm4.flashd.h.38.2c9bfdc532d7034a024627acda3e3c0b
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.184.159df79b4ca79c76561572a55985524c
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stddef.h.39.7e3d906ac58942e0b374c527445f5de5
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.158.61317cdbfb4026324507d123a50b0fd6
                           .group:00000000 wm4.reent.h.17.8bd9e4098e0428508c282cad794fae43
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.56707660962b21991903f1fee7c13bb3
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.64.0f05fa42cfe2db7fc44729a52d3ba948
                           .group:00000000 wm4.hsmci.h.110.610f58f6a31861e37bc09b5b7be09388
                           .group:00000000 wm4.pio.h.68.5d85e14ea6ea0da924da53053bc590d1
                           .group:00000000 wm4.rtc.h.38.8bf78db8651343e80a889203827406a5
                           .group:00000000 wm4.spi.h.38.450641354031b1013c08519149294c78
                           .group:00000000 wm4.spi_pdc.h.38.75857b1dd4449731562322c9709581d8
                           .group:00000000 wm4.twi.h.38.68f2e661eb174ca9ca74eef9740d9a3a
                           .group:00000000 wm4.twid.h.31.9ea8c90af654647ca4d6e3b74e701509
                           .group:00000000 wm4.usart.h.55.88c716ee7c3b6ed0339de6e194786a12
                           .group:00000000 wm4.trace.h.65.364d8fb880402737deb1646f3fc9e1eb
                           .group:00000000 wm4.chip.h.106.a1f123eb25606bfd56ed06360bda02b0
                           .group:00000000 wm4.VGA_Out_apps.h.18.308fcc0316a2d9ff2e1d2e83a41b3959

UNDEFINED SYMBOLS
PIO_Configure
PMC_EnablePeripheral
TC_Configure
TC_WriteRa
TC_WriteRb
TC_WriteRc
TC_SetBlockMode
TC_EnableInterrupt
TC_Start
MCI_Init
MCI_SetBusWidth
MCI_SetSpeed
MCI_EnableHsMode
MCI_Enable
SystemCoreClock
