<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.dma_axi32_core0_ch_fifo_ptrContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000014.htm">work.dma_axi32_core0_ch_fifo_ptr</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#64" z="fifo_overflow" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#78" z="fifo_overflow_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_47.htm#65" z="fifo_underflow" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#79" z="fifo_underflow_pre" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#63" z="fifo_wr_ready" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#73" z="fullness[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[0]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[1]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[2]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[3]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[4]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[5]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/fullness_pre[6]" lnk="__HDL_srcfile_47.htm#72"" z="fullness_pre[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#76" z="joint_delay_reg" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#75" z="joint_in_prog_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#61" z="rd_line_remain[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#61" z="rd_line_remain[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#61" z="rd_line_remain[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#59" z="rd_ptr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_47.htm#59" z="rd_ptr[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#59" z="rd_ptr[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#59" z="rd_ptr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#59" z="rd_ptr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/rd_ptr_pre[0]" lnk="__HDL_srcfile_47.htm#68"" z="rd_ptr_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/rd_ptr_pre[1]" lnk="__HDL_srcfile_47.htm#68"" z="rd_ptr_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/rd_ptr_pre[2]" lnk="__HDL_srcfile_47.htm#68"" z="rd_ptr_pre[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/rd_ptr_pre[3]" lnk="__HDL_srcfile_47.htm#68"" z="rd_ptr_pre[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/rd_ptr_pre[4]" lnk="__HDL_srcfile_47.htm#68"" z="rd_ptr_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#60" z="wr_ptr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#60" z="wr_ptr[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_47.htm#60" z="wr_ptr[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#60" z="wr_ptr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_47.htm#60" z="wr_ptr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/wr_ptr_pre[0]" lnk="__HDL_srcfile_47.htm#69"" z="wr_ptr_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/wr_ptr_pre[1]" lnk="__HDL_srcfile_47.htm#69"" z="wr_ptr_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/wr_ptr_pre[2]" lnk="__HDL_srcfile_47.htm#69"" z="wr_ptr_pre[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/wr_ptr_pre[3]" lnk="__HDL_srcfile_47.htm#69"" z="wr_ptr_pre[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_fifo_ctrl/dma_axi32_ch_fifo_ptr/wr_ptr_pre[4]" lnk="__HDL_srcfile_47.htm#69"" z="wr_ptr_pre[4]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
